Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  9 00:07:47 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.795   -14314.182                   5219                44979        0.051        0.000                      0                44963        3.000        0.000                       0                 21103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1                                                                      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -5.974   -10390.216                   4171                41822        0.125        0.000                      0                41822        3.750        0.000                       0                 19753  
  clk_out2_clk_wiz_0                                                                             -0.583       -4.100                     12                 2011        0.156        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.205        0.000                      0                  928        0.093        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -5.973   -10386.944                   4171                41822        0.125        0.000                      0                41822        3.750        0.000                       0                 19753  
  clk_out2_clk_wiz_0_1                                                                           -0.581       -4.084                     12                 2011        0.156        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               -8.795    -1957.331                    614                  614        0.122        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.742        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -5.974   -10390.216                   4171                41822        0.051        0.000                      0                41822  
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -8.793    -1956.509                    614                  614        0.123        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               -5.536    -1962.664                    423                  423        0.169        0.000                      0                  423  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -5.536    -1962.664                    423                  423        0.169        0.000                      0                  423  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -0.583       -4.100                     12                 2011        0.077        0.000                      0                 2011  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.640        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.640        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -5.974   -10390.216                   4171                41822        0.051        0.000                      0                41822  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -8.795    -1957.331                    614                  614        0.122        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.742        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             -8.793    -1956.509                    614                  614        0.123        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -5.535    -1962.098                    423                  423        0.170        0.000                      0                  423  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -0.583       -4.100                     12                 2011        0.077        0.000                      0                 2011  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             -5.535    -1962.098                    423                  423        0.170        0.000                      0                  423  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                6.291        0.000                      0                   91        0.353        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                6.291        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              6.291        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              6.291        0.000                      0                   91        0.353        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.517        0.000                      0                  100        0.363        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         4171  Failing Endpoints,  Worst Slack       -5.974ns,  Total Violation   -10390.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 10.613ns (66.039%)  route 5.458ns (33.961%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.936 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.936    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.155 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.155    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.678     8.658    AM_BP_sec_3/clk_out1
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)        0.109     9.181    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.960ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.058ns  (logic 10.600ns (66.012%)  route 5.458ns (33.989%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.142 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.142    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -5.960    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 10.592ns (65.995%)  route 5.458ns (34.005%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.134 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.134    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -5.952    

Slack (VIOLATED) :        -5.876ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 10.516ns (65.833%)  route 5.458ns (34.167%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.058 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.058    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_5
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -5.876    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 10.496ns (65.790%)  route 5.458ns (34.210%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.038 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.038    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_7
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.941ns  (logic 10.483ns (65.762%)  route 5.458ns (34.238%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.025 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.025    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.834ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 10.475ns (65.745%)  route 5.458ns (34.255%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.017 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.017    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -5.834    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 10.399ns (65.581%)  route 5.458ns (34.419%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.941 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.941    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.837ns  (logic 10.379ns (65.537%)  route 5.458ns (34.463%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.921 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.921    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 10.366ns (65.509%)  route 5.458ns (34.491%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.908 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.908    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.681     8.661    AM_BP_sec_3/clk_out1
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.048%)  route 0.362ns (71.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.566    -0.598    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.362    -0.096    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_0
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.835    -0.838    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.220    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X7Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/D[4]
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.868    -0.804    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.441    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.125    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17]_0[8]
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.434    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.559    -0.605    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y70         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.348    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                         clock pessimism              0.254    -0.589    
    SLICE_X62Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.474    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[4]
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/CLK
                         clock pessimism              0.254    -0.590    
    SLICE_X62Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.475    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fhead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.570    -0.594    clk100mhz
    SLICE_X9Y102         FDRE                                         r  fhead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fhead_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.226    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.882    -0.791    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.354    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X69Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=3, routed)           0.131    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X66Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X57Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/Q
                         net (fo=2, routed)           0.128    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[12]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.468    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.499%)  route 0.205ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.583ns,  Total Violation       -4.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 6.802ns (42.843%)  route 9.075ns (57.157%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.788    14.822    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.946 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    14.946    xvga1_n_68
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 6.998ns (44.569%)  route 8.703ns (55.431%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.322    14.147 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.298    14.444    xvga1/rgb[1]_i_3_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.770 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.770    xvga1_n_74
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 6.802ns (43.564%)  route 8.812ns (56.436%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.328    14.153 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.406    14.559    xvga1/rgb[0]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.683    xvga1_n_75
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 6.802ns (43.693%)  route 8.766ns (56.307%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_64
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.563ns  (logic 6.802ns (43.708%)  route 8.761ns (56.292%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    14.507    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.631 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.631    xvga1_n_65
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 6.802ns (43.601%)  route 8.799ns (56.399%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.512    14.546    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.670 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.670    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 6.802ns (43.609%)  route 8.796ns (56.391%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.509    14.543    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.667 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.667    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.674%)  route 8.773ns (56.326%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.486    14.519    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.643 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.643    xvga1_n_66
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    14.347    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.567ns  (logic 6.802ns (43.694%)  route 8.765ns (56.306%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_67
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.081    14.349    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.672%)  route 8.773ns (56.328%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.487    14.520    xvga1/rgb[11]_i_3_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.644    xvga1_n_70
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X53Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encoder5_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder5_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.678    -0.486    encoder5_sw_synchronize/clk_out2
    SLICE_X7Y158         FDRE                                         r  encoder5_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  encoder5_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.227    encoder5_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.956    -0.717    encoder5_sw_synchronize/clk_out2
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/C
                         clock pessimism              0.271    -0.446    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.063    -0.383    encoder5_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X50Y105        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.385    blank
    SLICE_X50Y105        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X50Y105        FDRE                                         r  b_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.060    -0.545    b_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_buffer/past_signal9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.355%)  route 0.133ns (41.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X48Y115        FDRE                                         r  my_buffer/past_signal9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_buffer/past_signal9_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.334    my_buffer/past_signal9_reg[0]_0
    SLICE_X50Y115        LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  my_buffer/past_signal10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_buffer/past_signal10[0]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/C
                         clock pessimism              0.275    -0.575    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.121    -0.454    my_buffer/past_signal10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encoder4_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder4_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.595    -0.569    encoder4_sw_synchronize/clk_out2
    SLICE_X80Y108        FDRE                                         r  encoder4_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  encoder4_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.290    encoder4_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.865    -0.808    encoder4_sw_synchronize/clk_out2
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/C
                         clock pessimism              0.275    -0.533    
    SLICE_X79Y108        FDRE (Hold_fdre_C_D)         0.070    -0.463    encoder4_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_trigger/clk_out2
    SLICE_X61Y115        FDRE                                         r  my_trigger/state_audio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_trigger/state_audio_reg[1]/Q
                         net (fo=7, routed)           0.122    -0.345    my_trigger/state_audio_reg_n_0_[1]
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  my_trigger/state_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    my_trigger/state_audio[0]_i_1__0_n_0
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_trigger/clk_out2
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X60Y115        FDRE (Hold_fdre_C_D)         0.120    -0.475    my_trigger/state_audio_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 encoder3_clk_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_clk_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_clk_synchronize/clk_out2
    SLICE_X73Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_clk_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.312    encoder3_clk_synchronize/sync_reg_n_0_[0]
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_clk_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.070    -0.492    encoder3_clk_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 past_trigger_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            trigger_wanted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  past_trigger_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  past_trigger_value_reg/Q
                         net (fo=1, routed)           0.059    -0.399    encoder2_sw_debounce/past_trigger_value
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.098    -0.301 r  encoder2_sw_debounce/trigger_wanted_i_1/O
                         net (fo=1, routed)           0.000    -0.301    encoder2_sw_debounce_n_0
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/C
                         clock pessimism              0.238    -0.606    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.486    trigger_wanted_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 encoder2_dt_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  encoder2_dt_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.319    encoder2_dt_synchronize/sync_reg_n_0_[0]
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.071    -0.505    encoder2_dt_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encoder1_clk_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_clk_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.587    -0.577    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  encoder1_clk_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.321    encoder1_clk_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.859    -0.814    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X72Y110        FDRE (Hold_fdre_C_D)         0.066    -0.511    encoder1_clk_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encoder3_dt_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_dt_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_dt_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.319    encoder3_dt_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.066    -0.509    encoder3_dt_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y43     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y43     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y104    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y104    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y106    rgb_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y106    rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y104    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y108    encoder4_sw_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y108    encoder4_sw_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.638ns (24.275%)  route 5.110ns (75.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.103    10.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.124    10.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.032    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 26.205    

Slack (MET) :             26.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.638ns (24.293%)  route 5.105ns (75.707%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.098    10.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.124    10.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.031    36.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 26.209    

Slack (MET) :             26.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.638ns (24.914%)  route 4.937ns (75.086%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.930    10.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.124    10.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.031    36.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 26.377    

Slack (MET) :             26.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.638ns (25.845%)  route 4.700ns (74.155%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.693     9.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y110        LUT3 (Prop_lut3_I1_O)        0.124    10.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.029    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.622    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 26.612    

Slack (MET) :             26.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.638ns (25.855%)  route 4.697ns (74.145%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.691     9.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    10.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y109        FDRE (Setup_fdre_C_D)        0.029    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.622    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 26.614    

Slack (MET) :             26.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.638ns (25.867%)  route 4.694ns (74.133%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.688     9.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    10.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X13Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.359    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X13Y109        FDRE (Setup_fdre_C_D)        0.031    36.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                 26.619    

Slack (MET) :             26.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.638ns (25.581%)  route 4.765ns (74.419%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.166     9.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.758     9.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.400    36.672    
                         clock uncertainty           -0.035    36.637    
    SLICE_X10Y110        FDRE (Setup_fdre_C_D)        0.081    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 26.642    

Slack (MET) :             27.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.638ns (28.854%)  route 4.039ns (71.146%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.765     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     8.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433     9.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.378    36.650    
                         clock uncertainty           -0.035    36.615    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.029    36.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 27.295    

Slack (MET) :             27.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.638ns (28.733%)  route 4.063ns (71.267%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.631     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.478     4.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.295     6.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.014     7.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.057     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.400    36.672    
                         clock uncertainty           -0.035    36.637    
    SLICE_X10Y110        FDRE (Setup_fdre_C_D)        0.077    36.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 27.341    

Slack (MET) :             27.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.766ns (16.146%)  route 3.978ns (83.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.620     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X8Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     4.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.868     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124     6.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.035     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X13Y109        LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.075     8.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X14Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.359    36.619    
                         clock uncertainty           -0.035    36.584    
    SLICE_X14Y119        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         36.051    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                 27.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDCE (Prop_fdce_C_Q)         0.141     1.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.379     1.376    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.963%)  route 0.114ns (41.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X12Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.164     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X14Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.379     1.374    
    SLICE_X14Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X3Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.394     1.384    
    SLICE_X3Y125         FDCE (Hold_fdce_C_D)         0.075     1.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X9Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.393     1.363    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.075     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.068     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X5Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.393     1.392    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.078     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y114         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X5Y114         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y114         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.394     1.392    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.078     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.393     1.391    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.078     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y122         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X0Y122         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y122         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.387    
    SLICE_X0Y122         FDPE (Hold_fdpe_C_D)         0.075     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.067     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X11Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X11Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.395     1.366    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.075     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.568     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X15Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X15Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X15Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.394     1.365    
    SLICE_X15Y112        FDRE (Hold_fdre_C_D)         0.075     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         4171  Failing Endpoints,  Worst Slack       -5.973ns,  Total Violation   -10386.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.973ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 10.613ns (66.039%)  route 5.458ns (33.961%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.936 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.936    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.155 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.155    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.678     8.658    AM_BP_sec_3/clk_out1
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.146    
                         clock uncertainty           -0.073     9.073    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.973    

Slack (VIOLATED) :        -5.959ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.058ns  (logic 10.600ns (66.012%)  route 5.458ns (33.989%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.142 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.142    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.073     9.074    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -5.959    

Slack (VIOLATED) :        -5.951ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 10.592ns (65.995%)  route 5.458ns (34.005%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.134 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.134    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.073     9.074    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -5.951    

Slack (VIOLATED) :        -5.875ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 10.516ns (65.833%)  route 5.458ns (34.167%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.058 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.058    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_5
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.073     9.074    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -5.875    

Slack (VIOLATED) :        -5.855ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 10.496ns (65.790%)  route 5.458ns (34.210%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.038 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.038    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_7
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.073     9.074    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                 -5.855    

Slack (VIOLATED) :        -5.841ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.941ns  (logic 10.483ns (65.762%)  route 5.458ns (34.238%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.025 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.025    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.073     9.075    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -5.841    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 10.475ns (65.745%)  route 5.458ns (34.255%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.017 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.017    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.073     9.075    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 10.399ns (65.581%)  route 5.458ns (34.419%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.941 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.941    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.073     9.075    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.737ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.837ns  (logic 10.379ns (65.537%)  route 5.458ns (34.463%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.921 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.921    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.073     9.075    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -5.737    

Slack (VIOLATED) :        -5.723ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 10.366ns (65.509%)  route 5.458ns (34.491%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.908 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.908    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.681     8.661    AM_BP_sec_3/clk_out1
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     9.149    
                         clock uncertainty           -0.073     9.076    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)        0.109     9.185    AM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -5.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.048%)  route 0.362ns (71.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.566    -0.598    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.362    -0.096    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_0
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.835    -0.838    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.220    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X7Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/D[4]
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.868    -0.804    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.441    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.125    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17]_0[8]
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.434    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.559    -0.605    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y70         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.348    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                         clock pessimism              0.254    -0.589    
    SLICE_X62Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.474    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[4]
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/CLK
                         clock pessimism              0.254    -0.590    
    SLICE_X62Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.475    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fhead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.570    -0.594    clk100mhz
    SLICE_X9Y102         FDRE                                         r  fhead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fhead_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.226    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.882    -0.791    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.354    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X69Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=3, routed)           0.131    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X66Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X57Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/Q
                         net (fo=2, routed)           0.128    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[12]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.468    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.499%)  route 0.205ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y67     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.581ns,  Total Violation       -4.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 6.802ns (42.843%)  route 9.075ns (57.157%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.788    14.822    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.946 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    14.946    xvga1_n_68
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.364    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 6.998ns (44.569%)  route 8.703ns (55.431%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.322    14.147 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.298    14.444    xvga1/rgb[1]_i_3_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.770 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.770    xvga1_n_74
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.032    14.301    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 6.802ns (43.564%)  route 8.812ns (56.436%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.328    14.153 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.406    14.559    xvga1/rgb[0]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.683    xvga1_n_75
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.031    14.300    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 6.802ns (43.693%)  route 8.766ns (56.307%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_64
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.032    14.301    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.563ns  (logic 6.802ns (43.708%)  route 8.761ns (56.292%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    14.507    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.631 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.631    xvga1_n_65
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.031    14.300    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 6.802ns (43.601%)  route 8.799ns (56.399%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.512    14.546    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.670 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.670    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.029    14.362    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 6.802ns (43.609%)  route 8.796ns (56.391%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.509    14.543    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.667 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.667    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.364    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.674%)  route 8.773ns (56.326%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.486    14.519    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.643 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.643    xvga1_n_66
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    14.348    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.567ns  (logic 6.802ns (43.694%)  route 8.765ns (56.306%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_67
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.078    14.269    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.081    14.350    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.672%)  route 8.773ns (56.328%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.487    14.520    xvga1/rgb[11]_i_3_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.644    xvga1_n_70
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.078    14.333    
    SLICE_X53Y103        FDRE (Setup_fdre_C_D)        0.029    14.362    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encoder5_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder5_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.678    -0.486    encoder5_sw_synchronize/clk_out2
    SLICE_X7Y158         FDRE                                         r  encoder5_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  encoder5_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.227    encoder5_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.956    -0.717    encoder5_sw_synchronize/clk_out2
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/C
                         clock pessimism              0.271    -0.446    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.063    -0.383    encoder5_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X50Y105        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.385    blank
    SLICE_X50Y105        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X50Y105        FDRE                                         r  b_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.060    -0.545    b_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_buffer/past_signal9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.355%)  route 0.133ns (41.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X48Y115        FDRE                                         r  my_buffer/past_signal9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_buffer/past_signal9_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.334    my_buffer/past_signal9_reg[0]_0
    SLICE_X50Y115        LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  my_buffer/past_signal10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_buffer/past_signal10[0]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/C
                         clock pessimism              0.275    -0.575    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.121    -0.454    my_buffer/past_signal10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encoder4_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder4_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.595    -0.569    encoder4_sw_synchronize/clk_out2
    SLICE_X80Y108        FDRE                                         r  encoder4_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  encoder4_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.290    encoder4_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.865    -0.808    encoder4_sw_synchronize/clk_out2
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/C
                         clock pessimism              0.275    -0.533    
    SLICE_X79Y108        FDRE (Hold_fdre_C_D)         0.070    -0.463    encoder4_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_trigger/clk_out2
    SLICE_X61Y115        FDRE                                         r  my_trigger/state_audio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_trigger/state_audio_reg[1]/Q
                         net (fo=7, routed)           0.122    -0.345    my_trigger/state_audio_reg_n_0_[1]
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  my_trigger/state_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    my_trigger/state_audio[0]_i_1__0_n_0
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_trigger/clk_out2
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X60Y115        FDRE (Hold_fdre_C_D)         0.120    -0.475    my_trigger/state_audio_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 encoder3_clk_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_clk_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_clk_synchronize/clk_out2
    SLICE_X73Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_clk_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.312    encoder3_clk_synchronize/sync_reg_n_0_[0]
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_clk_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.070    -0.492    encoder3_clk_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 past_trigger_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            trigger_wanted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  past_trigger_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  past_trigger_value_reg/Q
                         net (fo=1, routed)           0.059    -0.399    encoder2_sw_debounce/past_trigger_value
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.098    -0.301 r  encoder2_sw_debounce/trigger_wanted_i_1/O
                         net (fo=1, routed)           0.000    -0.301    encoder2_sw_debounce_n_0
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/C
                         clock pessimism              0.238    -0.606    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.486    trigger_wanted_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 encoder2_dt_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  encoder2_dt_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.319    encoder2_dt_synchronize/sync_reg_n_0_[0]
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.071    -0.505    encoder2_dt_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encoder1_clk_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_clk_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.587    -0.577    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  encoder1_clk_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.321    encoder1_clk_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.859    -0.814    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/C
                         clock pessimism              0.237    -0.577    
    SLICE_X72Y110        FDRE (Hold_fdre_C_D)         0.066    -0.511    encoder1_clk_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encoder3_dt_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_dt_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_dt_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.319    encoder3_dt_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.066    -0.509    encoder3_dt_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y43     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y43     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y104    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y103    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y103    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y104    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y106    rgb_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y106    rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y104    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y108    encoder4_sw_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y108    encoder4_sw_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y122    encoder5_clk_debounce/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y122    encoder5_dt_debounce/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.795ns,  Total Violation    -1957.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.795ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.223ns  (logic 7.354ns (79.734%)  route 1.869ns (20.266%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.537 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.537    LO/phase_reg[28]_i_1_n_6
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.537    
  -------------------------------------------------------------------
                         slack                                 -8.795    

Slack (VIOLATED) :        -8.774ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.202ns  (logic 7.333ns (79.687%)  route 1.869ns (20.313%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.516 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.516    LO/phase_reg[28]_i_1_n_4
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.516    
  -------------------------------------------------------------------
                         slack                                 -8.774    

Slack (VIOLATED) :        -8.700ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.128ns  (logic 7.259ns (79.523%)  route 1.869ns (20.477%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.442 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_5
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.700    

Slack (VIOLATED) :        -8.684ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.243ns (79.487%)  route 1.869ns (20.513%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.426 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.426    LO/phase_reg[28]_i_1_n_7
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.426    
  -------------------------------------------------------------------
                         slack                                 -8.684    

Slack (VIOLATED) :        -8.682ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.240ns (79.480%)  route 1.869ns (20.520%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.423 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.423    LO/phase_reg[24]_i_1_n_6
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.423    
  -------------------------------------------------------------------
                         slack                                 -8.682    

Slack (VIOLATED) :        -8.661ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.088ns  (logic 7.219ns (79.433%)  route 1.869ns (20.567%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.402 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.402    LO/phase_reg[24]_i_1_n_4
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.402    
  -------------------------------------------------------------------
                         slack                                 -8.661    

Slack (VIOLATED) :        -8.587ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.014ns  (logic 7.145ns (79.264%)  route 1.869ns (20.736%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.328 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.328    LO/phase_reg[24]_i_1_n_5
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.328    
  -------------------------------------------------------------------
                         slack                                 -8.587    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.998ns  (logic 7.129ns (79.227%)  route 1.869ns (20.773%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.312 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.312    LO/phase_reg[24]_i_1_n_7
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.312    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.568ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.126ns (79.220%)  route 1.869ns (20.780%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.309 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.309    LO/phase_reg[20]_i_1_n_6
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.309    
  -------------------------------------------------------------------
                         slack                                 -8.568    

Slack (VIOLATED) :        -8.547ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.105ns (79.171%)  route 1.869ns (20.829%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.288 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.288    LO/phase_reg[20]_i_1_n_4
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.288    
  -------------------------------------------------------------------
                         slack                                 -8.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.511%)  route 0.621ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    xvga1/clk_out2
    SLICE_X49Y106        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.621     0.158    vsync_synchronize/vsync
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    vsync_synchronize/clk_out1
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.199    -0.081    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.036    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (35.011%)  route 0.420ns (64.989%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X57Y121        FDRE                                         r  nolabel_line153/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line153/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.165    -0.310    condition_AM_for_DAC/audio_level[0]
    SLICE_X57Y122        MUXF7 (Prop_muxf7_S_O)       0.085    -0.225 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.255     0.030    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.818    -0.854    condition_AM_for_DAC/clk
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.003    -0.095    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.316ns (40.478%)  route 0.465ns (59.522%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X56Y122        FDRE                                         r  nolabel_line153/volume_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  nolabel_line153/volume_out_reg[4]/Q
                         net (fo=24, routed)          0.209    -0.242    condition_AM_for_DAC/audio_level[4]
    SLICE_X52Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  condition_AM_for_DAC/audio_out[6]_i_4/O
                         net (fo=3, routed)           0.256     0.059    condition_AM_for_DAC/audio_out[6]_i_4_n_0
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.104 r  condition_AM_for_DAC/audio_out[6]_i_2/O
                         net (fo=1, routed)           0.000     0.104    condition_AM_for_DAC/audio_out[6]_i_2_n_0
    SLICE_X57Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.166 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.166    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.823    -0.850    condition_AM_for_DAC/clk
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.105     0.011    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.266%)  route 0.580ns (75.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.297    -0.075    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y151        LUT3 (Prop_lut3_I2_O)        0.045    -0.030 r  AM_BP_sec_3/AM_peak_detect_i_28/O
                         net (fo=12, routed)          0.283     0.254    AM_peak_detect/sample_in[7]
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.072     0.082    AM_peak_detect/past_val_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.379     0.007    AM_BP_sec_3/modulation_select_sw
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.045     0.052 r  AM_BP_sec_3/AM_peak_detect_i_24/O
                         net (fo=12, routed)          0.212     0.264    AM_peak_detect/sample_in[11]
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.070     0.080    AM_peak_detect/past_val_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.917%)  route 0.592ns (76.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.360    -0.011    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  AM_BP_sec_3/AM_peak_detect_i_30/O
                         net (fo=12, routed)          0.231     0.265    AM_peak_detect/sample_in[5]
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.066     0.076    AM_peak_detect/past_val_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.891%)  route 0.593ns (76.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.279     0.266    AM_peak_detect/sample_in[1]
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X20Y151        FDRE (Hold_fdre_C_D)         0.066     0.076    AM_peak_detect/past_val_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.707%)  route 0.599ns (76.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.337    -0.035    AM_BP_sec_3/modulation_select_sw
    SLICE_X20Y150        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  AM_BP_sec_3/AM_peak_detect_i_32/O
                         net (fo=12, routed)          0.262     0.272    AM_peak_detect/sample_in[3]
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.070     0.080    AM_peak_detect/past_val_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.341    -0.031    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.014 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.261     0.275    AM_peak_detect/sample_in[16]
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.926    -0.747    AM_peak_detect/clk
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.190    
                         clock uncertainty            0.199     0.009    
    SLICE_X15Y153        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.743%)  route 0.597ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.284     0.271    AM_peak_detect/sample_in[1]
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.059     0.069    AM_peak_detect/past_val_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.280%)  route 0.621ns (59.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y112        FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.161%)  route 0.530ns (55.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.530     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y124         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.556%)  route 0.501ns (54.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.501     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y124         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                 31.813    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.190%)  route 0.488ns (53.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.488     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.037%)  route 0.629ns (57.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.629     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y112        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.863%)  route 0.497ns (52.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.497     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y113        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.809%)  route 0.459ns (50.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X2Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y123         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.136%)  route 0.454ns (49.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y123         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 32.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         4171  Failing Endpoints,  Worst Slack       -5.974ns,  Total Violation   -10390.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 10.613ns (66.039%)  route 5.458ns (33.961%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.936 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.936    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.155 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.155    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.678     8.658    AM_BP_sec_3/clk_out1
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)        0.109     9.181    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.960ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.058ns  (logic 10.600ns (66.012%)  route 5.458ns (33.989%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.142 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.142    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -5.960    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 10.592ns (65.995%)  route 5.458ns (34.005%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.134 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.134    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -5.952    

Slack (VIOLATED) :        -5.876ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 10.516ns (65.833%)  route 5.458ns (34.167%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.058 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.058    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_5
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -5.876    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 10.496ns (65.790%)  route 5.458ns (34.210%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.038 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.038    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_7
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.941ns  (logic 10.483ns (65.762%)  route 5.458ns (34.238%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.025 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.025    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.834ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 10.475ns (65.745%)  route 5.458ns (34.255%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.017 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.017    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -5.834    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 10.399ns (65.581%)  route 5.458ns (34.419%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.941 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.941    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.837ns  (logic 10.379ns (65.537%)  route 5.458ns (34.463%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.921 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.921    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 10.366ns (65.509%)  route 5.458ns (34.491%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.908 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.908    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.681     8.661    AM_BP_sec_3/clk_out1
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.048%)  route 0.362ns (71.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.566    -0.598    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.362    -0.096    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_0
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.835    -0.838    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X38Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.146    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X7Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/D[4]
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.868    -0.804    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.367    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.125    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17]_0[8]
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X80Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.559    -0.605    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y70         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.348    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X62Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.400    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[4]
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/CLK
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fhead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.570    -0.594    clk100mhz
    SLICE_X9Y102         FDRE                                         r  fhead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fhead_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.226    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.882    -0.791    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.280    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X69Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=3, routed)           0.131    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X66Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.387    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X57Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/Q
                         net (fo=2, routed)           0.128    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[12]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.394    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.499%)  route 0.205ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.286    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.793ns,  Total Violation    -1956.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.793ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.223ns  (logic 7.354ns (79.734%)  route 1.869ns (20.266%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.537 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.537    LO/phase_reg[28]_i_1_n_6
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.537    
  -------------------------------------------------------------------
                         slack                                 -8.793    

Slack (VIOLATED) :        -8.772ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.202ns  (logic 7.333ns (79.687%)  route 1.869ns (20.313%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.516 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.516    LO/phase_reg[28]_i_1_n_4
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.516    
  -------------------------------------------------------------------
                         slack                                 -8.772    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.128ns  (logic 7.259ns (79.523%)  route 1.869ns (20.477%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.442 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_5
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.698    

Slack (VIOLATED) :        -8.682ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.243ns (79.487%)  route 1.869ns (20.513%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.426 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.426    LO/phase_reg[28]_i_1_n_7
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.426    
  -------------------------------------------------------------------
                         slack                                 -8.682    

Slack (VIOLATED) :        -8.680ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.240ns (79.480%)  route 1.869ns (20.520%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.423 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.423    LO/phase_reg[24]_i_1_n_6
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.423    
  -------------------------------------------------------------------
                         slack                                 -8.680    

Slack (VIOLATED) :        -8.659ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.088ns  (logic 7.219ns (79.433%)  route 1.869ns (20.567%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.402 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.402    LO/phase_reg[24]_i_1_n_4
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.402    
  -------------------------------------------------------------------
                         slack                                 -8.659    

Slack (VIOLATED) :        -8.585ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.014ns  (logic 7.145ns (79.264%)  route 1.869ns (20.736%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.328 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.328    LO/phase_reg[24]_i_1_n_5
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.328    
  -------------------------------------------------------------------
                         slack                                 -8.585    

Slack (VIOLATED) :        -8.569ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.998ns  (logic 7.129ns (79.227%)  route 1.869ns (20.773%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.312 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.312    LO/phase_reg[24]_i_1_n_7
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.312    
  -------------------------------------------------------------------
                         slack                                 -8.569    

Slack (VIOLATED) :        -8.566ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.126ns (79.220%)  route 1.869ns (20.780%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.309 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.309    LO/phase_reg[20]_i_1_n_6
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.309    
  -------------------------------------------------------------------
                         slack                                 -8.566    

Slack (VIOLATED) :        -8.545ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.105ns (79.171%)  route 1.869ns (20.829%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.288 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.288    LO/phase_reg[20]_i_1_n_4
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.288    
  -------------------------------------------------------------------
                         slack                                 -8.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.511%)  route 0.621ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    xvga1/clk_out2
    SLICE_X49Y106        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.621     0.158    vsync_synchronize/vsync
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    vsync_synchronize/clk_out1
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.198    -0.083    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.034    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (35.011%)  route 0.420ns (64.989%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X57Y121        FDRE                                         r  nolabel_line153/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line153/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.165    -0.310    condition_AM_for_DAC/audio_level[0]
    SLICE_X57Y122        MUXF7 (Prop_muxf7_S_O)       0.085    -0.225 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.255     0.030    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.818    -0.854    condition_AM_for_DAC/clk
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.003    -0.097    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.316ns (40.478%)  route 0.465ns (59.522%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X56Y122        FDRE                                         r  nolabel_line153/volume_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  nolabel_line153/volume_out_reg[4]/Q
                         net (fo=24, routed)          0.209    -0.242    condition_AM_for_DAC/audio_level[4]
    SLICE_X52Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  condition_AM_for_DAC/audio_out[6]_i_4/O
                         net (fo=3, routed)           0.256     0.059    condition_AM_for_DAC/audio_out[6]_i_4_n_0
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.104 r  condition_AM_for_DAC/audio_out[6]_i_2/O
                         net (fo=1, routed)           0.000     0.104    condition_AM_for_DAC/audio_out[6]_i_2_n_0
    SLICE_X57Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.166 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.166    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.823    -0.850    condition_AM_for_DAC/clk
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.105     0.009    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.266%)  route 0.580ns (75.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.297    -0.075    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y151        LUT3 (Prop_lut3_I2_O)        0.045    -0.030 r  AM_BP_sec_3/AM_peak_detect_i_28/O
                         net (fo=12, routed)          0.283     0.254    AM_peak_detect/sample_in[7]
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.072     0.081    AM_peak_detect/past_val_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.379     0.007    AM_BP_sec_3/modulation_select_sw
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.045     0.052 r  AM_BP_sec_3/AM_peak_detect_i_24/O
                         net (fo=12, routed)          0.212     0.264    AM_peak_detect/sample_in[11]
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.070     0.079    AM_peak_detect/past_val_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.917%)  route 0.592ns (76.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.360    -0.011    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  AM_BP_sec_3/AM_peak_detect_i_30/O
                         net (fo=12, routed)          0.231     0.265    AM_peak_detect/sample_in[5]
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.891%)  route 0.593ns (76.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.279     0.266    AM_peak_detect/sample_in[1]
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X20Y151        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.707%)  route 0.599ns (76.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.337    -0.035    AM_BP_sec_3/modulation_select_sw
    SLICE_X20Y150        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  AM_BP_sec_3/AM_peak_detect_i_32/O
                         net (fo=12, routed)          0.262     0.272    AM_peak_detect/sample_in[3]
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.070     0.079    AM_peak_detect/past_val_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.341    -0.031    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.014 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.261     0.275    AM_peak_detect/sample_in[16]
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.926    -0.747    AM_peak_detect/clk
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.190    
                         clock uncertainty            0.198     0.008    
    SLICE_X15Y153        FDRE (Hold_fdre_C_D)         0.066     0.074    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.743%)  route 0.597ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.284     0.271    AM_peak_detect/sample_in[1]
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.059     0.068    AM_peak_detect/past_val_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.536ns,  Total Violation    -1962.664ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.875ns  (logic 2.139ns (36.407%)  route 3.736ns (63.593%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.678    34.011    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    34.135 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.807    34.942    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.199    29.437    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.031    29.406    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -34.942    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.663ns  (logic 2.139ns (37.772%)  route 3.524ns (62.228%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    33.851    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y108        LUT4 (Prop_lut4_I1_O)        0.124    33.975 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.755    34.730    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/clk_out2
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.199    29.437    
    SLICE_X61Y105        FDRE (Setup_fdre_C_CE)      -0.205    29.232    my_buffer/frame2_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.232    
                         arrival time                         -34.730    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.171%)  route 0.584ns (75.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.584     0.117    my_buffer/sample_offset[2]
    SLICE_X57Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.162 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    my_buffer/data_to_frame10_in[2]
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    AD9220/clk_out1
    SLICE_X52Y111        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.624     0.157    my_trigger/sample_offset[9]
    SLICE_X54Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.202 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/past_signal_reg[9]_1
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.849    my_buffer/clk_out2
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121     0.028    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    AD9220/clk_out1
    SLICE_X55Y112        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.630     0.162    my_trigger/sample_offset[11]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.207 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/past_signal_reg[11]_1
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.199    -0.092    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.121     0.029    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.581%)  route 0.577ns (73.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.577     0.134    my_trigger/audio_out[4]
    SLICE_X55Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.179 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.179    my_buffer/past_signal_reg[8]_1
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.850    my_buffer/clk_out2
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.350%)  route 0.584ns (73.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.551    -0.613    AD9220/clk_out1
    SLICE_X54Y118        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.584     0.135    my_buffer/sample_offset[10]
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    my_buffer/data_to_frame10_in[10]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.199    -0.097    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.005    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.344%)  route 0.611ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.611     0.144    my_buffer/audio_out[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.189 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/data_to_frame10_in[6]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.199    -0.097    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.005    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.105%)  route 0.619ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.619     0.153    my_trigger/sample_offset[0]
    SLICE_X51Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.198 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.198    my_buffer/past_signal_reg[0]_1
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.845    my_buffer/clk_out2
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.199    -0.089    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.091     0.002    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=10, routed)          0.652     0.185    my_trigger/audio_out[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.230    my_buffer/past_signal_reg[7]_1
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.826    -0.846    my_buffer/clk_out2
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.199    -0.090    
    SLICE_X54Y109        FDRE (Hold_fdre_C_D)         0.121     0.031    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.214%)  route 0.651ns (77.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y110        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[0]/Q
                         net (fo=10, routed)          0.651     0.184    my_trigger/audio_out[0]
    SLICE_X56Y111        LUT6 (Prop_lut6_I0_O)        0.045     0.229 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[4]_1
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    my_buffer/clk_out2
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.199    -0.090    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.120     0.030    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.916%)  route 0.597ns (74.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.597     0.154    my_buffer/audio_out[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.199 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/data_to_frame20_in[8]
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.092    -0.001    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.536ns,  Total Violation    -1962.664ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.875ns  (logic 2.139ns (36.407%)  route 3.736ns (63.593%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.678    34.011    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    34.135 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.807    34.942    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.199    29.437    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.031    29.406    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -34.942    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.663ns  (logic 2.139ns (37.772%)  route 3.524ns (62.228%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    33.851    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y108        LUT4 (Prop_lut4_I1_O)        0.124    33.975 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.755    34.730    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/clk_out2
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.199    29.437    
    SLICE_X61Y105        FDRE (Setup_fdre_C_CE)      -0.205    29.232    my_buffer/frame2_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.232    
                         arrival time                         -34.730    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.199    29.422    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.217    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.476    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    

Slack (VIOLATED) :        -5.435ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.171%)  route 0.584ns (75.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.584     0.117    my_buffer/sample_offset[2]
    SLICE_X57Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.162 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    my_buffer/data_to_frame10_in[2]
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    AD9220/clk_out1
    SLICE_X52Y111        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.624     0.157    my_trigger/sample_offset[9]
    SLICE_X54Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.202 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/past_signal_reg[9]_1
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.849    my_buffer/clk_out2
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121     0.028    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    AD9220/clk_out1
    SLICE_X55Y112        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.630     0.162    my_trigger/sample_offset[11]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.207 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/past_signal_reg[11]_1
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.199    -0.092    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.121     0.029    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.581%)  route 0.577ns (73.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.577     0.134    my_trigger/audio_out[4]
    SLICE_X55Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.179 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.179    my_buffer/past_signal_reg[8]_1
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.850    my_buffer/clk_out2
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.350%)  route 0.584ns (73.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.551    -0.613    AD9220/clk_out1
    SLICE_X54Y118        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.584     0.135    my_buffer/sample_offset[10]
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    my_buffer/data_to_frame10_in[10]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.199    -0.097    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.005    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.344%)  route 0.611ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.611     0.144    my_buffer/audio_out[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.189 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/data_to_frame10_in[6]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.199    -0.097    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.005    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.105%)  route 0.619ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.619     0.153    my_trigger/sample_offset[0]
    SLICE_X51Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.198 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.198    my_buffer/past_signal_reg[0]_1
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.845    my_buffer/clk_out2
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.199    -0.089    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.091     0.002    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=10, routed)          0.652     0.185    my_trigger/audio_out[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.230    my_buffer/past_signal_reg[7]_1
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.826    -0.846    my_buffer/clk_out2
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.199    -0.090    
    SLICE_X54Y109        FDRE (Hold_fdre_C_D)         0.121     0.031    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.214%)  route 0.651ns (77.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y110        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[0]/Q
                         net (fo=10, routed)          0.651     0.184    my_trigger/audio_out[0]
    SLICE_X56Y111        LUT6 (Prop_lut6_I0_O)        0.045     0.229 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[4]_1
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    my_buffer/clk_out2
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.199    -0.090    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.120     0.030    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.916%)  route 0.597ns (74.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.597     0.154    my_buffer/audio_out[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.199 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/data_to_frame20_in[8]
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.092    -0.001    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.583ns,  Total Violation       -4.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 6.802ns (42.843%)  route 9.075ns (57.157%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.788    14.822    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.946 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    14.946    xvga1_n_68
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 6.998ns (44.569%)  route 8.703ns (55.431%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.322    14.147 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.298    14.444    xvga1/rgb[1]_i_3_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.770 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.770    xvga1_n_74
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 6.802ns (43.564%)  route 8.812ns (56.436%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.328    14.153 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.406    14.559    xvga1/rgb[0]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.683    xvga1_n_75
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 6.802ns (43.693%)  route 8.766ns (56.307%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_64
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.563ns  (logic 6.802ns (43.708%)  route 8.761ns (56.292%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    14.507    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.631 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.631    xvga1_n_65
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 6.802ns (43.601%)  route 8.799ns (56.399%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.512    14.546    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.670 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.670    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 6.802ns (43.609%)  route 8.796ns (56.391%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.509    14.543    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.667 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.667    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.674%)  route 8.773ns (56.326%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.486    14.519    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.643 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.643    xvga1_n_66
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    14.347    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.567ns  (logic 6.802ns (43.694%)  route 8.765ns (56.306%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_67
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.081    14.349    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.672%)  route 8.773ns (56.328%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.487    14.520    xvga1/rgb[11]_i_3_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.644    xvga1_n_70
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X53Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 encoder5_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder5_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.678    -0.486    encoder5_sw_synchronize/clk_out2
    SLICE_X7Y158         FDRE                                         r  encoder5_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  encoder5_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.227    encoder5_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.956    -0.717    encoder5_sw_synchronize/clk_out2
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/C
                         clock pessimism              0.271    -0.446    
                         clock uncertainty            0.079    -0.366    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.063    -0.303    encoder5_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X50Y105        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.385    blank
    SLICE_X50Y105        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X50Y105        FDRE                                         r  b_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.079    -0.526    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.060    -0.466    b_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_buffer/past_signal9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.355%)  route 0.133ns (41.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X48Y115        FDRE                                         r  my_buffer/past_signal9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_buffer/past_signal9_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.334    my_buffer/past_signal9_reg[0]_0
    SLICE_X50Y115        LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  my_buffer/past_signal10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_buffer/past_signal10[0]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/C
                         clock pessimism              0.275    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.121    -0.375    my_buffer/past_signal10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encoder4_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder4_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.595    -0.569    encoder4_sw_synchronize/clk_out2
    SLICE_X80Y108        FDRE                                         r  encoder4_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  encoder4_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.290    encoder4_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.865    -0.808    encoder4_sw_synchronize/clk_out2
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.079    -0.454    
    SLICE_X79Y108        FDRE (Hold_fdre_C_D)         0.070    -0.384    encoder4_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_trigger/clk_out2
    SLICE_X61Y115        FDRE                                         r  my_trigger/state_audio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_trigger/state_audio_reg[1]/Q
                         net (fo=7, routed)           0.122    -0.345    my_trigger/state_audio_reg_n_0_[1]
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  my_trigger/state_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    my_trigger/state_audio[0]_i_1__0_n_0
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_trigger/clk_out2
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.079    -0.516    
    SLICE_X60Y115        FDRE (Hold_fdre_C_D)         0.120    -0.396    my_trigger/state_audio_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder3_clk_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_clk_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_clk_synchronize/clk_out2
    SLICE_X73Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_clk_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.312    encoder3_clk_synchronize/sync_reg_n_0_[0]
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_clk_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.079    -0.483    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.070    -0.413    encoder3_clk_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 past_trigger_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            trigger_wanted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  past_trigger_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  past_trigger_value_reg/Q
                         net (fo=1, routed)           0.059    -0.399    encoder2_sw_debounce/past_trigger_value
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.098    -0.301 r  encoder2_sw_debounce/trigger_wanted_i_1/O
                         net (fo=1, routed)           0.000    -0.301    encoder2_sw_debounce_n_0
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.407    trigger_wanted_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 encoder2_dt_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  encoder2_dt_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.319    encoder2_dt_synchronize/sync_reg_n_0_[0]
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.071    -0.426    encoder2_dt_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 encoder1_clk_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_clk_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.587    -0.577    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  encoder1_clk_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.321    encoder1_clk_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.859    -0.814    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X72Y110        FDRE (Hold_fdre_C_D)         0.066    -0.432    encoder1_clk_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 encoder3_dt_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_dt_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_dt_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.319    encoder3_dt_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.066    -0.430    encoder3_dt_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.138ns  (logic 0.478ns (42.008%)  route 0.660ns (57.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.660     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.222     9.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.419ns (38.802%)  route 0.661ns (61.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.661     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y125         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.994%)  route 0.777ns (63.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.777     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.419ns (43.179%)  route 0.551ns (56.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.551     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.768%)  route 0.496ns (54.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X13Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.496     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.215     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.596%)  route 0.615ns (57.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.615     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.163%)  route 0.511ns (52.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X13Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.511     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y108        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.961ns  (logic 0.518ns (53.899%)  route 0.443ns (46.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.443     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  8.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.138ns  (logic 0.478ns (42.008%)  route 0.660ns (57.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.660     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.222     9.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.419ns (38.802%)  route 0.661ns (61.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.661     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y125         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.994%)  route 0.777ns (63.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.777     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.419ns (43.179%)  route 0.551ns (56.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.551     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.768%)  route 0.496ns (54.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X13Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.496     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.215     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.596%)  route 0.615ns (57.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.615     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.163%)  route 0.511ns (52.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X13Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.511     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y108        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.961ns  (logic 0.518ns (53.899%)  route 0.443ns (46.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.443     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y111        FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  8.994    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         4171  Failing Endpoints,  Worst Slack       -5.974ns,  Total Violation   -10390.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 10.613ns (66.039%)  route 5.458ns (33.961%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.936 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.936    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.155 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.155    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.678     8.658    AM_BP_sec_3/clk_out1
    SLICE_X10Y167        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)        0.109     9.181    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.960ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.058ns  (logic 10.600ns (66.012%)  route 5.458ns (33.989%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.142 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.142    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -5.960    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 10.592ns (65.995%)  route 5.458ns (34.005%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.134 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.134    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -5.952    

Slack (VIOLATED) :        -5.876ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 10.516ns (65.833%)  route 5.458ns (34.167%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.058 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.058    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_5
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[98]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -5.876    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.954ns  (logic 10.496ns (65.790%)  route 5.458ns (34.210%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 8.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.819 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.819    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.038 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.038    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_7
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.679     8.659    AM_BP_sec_3/clk_out1
    SLICE_X10Y166        FDRE                                         r  AM_BP_sec_3/y_sum_reg[96]/C
                         clock pessimism              0.488     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.109     9.182    AM_BP_sec_3/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.941ns  (logic 10.483ns (65.762%)  route 5.458ns (34.238%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.025 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.025    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_6
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[93]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.834ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 10.475ns (65.745%)  route 5.458ns (34.255%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.017 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.017    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_4
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[95]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -5.834    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 10.399ns (65.581%)  route 5.458ns (34.419%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.941 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    14.941    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_5
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[94]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.837ns  (logic 10.379ns (65.537%)  route 5.458ns (34.463%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.702 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.702    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.921 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.921    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_7
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.680     8.660    AM_BP_sec_3/clk_out1
    SLICE_X10Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[92]/C
                         clock pessimism              0.488     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.109     9.183    AM_BP_sec_3/y_sum_reg[92]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 10.366ns (65.509%)  route 5.458ns (34.491%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.624    -0.916    AM_BP_sec_3/clk_out1
    SLICE_X40Y149        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.253     0.793    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.124     0.917 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         1.361     2.278    AM_BP_sec_3/sel0[2]
    SLICE_X24Y153        MUXF7 (Prop_muxf7_S_O)       0.296     2.574 r  AM_BP_sec_3/y_sum2__3_i_4__1/O
                         net (fo=1, routed)           0.933     3.507    AM_BP_sec_3/y_sum2__3_i_4__1_n_0
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.210     7.717 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.719    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     9.237 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.142    10.379    AM_BP_sec_3/p_2_in[34]
    SLICE_X9Y146         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    10.503    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.053 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.053    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.167    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.281    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001    11.396    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.510    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.624    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.738    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.852    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.966    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/O[1]
                         net (fo=2, routed)           0.766    13.066    AM_BP_sec_3/y_sum2__5[70]
    SLICE_X10Y155        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    13.649 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.649    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.766 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.766    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.883 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.883    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.000 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.000    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.117 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.117    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.234 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.234    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.351 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.351    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.468 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.468    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.585 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.585    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.908 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.908    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_6
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.681     8.661    AM_BP_sec_3/clk_out1
    SLICE_X10Y164        FDRE                                         r  AM_BP_sec_3/y_sum_reg[89]/C
                         clock pessimism              0.488     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)        0.109     9.184    AM_BP_sec_3/y_sum_reg[89]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.048%)  route 0.362ns (71.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.566    -0.598    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[19]/Q
                         net (fo=1, routed)           0.362    -0.096    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_0
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.835    -0.838    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X38Y101        SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X38Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.146    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.598    -0.566    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X7Y101         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/D[4]
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.868    -0.804    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X6Y100         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.367    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.125    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17]_0[8]
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.862    -0.811    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X80Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X80Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.559    -0.605    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y70         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.348    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y68         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X62Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.400    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X63Y71         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.349    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[4]
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X62Y69         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32/CLK
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X62Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fhead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.570    -0.594    clk100mhz
    SLICE_X9Y102         FDRE                                         r  fhead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fhead_reg[1]/Q
                         net (fo=4, routed)           0.227    -0.226    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.882    -0.791    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.280    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.763%)  route 0.131ns (48.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X69Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[15].ff/Q
                         net (fo=3, routed)           0.131    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[15]
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X66Y79         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X66Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.387    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X57Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[20].latency1.reg/Q
                         net (fo=2, routed)           0.128    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[12]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.394    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.499%)  route 0.205ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.232    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X62Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=1, routed)           0.205    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.876    -0.797    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y34         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.286    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.795ns,  Total Violation    -1957.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.795ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.223ns  (logic 7.354ns (79.734%)  route 1.869ns (20.266%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.537 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.537    LO/phase_reg[28]_i_1_n_6
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.537    
  -------------------------------------------------------------------
                         slack                                 -8.795    

Slack (VIOLATED) :        -8.774ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.202ns  (logic 7.333ns (79.687%)  route 1.869ns (20.313%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.516 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.516    LO/phase_reg[28]_i_1_n_4
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.516    
  -------------------------------------------------------------------
                         slack                                 -8.774    

Slack (VIOLATED) :        -8.700ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.128ns  (logic 7.259ns (79.523%)  route 1.869ns (20.477%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.442 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_5
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.700    

Slack (VIOLATED) :        -8.684ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.243ns (79.487%)  route 1.869ns (20.513%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.426 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.426    LO/phase_reg[28]_i_1_n_7
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.199   168.681    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.426    
  -------------------------------------------------------------------
                         slack                                 -8.684    

Slack (VIOLATED) :        -8.682ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.240ns (79.480%)  route 1.869ns (20.520%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.423 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.423    LO/phase_reg[24]_i_1_n_6
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.423    
  -------------------------------------------------------------------
                         slack                                 -8.682    

Slack (VIOLATED) :        -8.661ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.088ns  (logic 7.219ns (79.433%)  route 1.869ns (20.567%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.402 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.402    LO/phase_reg[24]_i_1_n_4
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.402    
  -------------------------------------------------------------------
                         slack                                 -8.661    

Slack (VIOLATED) :        -8.587ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.014ns  (logic 7.145ns (79.264%)  route 1.869ns (20.736%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.328 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.328    LO/phase_reg[24]_i_1_n_5
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.328    
  -------------------------------------------------------------------
                         slack                                 -8.587    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.998ns  (logic 7.129ns (79.227%)  route 1.869ns (20.773%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.312 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.312    LO/phase_reg[24]_i_1_n_7
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.312    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.568ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.126ns (79.220%)  route 1.869ns (20.780%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.309 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.309    LO/phase_reg[20]_i_1_n_6
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.309    
  -------------------------------------------------------------------
                         slack                                 -8.568    

Slack (VIOLATED) :        -8.547ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.105ns (79.171%)  route 1.869ns (20.829%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.288 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.288    LO/phase_reg[20]_i_1_n_4
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.199   168.680    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.742    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.742    
                         arrival time                        -177.288    
  -------------------------------------------------------------------
                         slack                                 -8.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.511%)  route 0.621ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    xvga1/clk_out2
    SLICE_X49Y106        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.621     0.158    vsync_synchronize/vsync
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    vsync_synchronize/clk_out1
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.199    -0.081    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.036    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (35.011%)  route 0.420ns (64.989%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X57Y121        FDRE                                         r  nolabel_line153/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line153/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.165    -0.310    condition_AM_for_DAC/audio_level[0]
    SLICE_X57Y122        MUXF7 (Prop_muxf7_S_O)       0.085    -0.225 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.255     0.030    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.818    -0.854    condition_AM_for_DAC/clk
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.003    -0.095    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.316ns (40.478%)  route 0.465ns (59.522%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X56Y122        FDRE                                         r  nolabel_line153/volume_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  nolabel_line153/volume_out_reg[4]/Q
                         net (fo=24, routed)          0.209    -0.242    condition_AM_for_DAC/audio_level[4]
    SLICE_X52Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  condition_AM_for_DAC/audio_out[6]_i_4/O
                         net (fo=3, routed)           0.256     0.059    condition_AM_for_DAC/audio_out[6]_i_4_n_0
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.104 r  condition_AM_for_DAC/audio_out[6]_i_2/O
                         net (fo=1, routed)           0.000     0.104    condition_AM_for_DAC/audio_out[6]_i_2_n_0
    SLICE_X57Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.166 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.166    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.823    -0.850    condition_AM_for_DAC/clk
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.105     0.011    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.266%)  route 0.580ns (75.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.297    -0.075    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y151        LUT3 (Prop_lut3_I2_O)        0.045    -0.030 r  AM_BP_sec_3/AM_peak_detect_i_28/O
                         net (fo=12, routed)          0.283     0.254    AM_peak_detect/sample_in[7]
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.072     0.082    AM_peak_detect/past_val_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.379     0.007    AM_BP_sec_3/modulation_select_sw
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.045     0.052 r  AM_BP_sec_3/AM_peak_detect_i_24/O
                         net (fo=12, routed)          0.212     0.264    AM_peak_detect/sample_in[11]
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.070     0.080    AM_peak_detect/past_val_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.917%)  route 0.592ns (76.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.360    -0.011    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  AM_BP_sec_3/AM_peak_detect_i_30/O
                         net (fo=12, routed)          0.231     0.265    AM_peak_detect/sample_in[5]
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.066     0.076    AM_peak_detect/past_val_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.891%)  route 0.593ns (76.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.279     0.266    AM_peak_detect/sample_in[1]
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X20Y151        FDRE (Hold_fdre_C_D)         0.066     0.076    AM_peak_detect/past_val_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.707%)  route 0.599ns (76.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.337    -0.035    AM_BP_sec_3/modulation_select_sw
    SLICE_X20Y150        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  AM_BP_sec_3/AM_peak_detect_i_32/O
                         net (fo=12, routed)          0.262     0.272    AM_peak_detect/sample_in[3]
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.070     0.080    AM_peak_detect/past_val_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.341    -0.031    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.014 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.261     0.275    AM_peak_detect/sample_in[16]
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.926    -0.747    AM_peak_detect/clk
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.190    
                         clock uncertainty            0.199     0.009    
    SLICE_X15Y153        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.743%)  route 0.597ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.284     0.271    AM_peak_detect/sample_in[1]
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.199     0.010    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.059     0.069    AM_peak_detect/past_val_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.280%)  route 0.621ns (59.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y112        FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.742    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.161%)  route 0.530ns (55.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.530     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y124         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.556%)  route 0.501ns (54.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.501     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y124         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                 31.813    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.190%)  route 0.488ns (53.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.488     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.037%)  route 0.629ns (57.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.629     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y112        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.863%)  route 0.497ns (52.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.497     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y113        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.809%)  route 0.459ns (50.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X2Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y123         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.136%)  route 0.454ns (49.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y123         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 32.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.793ns,  Total Violation    -1956.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.793ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.223ns  (logic 7.354ns (79.734%)  route 1.869ns (20.266%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.537 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.537    LO/phase_reg[28]_i_1_n_6
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.537    
  -------------------------------------------------------------------
                         slack                                 -8.793    

Slack (VIOLATED) :        -8.772ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.202ns  (logic 7.333ns (79.687%)  route 1.869ns (20.313%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.516 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.516    LO/phase_reg[28]_i_1_n_4
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.516    
  -------------------------------------------------------------------
                         slack                                 -8.772    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.128ns  (logic 7.259ns (79.523%)  route 1.869ns (20.477%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.442 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_5
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.698    

Slack (VIOLATED) :        -8.682ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.112ns  (logic 7.243ns (79.487%)  route 1.869ns (20.513%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 168.485 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.203 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.203    LO/phase_reg[24]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.426 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.426    LO/phase_reg[28]_i_1_n_7
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505   168.485    LO/clk_out1
    SLICE_X57Y93         FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.880    
                         clock uncertainty           -0.198   168.682    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062   168.744    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.744    
                         arrival time                        -177.426    
  -------------------------------------------------------------------
                         slack                                 -8.682    

Slack (VIOLATED) :        -8.680ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.109ns  (logic 7.240ns (79.480%)  route 1.869ns (20.520%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.423 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.423    LO/phase_reg[24]_i_1_n_6
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.423    
  -------------------------------------------------------------------
                         slack                                 -8.680    

Slack (VIOLATED) :        -8.659ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.088ns  (logic 7.219ns (79.433%)  route 1.869ns (20.567%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.402 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.402    LO/phase_reg[24]_i_1_n_4
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.402    
  -------------------------------------------------------------------
                         slack                                 -8.659    

Slack (VIOLATED) :        -8.585ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.014ns  (logic 7.145ns (79.264%)  route 1.869ns (20.736%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.328 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.328    LO/phase_reg[24]_i_1_n_5
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.328    
  -------------------------------------------------------------------
                         slack                                 -8.585    

Slack (VIOLATED) :        -8.569ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.998ns  (logic 7.129ns (79.227%)  route 1.869ns (20.773%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.089 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.089    LO/phase_reg[20]_i_1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   177.312 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.312    LO/phase_reg[24]_i_1_n_7
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y92         FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.312    
  -------------------------------------------------------------------
                         slack                                 -8.569    

Slack (VIOLATED) :        -8.566ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.995ns  (logic 7.126ns (79.220%)  route 1.869ns (20.780%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   177.309 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.309    LO/phase_reg[20]_i_1_n_6
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.309    
  -------------------------------------------------------------------
                         slack                                 -8.566    

Slack (VIOLATED) :        -8.545ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.974ns  (logic 7.105ns (79.171%)  route 1.869ns (20.829%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 168.484 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 168.314 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.623   168.314    adjust_frequency/clk_out2
    SLICE_X59Y84         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456   168.770 f  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.620   169.390    adjust_frequency/center_frequency_out[1]
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124   169.514 r  adjust_frequency/phase_inc0_i_14/O
                         net (fo=1, routed)           0.000   169.514    LO/S[0]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   170.047 r  LO/phase_inc0_i_5/CO[3]
                         net (fo=1, routed)           0.000   170.047    LO/phase_inc0_i_5_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.164 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.164    LO/phase_inc0_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.281 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.281    LO/phase_inc0_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.398 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.398    LO/phase_inc0_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   170.721 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.572   171.293    LO/A[17]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[17]_P[4])
                                                      4.023   175.316 r  LO/phase_inc0/P[4]
                         net (fo=2, routed)           0.677   175.993    LO/phase_inc0_n_101
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   176.519 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.519    LO/phase_reg[0]_i_1_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.633 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.633    LO/phase_reg[4]_i_1_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.747 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.747    LO/phase_reg[8]_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.861 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.861    LO/phase_reg[12]_i_1_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   176.975 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.975    LO/phase_reg[16]_i_1_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   177.288 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.288    LO/phase_reg[20]_i_1_n_4
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.504   168.484    LO/clk_out1
    SLICE_X57Y91         FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.879    
                         clock uncertainty           -0.198   168.681    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.062   168.743    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.743    
                         arrival time                        -177.288    
  -------------------------------------------------------------------
                         slack                                 -8.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.511%)  route 0.621ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.560    -0.604    xvga1/clk_out2
    SLICE_X49Y106        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.621     0.158    vsync_synchronize/vsync
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    vsync_synchronize/clk_out1
    SLICE_X30Y105        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.198    -0.083    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.034    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (35.011%)  route 0.420ns (64.989%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X57Y121        FDRE                                         r  nolabel_line153/volume_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line153/volume_out_reg[0]/Q
                         net (fo=14, routed)          0.165    -0.310    condition_AM_for_DAC/audio_level[0]
    SLICE_X57Y122        MUXF7 (Prop_muxf7_S_O)       0.085    -0.225 r  condition_AM_for_DAC/audio_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.255     0.030    condition_AM_for_DAC/audio_out_reg[7]_i_2_n_0
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.818    -0.854    condition_AM_for_DAC/clk
    SLICE_X52Y118        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.003    -0.097    condition_AM_for_DAC/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.316ns (40.478%)  route 0.465ns (59.522%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.549    -0.615    nolabel_line153/clk_out2
    SLICE_X56Y122        FDRE                                         r  nolabel_line153/volume_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  nolabel_line153/volume_out_reg[4]/Q
                         net (fo=24, routed)          0.209    -0.242    condition_AM_for_DAC/audio_level[4]
    SLICE_X52Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  condition_AM_for_DAC/audio_out[6]_i_4/O
                         net (fo=3, routed)           0.256     0.059    condition_AM_for_DAC/audio_out[6]_i_4_n_0
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.104 r  condition_AM_for_DAC/audio_out[6]_i_2/O
                         net (fo=1, routed)           0.000     0.104    condition_AM_for_DAC/audio_out[6]_i_2_n_0
    SLICE_X57Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.166 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.166    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.823    -0.850    condition_AM_for_DAC/clk
    SLICE_X57Y115        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.105     0.009    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.266%)  route 0.580ns (75.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.297    -0.075    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y151        LUT3 (Prop_lut3_I2_O)        0.045    -0.030 r  AM_BP_sec_3/AM_peak_detect_i_28/O
                         net (fo=12, routed)          0.283     0.254    AM_peak_detect/sample_in[7]
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X15Y151        FDRE                                         r  AM_peak_detect/past_val_reg[1][7]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.072     0.081    AM_peak_detect/past_val_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.379     0.007    AM_BP_sec_3/modulation_select_sw
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.045     0.052 r  AM_BP_sec_3/AM_peak_detect_i_24/O
                         net (fo=12, routed)          0.212     0.264    AM_peak_detect/sample_in[11]
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X22Y152        FDRE                                         r  AM_peak_detect/past_val_reg[6][11]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X22Y152        FDRE (Hold_fdre_C_D)         0.070     0.079    AM_peak_detect/past_val_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.917%)  route 0.592ns (76.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.360    -0.011    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.034 r  AM_BP_sec_3/AM_peak_detect_i_30/O
                         net (fo=12, routed)          0.231     0.265    AM_peak_detect/sample_in[5]
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y150        FDRE                                         r  AM_peak_detect/past_val_reg[7][5]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.891%)  route 0.593ns (76.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.279     0.266    AM_peak_detect/sample_in[1]
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X20Y151        FDRE                                         r  AM_peak_detect/past_val_reg[2][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X20Y151        FDRE (Hold_fdre_C_D)         0.066     0.075    AM_peak_detect/past_val_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.707%)  route 0.599ns (76.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.337    -0.035    AM_BP_sec_3/modulation_select_sw
    SLICE_X20Y150        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  AM_BP_sec_3/AM_peak_detect_i_32/O
                         net (fo=12, routed)          0.262     0.272    AM_peak_detect/sample_in[3]
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X19Y151        FDRE                                         r  AM_peak_detect/past_val_reg[7][3]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X19Y151        FDRE (Hold_fdre_C_D)         0.070     0.079    AM_peak_detect/past_val_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.341    -0.031    AM_BP_sec_3/modulation_select_sw
    SLICE_X19Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.014 r  AM_BP_sec_3/AM_peak_detect_i_19/O
                         net (fo=12, routed)          0.261     0.275    AM_peak_detect/sample_in[16]
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.926    -0.747    AM_peak_detect/clk
    SLICE_X15Y153        FDRE                                         r  AM_peak_detect/past_val_reg[1][16]/C
                         clock pessimism              0.557    -0.190    
                         clock uncertainty            0.198     0.008    
    SLICE_X15Y153        FDRE (Hold_fdre_C_D)         0.066     0.074    AM_peak_detect/past_val_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.743%)  route 0.597ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.651    -0.513    clk_65mhz
    SLICE_X23Y151        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.314    -0.058    AM_BP_sec_3/modulation_select_sw
    SLICE_X22Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.013 r  AM_BP_sec_3/AM_peak_detect_i_34/O
                         net (fo=12, routed)          0.284     0.271    AM_peak_detect/sample_in[1]
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.927    -0.746    AM_peak_detect/clk
    SLICE_X12Y150        FDRE                                         r  AM_peak_detect/past_val_reg[5][1]/C
                         clock pessimism              0.557    -0.189    
                         clock uncertainty            0.198     0.009    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.059     0.068    AM_peak_detect/past_val_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.535ns,  Total Violation    -1962.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.875ns  (logic 2.139ns (36.407%)  route 3.736ns (63.593%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.678    34.011    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    34.135 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.807    34.942    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.198    29.438    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.031    29.407    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.407    
                         arrival time                         -34.942    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.496ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.663ns  (logic 2.139ns (37.772%)  route 3.524ns (62.228%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    33.851    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y108        LUT4 (Prop_lut4_I1_O)        0.124    33.975 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.755    34.730    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/clk_out2
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.198    29.438    
    SLICE_X61Y105        FDRE (Setup_fdre_C_CE)      -0.205    29.233    my_buffer/frame2_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.233    
                         arrival time                         -34.730    
  -------------------------------------------------------------------
                         slack                                 -5.496    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.171%)  route 0.584ns (75.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.584     0.117    my_buffer/sample_offset[2]
    SLICE_X57Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.162 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    my_buffer/data_to_frame10_in[2]
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    AD9220/clk_out1
    SLICE_X52Y111        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.624     0.157    my_trigger/sample_offset[9]
    SLICE_X54Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.202 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/past_signal_reg[9]_1
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.849    my_buffer/clk_out2
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    AD9220/clk_out1
    SLICE_X55Y112        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.630     0.162    my_trigger/sample_offset[11]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.207 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/past_signal_reg[11]_1
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.198    -0.094    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.121     0.027    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.581%)  route 0.577ns (73.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.577     0.134    my_trigger/audio_out[4]
    SLICE_X55Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.179 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.179    my_buffer/past_signal_reg[8]_1
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.850    my_buffer/clk_out2
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.350%)  route 0.584ns (73.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.551    -0.613    AD9220/clk_out1
    SLICE_X54Y118        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.584     0.135    my_buffer/sample_offset[10]
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    my_buffer/data_to_frame10_in[10]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.198    -0.099    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.007    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.344%)  route 0.611ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.611     0.144    my_buffer/audio_out[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.189 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/data_to_frame10_in[6]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.198    -0.099    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.007    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.105%)  route 0.619ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.619     0.153    my_trigger/sample_offset[0]
    SLICE_X51Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.198 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.198    my_buffer/past_signal_reg[0]_1
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.845    my_buffer/clk_out2
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.198    -0.091    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.091     0.000    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=10, routed)          0.652     0.185    my_trigger/audio_out[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.230    my_buffer/past_signal_reg[7]_1
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.826    -0.846    my_buffer/clk_out2
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.198    -0.092    
    SLICE_X54Y109        FDRE (Hold_fdre_C_D)         0.121     0.029    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.214%)  route 0.651ns (77.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y110        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[0]/Q
                         net (fo=10, routed)          0.651     0.184    my_trigger/audio_out[0]
    SLICE_X56Y111        LUT6 (Prop_lut6_I0_O)        0.045     0.229 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[4]_1
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    my_buffer/clk_out2
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.198    -0.092    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.120     0.028    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.916%)  route 0.597ns (74.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.597     0.154    my_buffer/audio_out[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.199 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/data_to_frame20_in[8]
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.092    -0.003    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.583ns,  Total Violation       -4.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 6.802ns (42.843%)  route 9.075ns (57.157%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.788    14.822    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.946 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    14.946    xvga1_n_68
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 6.998ns (44.569%)  route 8.703ns (55.431%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.322    14.147 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.298    14.444    xvga1/rgb[1]_i_3_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.770 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.770    xvga1_n_74
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 6.802ns (43.564%)  route 8.812ns (56.436%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.622    13.825    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y103        LUT2 (Prop_lut2_I0_O)        0.328    14.153 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.406    14.559    xvga1/rgb[0]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.683    xvga1_n_75
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y104        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 6.802ns (43.693%)  route 8.766ns (56.307%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_64
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.032    14.300    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.563ns  (logic 6.802ns (43.708%)  route 8.761ns (56.292%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.474    14.507    xvga1/rgb[11]_i_3_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.631 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.631    xvga1_n_65
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X51Y106        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.031    14.299    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 6.802ns (43.601%)  route 8.799ns (56.399%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.512    14.546    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.670 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.670    xvga1_n_73
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 6.802ns (43.609%)  route 8.796ns (56.391%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.509    14.543    xvga1/rgb[11]_i_3_n_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.667 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.667    xvga1_n_72
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X55Y103        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.031    14.363    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.674%)  route 8.773ns (56.326%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.486    14.519    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.643 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.643    xvga1_n_66
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    14.347    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.567ns  (logic 6.802ns (43.694%)  route 8.765ns (56.306%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.479    14.512    xvga1/rgb[11]_i_3_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.636 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.636    xvga1_n_67
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.495    13.859    clk_65mhz
    SLICE_X50Y106        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.488    14.347    
                         clock uncertainty           -0.079    14.268    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.081    14.349    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.575ns  (logic 6.802ns (43.672%)  route 8.773ns (56.328%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.852 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.609    -0.931    clk_65mhz
    SLICE_X64Y116        FDRE                                         r  is_audio_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  is_audio_reg_rep__1/Q
                         net (fo=127, routed)         1.341     0.866    my_trigger/past_signal_reg[10]
    SLICE_X41Y117        LUT3 (Prop_lut3_I2_O)        0.124     0.990 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.582     3.571    plot/A[6]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[6]_P[11])
                                                      3.841     7.412 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.639     8.051    plot/scaled_trigger_height1__0_n_94
    SLICE_X80Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.175 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.479     8.654    plot/rgb[11]_i_37_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.249 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.249    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.468 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.623    10.092    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X79Y107        LUT6 (Prop_lut6_I2_O)        0.295    10.387 r  xvga1/rgb[11]_i_20/O
                         net (fo=1, routed)           0.000    10.387    xvga1/rgb[11]_i_20_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           2.120    13.057    xvga1/plot/pixel_out_triggerline2
    SLICE_X50Y104        LUT2 (Prop_lut2_I1_O)        0.146    13.203 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.502    13.705    xvga1/plot/pixel_out_triggerline0
    SLICE_X51Y104        LUT3 (Prop_lut3_I1_O)        0.328    14.033 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.487    14.520    xvga1/rgb[11]_i_3_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    14.644 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.644    xvga1_n_70
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    13.852    clk_65mhz
    SLICE_X53Y103        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.412    
                         clock uncertainty           -0.079    14.332    
    SLICE_X53Y103        FDRE (Setup_fdre_C_D)        0.029    14.361    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 encoder5_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder5_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.678    -0.486    encoder5_sw_synchronize/clk_out2
    SLICE_X7Y158         FDRE                                         r  encoder5_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  encoder5_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.227    encoder5_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.956    -0.717    encoder5_sw_synchronize/clk_out2
    SLICE_X2Y158         FDRE                                         r  encoder5_sw_synchronize/out_reg/C
                         clock pessimism              0.271    -0.446    
                         clock uncertainty            0.079    -0.366    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.063    -0.303    encoder5_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.559    -0.605    xvga1/clk_out2
    SLICE_X50Y105        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.385    blank
    SLICE_X50Y105        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X50Y105        FDRE                                         r  b_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.079    -0.526    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.060    -0.466    b_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 my_buffer/past_signal9_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.355%)  route 0.133ns (41.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X48Y115        FDRE                                         r  my_buffer/past_signal9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_buffer/past_signal9_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.334    my_buffer/past_signal9_reg[0]_0
    SLICE_X50Y115        LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  my_buffer/past_signal10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    my_buffer/past_signal10[0]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X50Y115        FDRE                                         r  my_buffer/past_signal10_reg[0]/C
                         clock pessimism              0.275    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.121    -0.375    my_buffer/past_signal10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 encoder4_sw_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder4_sw_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.595    -0.569    encoder4_sw_synchronize/clk_out2
    SLICE_X80Y108        FDRE                                         r  encoder4_sw_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  encoder4_sw_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.290    encoder4_sw_synchronize/sync_reg_n_0_[1]
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.865    -0.808    encoder4_sw_synchronize/clk_out2
    SLICE_X79Y108        FDRE                                         r  encoder4_sw_synchronize/out_reg/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.079    -0.454    
    SLICE_X79Y108        FDRE (Hold_fdre_C_D)         0.070    -0.384    encoder4_sw_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_trigger/clk_out2
    SLICE_X61Y115        FDRE                                         r  my_trigger/state_audio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  my_trigger/state_audio_reg[1]/Q
                         net (fo=7, routed)           0.122    -0.345    my_trigger/state_audio_reg_n_0_[1]
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  my_trigger/state_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    my_trigger/state_audio[0]_i_1__0_n_0
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_trigger/clk_out2
    SLICE_X60Y115        FDRE                                         r  my_trigger/state_audio_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.079    -0.516    
    SLICE_X60Y115        FDRE (Hold_fdre_C_D)         0.120    -0.396    my_trigger/state_audio_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder3_clk_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_clk_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_clk_synchronize/clk_out2
    SLICE_X73Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_clk_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.312    encoder3_clk_synchronize/sync_reg_n_0_[0]
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_clk_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_clk_synchronize/sync_reg[1]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.079    -0.483    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.070    -0.413    encoder3_clk_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 past_trigger_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            trigger_wanted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  past_trigger_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  past_trigger_value_reg/Q
                         net (fo=1, routed)           0.059    -0.399    encoder2_sw_debounce/past_trigger_value
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.098    -0.301 r  encoder2_sw_debounce/trigger_wanted_i_1/O
                         net (fo=1, routed)           0.000    -0.301    encoder2_sw_debounce_n_0
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.829    -0.844    clk_65mhz
    SLICE_X70Y114        FDRE                                         r  trigger_wanted_reg/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.079    -0.527    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.120    -0.407    trigger_wanted_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 encoder2_dt_synchronize/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_synchronize/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  encoder2_dt_synchronize/sync_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.319    encoder2_dt_synchronize/sync_reg_n_0_[0]
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    encoder2_dt_synchronize/clk_out2
    SLICE_X75Y112        FDRE                                         r  encoder2_dt_synchronize/sync_reg[1]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.071    -0.426    encoder2_dt_synchronize/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 encoder1_clk_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_clk_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.587    -0.577    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  encoder1_clk_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.321    encoder1_clk_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.859    -0.814    encoder1_clk_synchronize/clk_out2
    SLICE_X72Y110        FDRE                                         r  encoder1_clk_synchronize/out_reg/C
                         clock pessimism              0.237    -0.577    
                         clock uncertainty            0.079    -0.498    
    SLICE_X72Y110        FDRE (Hold_fdre_C_D)         0.066    -0.432    encoder1_clk_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 encoder3_dt_synchronize/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder3_dt_synchronize/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.589    -0.575    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  encoder3_dt_synchronize/sync_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.319    encoder3_dt_synchronize/sync_reg_n_0_[1]
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.812    encoder3_dt_synchronize/clk_out2
    SLICE_X72Y105        FDRE                                         r  encoder3_dt_synchronize/out_reg/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.079    -0.496    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.066    -0.430    encoder3_dt_synchronize/out_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.535ns,  Total Violation    -1962.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.875ns  (logic 2.139ns (36.407%)  route 3.736ns (63.593%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.678    34.011    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.124    34.135 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.807    34.942    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y104        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.198    29.438    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.031    29.407    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.407    
                         arrival time                         -34.942    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.496ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.663ns  (logic 2.139ns (37.772%)  route 3.524ns (62.228%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 29.241 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    33.851    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y108        LUT4 (Prop_lut4_I1_O)        0.124    33.975 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.755    34.730    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.493    29.241    my_buffer/clk_out2
    SLICE_X61Y105        FDRE                                         r  my_buffer/frame2_addr_reg[1]/C
                         clock pessimism              0.395    29.637    
                         clock uncertainty           -0.198    29.438    
    SLICE_X61Y105        FDRE (Setup_fdre_C_CE)      -0.205    29.233    my_buffer/frame2_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.233    
                         arrival time                         -34.730    
  -------------------------------------------------------------------
                         slack                                 -5.496    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.626ns  (logic 2.139ns (38.019%)  route 3.487ns (61.981%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 29.226 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.711    34.045    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.124    34.169 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.524    34.693    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.478    29.226    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.395    29.622    
                         clock uncertainty           -0.198    29.423    
    SLICE_X57Y119        FDRE (Setup_fdre_C_CE)      -0.205    29.218    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         29.218    
                         arrival time                         -34.693    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[1]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[3]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    

Slack (VIOLATED) :        -5.433ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.596ns  (logic 2.139ns (38.224%)  route 3.457ns (61.776%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 29.067 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.607    29.067    AD9220/clk_out1
    SLICE_X55Y110        FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456    29.523 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.694    30.217    AD9220/sample_offset[5]
    SLICE_X55Y110        LUT4 (Prop_lut4_I0_O)        0.124    30.341 r  AD9220/FSM_sequential_state[3]_i_120/O
                         net (fo=1, routed)           0.000    30.341    AD9220/FSM_sequential_state[3]_i_120_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.891 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.225 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[1]
                         net (fo=1, routed)           0.666    31.891    AD9220/FSM_sequential_state_reg[3]_i_34_n_6
    SLICE_X57Y110        LUT4 (Prop_lut4_I1_O)        0.303    32.194 r  AD9220/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           0.433    32.627    AD9220/FSM_sequential_state[3]_i_42_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I0_O)        0.124    32.751 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.458    33.210    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    33.334 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.509    33.843    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X54Y110        LUT4 (Prop_lut4_I2_O)        0.124    33.967 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.696    34.663    my_buffer/counter
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X57Y104        FDRE                                         r  my_buffer/counter_reg[4]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X57Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                 -5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.171%)  route 0.584ns (75.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.584     0.117    my_buffer/sample_offset[2]
    SLICE_X57Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.162 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    my_buffer/data_to_frame10_in[2]
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X57Y119        FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X57Y119        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    AD9220/clk_out1
    SLICE_X52Y111        FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.624     0.157    my_trigger/sample_offset[9]
    SLICE_X54Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.202 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/past_signal_reg[9]_1
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.849    my_buffer/clk_out2
    SLICE_X54Y112        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.555    -0.609    AD9220/clk_out1
    SLICE_X55Y112        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.630     0.162    my_trigger/sample_offset[11]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.207 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.207    my_buffer/past_signal_reg[11]_1
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X56Y112        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.198    -0.094    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.121     0.027    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.581%)  route 0.577ns (73.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.577     0.134    my_trigger/audio_out[4]
    SLICE_X55Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.179 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.179    my_buffer/past_signal_reg[8]_1
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.850    my_buffer/clk_out2
    SLICE_X55Y113        FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.350%)  route 0.584ns (73.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.551    -0.613    AD9220/clk_out1
    SLICE_X54Y118        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.584     0.135    my_buffer/sample_offset[10]
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    my_buffer/data_to_frame10_in[10]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.198    -0.099    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.007    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.344%)  route 0.611ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.611     0.144    my_buffer/audio_out[2]
    SLICE_X57Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.189 r  my_buffer/data_to_frame1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/data_to_frame10_in[6]
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.820    -0.853    my_buffer/clk_out2
    SLICE_X57Y118        FDRE                                         r  my_buffer/data_to_frame1_reg[6]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.198    -0.099    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.092    -0.007    my_buffer/data_to_frame1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.105%)  route 0.619ns (76.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    AD9220/clk_out1
    SLICE_X55Y109        FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.619     0.153    my_trigger/sample_offset[0]
    SLICE_X51Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.198 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.198    my_buffer/past_signal_reg[0]_1
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.828    -0.845    my_buffer/clk_out2
    SLICE_X51Y108        FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.198    -0.091    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.091     0.000    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y111        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[3]/Q
                         net (fo=10, routed)          0.652     0.185    my_trigger/audio_out[3]
    SLICE_X54Y109        LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.230    my_buffer/past_signal_reg[7]_1
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.826    -0.846    my_buffer/clk_out2
    SLICE_X54Y109        FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.198    -0.092    
    SLICE_X54Y109        FDRE (Hold_fdre_C_D)         0.121     0.029    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.214%)  route 0.651ns (77.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.556    -0.608    condition_AM_for_DAC/clk
    SLICE_X53Y110        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  condition_AM_for_DAC/audio_out_reg[0]/Q
                         net (fo=10, routed)          0.651     0.184    my_trigger/audio_out[0]
    SLICE_X56Y111        LUT6 (Prop_lut6_I0_O)        0.045     0.229 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.229    my_buffer/past_signal_reg[4]_1
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.827    -0.846    my_buffer/clk_out2
    SLICE_X56Y111        FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.198    -0.092    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.120     0.028    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.916%)  route 0.597ns (74.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.557    -0.607    condition_AM_for_DAC/clk
    SLICE_X58Y112        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.597     0.154    my_buffer/audio_out[4]
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.199 r  my_buffer/data_to_frame2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/data_to_frame20_in[8]
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X57Y113        FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.092    -0.003    my_buffer/data_to_frame2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.518ns (15.452%)  route 2.834ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.834     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.319     8.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.365%)  route 1.608ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.608     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.405     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  7.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y119         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.860    -0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.561    
    SLICE_X1Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.588    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.168    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y121         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.859    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.562    
    SLICE_X2Y121         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.518ns (15.452%)  route 2.834ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.834     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.319     8.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.365%)  route 1.608ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.608     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.405     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  7.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y119         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.860    -0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.588    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.168    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y121         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.859    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y121         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.518ns (15.452%)  route 2.834ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.834     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.319     8.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.365%)  route 1.608ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.608     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.044    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.405     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  7.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y119         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.860    -0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.588    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.168    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y121         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.859    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y121         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.518ns (15.452%)  route 2.834ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.834     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.073     9.045    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.319     8.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.073     9.047    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.518ns (21.534%)  route 1.887ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.887     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.581     8.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.073     9.047    
    SLICE_X0Y117         FDCE (Recov_fdce_C_CLR)     -0.405     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.073     8.989    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.073     8.989    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.773ns (32.562%)  route 1.601ns (67.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.628    -0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.295     0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.747     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.505     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.073     8.989    
    SLICE_X14Y111        FDPE (Recov_fdpe_C_PRE)     -0.361     8.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.073     9.044    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.073     9.044    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.773ns (34.723%)  route 1.453ns (65.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.694    -0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X6Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.824     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X6Y121         LUT2 (Prop_lut2_I1_O)        0.295     0.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y120         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.073     9.044    
    SLICE_X3Y120         FDPE (Recov_fdpe_C_PRE)     -0.359     8.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.365%)  route 1.608ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.608     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X0Y118         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       1.579     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y118         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.073     9.045    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.405     8.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  7.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.590    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X0Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y119         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.860    -0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y119         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.561    
    SLICE_X1Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.058%)  route 0.170ns (50.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y111        FDPE (Prop_fdpe_C_Q)         0.164    -0.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.170    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.588    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.128    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.168    -0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y121         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.859    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.562    
    SLICE_X2Y121         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y120         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y122         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19752, routed)       0.858    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y122         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X7Y111         FDCE (Recov_fdce_C_CLR)     -0.612    36.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.517    

Slack (MET) :             28.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X7Y111         FDCE (Recov_fdce_C_CLR)     -0.612    36.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.517    

Slack (MET) :             28.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X7Y111         FDCE (Recov_fdce_C_CLR)     -0.612    36.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.517    

Slack (MET) :             28.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X7Y111         FDCE (Recov_fdce_C_CLR)     -0.612    36.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.517    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.568    36.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.561    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.568    36.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.561    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.526    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.603    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.526    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.603    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.526    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.603    

Slack (MET) :             28.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.857ns (22.136%)  route 3.014ns (77.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.347 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456     4.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I3_O)        0.124     5.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.046     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.153     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.587    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X6Y111         FDCE (Recov_fdce_C_CLR)     -0.526    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 28.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.379     1.383    
    SLICE_X12Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X12Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X12Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X12Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.816%)  route 0.174ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.379     1.382    
    SLICE_X12Y110        FDCE (Remov_fdce_C_CLR)     -0.067     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.366    





