{
	"finish__design__instance__count__class:antenna_cell": 57,
	"finish__design__instance__area__class:antenna_cell": 321.754,
	"finish__design__instance__count__class:buffer": 127,
	"finish__design__instance__area__class:buffer": 7897.08,
	"finish__design__instance__count__class:clock_buffer": 31,
	"finish__design__instance__area__class:clock_buffer": 5018.23,
	"finish__design__instance__count__class:timing_repair_buffer": 133,
	"finish__design__instance__area__class:timing_repair_buffer": 8774.84,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 406.426,
	"finish__design__instance__count__class:clock_inverter": 17,
	"finish__design__instance__area__class:clock_inverter": 750.758,
	"finish__design__instance__count__class:sequential_cell": 572,
	"finish__design__instance__area__class:sequential_cell": 49143.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 949,
	"finish__design__instance__area__class:multi_input_combinational_cell": 46990.1,
	"finish__design__instance__count": 1904,
	"finish__design__instance__area": 119303,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.95983,
	"finish__clock__skew__setup": 0.244969,
	"finish__clock__skew__hold": 0.244969,
	"finish__timing__drv__max_slew_limit": 0.30923,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.376164,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 6,
	"finish__power__internal__total": 0.288575,
	"finish__power__switching__total": 0.117917,
	"finish__power__leakage__total": 9.71714e-06,
	"finish__power__total": 0.406502,
	"finish__design__io": 99,
	"finish__design__die__area": 1.78889e+07,
	"finish__design__core__area": 1.7831e+07,
	"finish__design__instance__count": 21197,
	"finish__design__instance__area": 228208,
	"finish__design__instance__count__stdcell": 21197,
	"finish__design__instance__area__stdcell": 228208,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0127984,
	"finish__design__instance__utilization__stdcell": 0.0127984,
	"finish__design__rows": 837,
	"finish__design__rows:GF018hv5v_green_sc9": 837,
	"finish__design__sites": 6317676,
	"finish__design__sites:GF018hv5v_green_sc9": 6317676,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}