# Verilog
This is a repo which hosts all of my previous Verilog assignments during my time as an intern at PII and the assignments I've completed from MIT OCW
