ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Jul 13, 2017 at 11:41:30 CST
ncverilog
	char_r_tb.sv
	../char_r.sv
	+access+r
Recompiling... reason: file '../char_r.sv' is newer than expected.
	expected: Thu Jul 13 11:24:15 2017
	actual:   Thu Jul 13 11:41:25 2017
file: ../char_r.sv
	module worklib.char_r:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.char_r:sv <0x3e5b0d59>
			streams:   6, words:  6361
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                24      24
		Scalar wires:              7       -
		Vectored wires:            3       -
		Always blocks:             7       7
		Initial blocks:            1       1
		Cont. assignments:         1       3
		Pseudo assignments:        5       5
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.char_r_tb:sv
Loading snapshot worklib.char_r_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'char_r.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
$
ˆ


ž
y
‚
i
‚

Simulation complete via $finish(1) at time 184 US + 0
./char_r_tb.sv:36 	$finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Jul 13, 2017 at 11:41:31 CST  (total: 00:00:01)
