// Seed: 2366178819
`define pp_33 0
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4
    , id_9,
    output logic id_5,
    input logic id_6,
    output logic id_7,
    output id_8
);
  logic id_10;
endmodule
`define pp_34 0
`define pp_35 0
`timescale 1ps / 1ps
`define pp_36 0
`timescale 1ps / 1ps
module module_1 (
    input id_0,
    input id_1
    , id_33,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input logic id_13,
    output id_14,
    input logic id_15,
    output logic id_16,
    output logic id_17,
    input reg id_18,
    output id_19,
    output logic id_20,
    input id_21,
    input logic id_22,
    input id_23
    , id_34,
    output id_24
    , id_35,
    output logic id_25,
    output reg id_26,
    input id_27,
    output logic id_28,
    input id_29,
    output id_30,
    output id_31,
    output logic id_32
);
  logic id_36 = 1 + 1'b0, id_37;
  always @(posedge id_33 / 1 ? id_11 : 1 or id_33) begin
    id_26 <= 1;
    id_25 = 1;
  end
  always @(1 + 1 + 1 or posedge 1 - id_21) id_26 = id_18;
  assign id_24 = id_12;
endmodule
