[
    {
        "name": "ghdl",
        "description": "VHDL 2008/93/87 simulator",
        "languages": {
            "VHDL": 23613633,
            "Ada": 15770561,
            "C": 1140637,
            "Python": 864454,
            "Shell": 314347,
            "PowerShell": 130048,
            "Makefile": 104720,
            "C++": 76760,
            "Verilog": 45540,
            "NSIS": 10822,
            "Batchfile": 7376,
            "Assembly": 3233,
            "Stata": 1920,
            "GDB": 1523,
            "Forth": 897
        }
    },
    {
        "name": "aws-fpga",
        "description": "Official repository of the AWS EC2 FPGA Hardware and Software Development Kit",
        "languages": {
            "VHDL": 332824242,
            "SystemVerilog": 23134564,
            "V": 19619124,
            "Verilog": 15392502,
            "Tcl": 1064964,
            "C": 698023,
            "Python": 348448,
            "C++": 344704,
            "Shell": 177309,
            "Filebench WML": 92916,
            "Makefile": 47719,
            "SourcePawn": 9965,
            "Groovy": 9387,
            "Assembly": 5851,
            "Pawn": 5749,
            "NASL": 3816,
            "Forth": 2907,
            "Fortran": 2221
        }
    },
    {
        "name": "Open-Source-FPGA-Bitcoin-Miner",
        "description": "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.",
        "languages": {
            "VHDL": 14830212,
            "Verilog": 2666973,
            "Tcl": 121598,
            "Python": 32688,
            "C": 26135,
            "Coq": 12477,
            "Shell": 2107
        }
    },
    {
        "name": "FPGA_Webserver",
        "description": "A work-in-progress for what is to be a software-free web server for static content.",
        "languages": {
            "VHDL": 479539
        }
    },
    {
        "name": "vunit",
        "description": "VUnit is a unit testing framework for VHDL/SystemVerilog",
        "languages": {
            "VHDL": 2038154,
            "Python": 1093233,
            "SystemVerilog": 29432,
            "Tcl": 922
        }
    }
]