Warning (10268): Verilog HDL information at lab3_top.sv(63): always construct contains both blocking and non-blocking assignments File: C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv Line: 63
