{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456784222670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456784222680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 17:17:02 2016 " "Processing started: Mon Feb 29 17:17:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456784222680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784222680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784222680 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1456784223142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4x4 " "Found entity 1: decoder4x4" {  } { { "decoder4x4.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/decoder4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_2r1w.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_2r1w.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2r1w " "Found entity 1: regfile_2r1w" {  } { { "regfile_2r1w.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/regfile_2r1w.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x4 " "Found entity 1: mux4x4" {  } { { "mux4x4.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/mux4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.v 1 1 " "Found 1 design units, including 1 entities, in source file register4.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/register4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_display.v 1 1 " "Found 1 design units, including 1 entities, in source file top_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_display " "Found entity 1: top_display" {  } { { "top_display.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file top_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_switch " "Found entity 1: top_switch" {  } { { "top_switch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456784234170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784234170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_switch " "Elaborating entity \"top_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456784234269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_12 " "Elaborating entity \"top\" for hierarchy \"top:top_12\"" {  } { { "top_switch.v" "top_12" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_switch.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2r1w top:top_12\|regfile_2r1w:regfile_2r1w_12 " "Elaborating entity \"regfile_2r1w\" for hierarchy \"top:top_12\|regfile_2r1w:regfile_2r1w_12\"" {  } { { "top.v" "regfile_2r1w_12" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 top:top_12\|regfile_2r1w:regfile_2r1w_12\|register4:register4_0 " "Elaborating entity \"register4\" for hierarchy \"top:top_12\|regfile_2r1w:regfile_2r1w_12\|register4:register4_0\"" {  } { { "regfile_2r1w.v" "register4_0" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/regfile_2r1w.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4x4 top:top_12\|regfile_2r1w:regfile_2r1w_12\|decoder4x4:decoder4x4_0 " "Elaborating entity \"decoder4x4\" for hierarchy \"top:top_12\|regfile_2r1w:regfile_2r1w_12\|decoder4x4:decoder4x4_0\"" {  } { { "regfile_2r1w.v" "decoder4x4_0" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/regfile_2r1w.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234342 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en decoder4x4.v(9) " "Verilog HDL Always Construct warning at decoder4x4.v(9): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder4x4.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/decoder4x4.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1456784234344 "|top|regfile_2r1w:regfile_2r1w_12|decoder4x4:decoder4x4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x4 top:top_12\|regfile_2r1w:regfile_2r1w_12\|mux4x4:mux4x4_0 " "Elaborating entity \"mux4x4\" for hierarchy \"top:top_12\|regfile_2r1w:regfile_2r1w_12\|mux4x4:mux4x4_0\"" {  } { { "regfile_2r1w.v" "mux4x4_0" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/regfile_2r1w.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 top:top_12\|mux2x1:mux2x1_12 " "Elaborating entity \"mux2x1\" for hierarchy \"top:top_12\|mux2x1:mux2x1_12\"" {  } { { "top.v" "mux2x1_12" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:top_12\|alu:alu_12 " "Elaborating entity \"alu\" for hierarchy \"top:top_12\|alu:alu_12\"" {  } { { "top.v" "alu_12" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_display top_display:top_display_12 " "Elaborating entity \"top_display\" for hierarchy \"top_display:top_display_12\"" {  } { { "top_switch.v" "top_display_12" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_switch.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784234354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1456784234923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1456784235633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456784235633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_switch.v" "" { Text "C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/top_switch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456784235715 "|top_switch|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1456784235715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1456784235716 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1456784235716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1456784235716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1456784235716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456784235747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 17:17:15 2016 " "Processing ended: Mon Feb 29 17:17:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456784235747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456784235747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456784235747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456784235747 ""}
