<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'kernel_rndnoise' is read-only, switch it to a ROM." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:58.853+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'rndnoise' will not be exposed as RTL port." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:58.007+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'error_std' will not be exposed as RTL port." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:57.982+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'error_std' is power-on initialization." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:57.967+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'L_c_inv' will not be exposed as RTL port." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:57.950+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'L_c_inv' is power-on initialization." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:57.935+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_ADD&lt;float, 16>.2' to 'VEC_ADD_float_16_2'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.980+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_SUB&lt;float, 16>' to 'VEC_SUB_float_16_s'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.969+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_ADD&lt;float, 16>.1' to 'VEC_ADD_float_16_1'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.957+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_EQ&lt;float, 16>' to 'VEC_EQ_float_16_s'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.945+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD&lt;float, 16>.1'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.907+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD&lt;float, 16>.2'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.847+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_EQ&lt;float, 16>'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.842+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MAX'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.832+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MIN'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.823+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MUL'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.812+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SUB&lt;float, 16>'." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.796+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'MAT_VEC_MUL&lt;float, 16, 16>' to 'MAT_VEC_MUL' (pgd_float/kernel.hpp:45:23)" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.728+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MAX&lt;float, 16>' to 'VEC_SCALAR_MAX' (pgd_float/kernel.hpp:84:21)" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.636+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MIN&lt;float, 16>' to 'VEC_SCALAR_MIN' (pgd_float/kernel.hpp:75:21)" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.621+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MUL&lt;float, 16>' to 'VEC_SCALAR_MUL' (pgd_float/kernel.hpp:57:21)" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.606+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-805] Duplicating function 'VEC_ADD&lt;float, 16>' (pgd_float/kernel.hpp:32) to resolve interface conflict according to call graph." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:35:53.533+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:48:45.729+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:48:15.446+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: ea277dd1&#xA;&#xA;&#xA;Time (s): cpu = 00:02:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4544.566 ; gain = 252.055 ; free physical = 5353 ; free virtual = 14271&#xA;Post Restoration Checksum: NetGraph: 8af4d558 NumContArr: 5f32a879 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: ea277dd1&#xA;&#xA;&#xA;Time (s): cpu = 00:02:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4544.566 ; gain = 252.055 ; free physical = 5354 ; free virtual = 14272&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: ea277dd1&#xA;&#xA;&#xA;Time (s): cpu = 00:02:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4567.625 ; gain = 275.113 ; free physical = 5295 ; free virtual = 14213&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: ea277dd1&#xA;&#xA;&#xA;Time (s): cpu = 00:02:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4567.625 ; gain = 275.113 ; free physical = 5295 ; free virtual = 14213&#xA;&#xA;&#xA;Phase 2.4 Global Clock Net Routing&#xA;Phase 2.4 Global Clock Net Routing | Checksum: ea277dd1&#xA;&#xA;&#xA;Time (s): cpu = 00:02:03 ; elapsed = 00:01:50 . Memory (MB): peak = 4599.242 ; gain = 306.730 ; free physical = 5225 ; free virtual = 14143&#xA;&#xA;&#xA;Phase 2.5 Update Timing&#xA;Phase 2.5 Update Timing | Checksum: 13bf46043&#xA;&#xA;&#xA;Time (s): cpu = 00:02:07 ; elapsed = 00:01:51 . Memory (MB): peak = 4599.242 ; gain = 306.730 ; free physical = 5207 ; free virtual = 14127" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:48:00.434+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.959+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.943+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.924+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.910+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.890+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.875+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.854+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.837+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.819+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.796+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.777+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.764+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.752+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.736+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.714+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.697+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.683+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.671+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.649+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.632+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.618+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.604+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.590+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.576+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.559+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.542+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.521+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.506+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.486+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.470+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.459+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.446+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_in_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_in_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.426+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.411+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x_k_vec_out_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x_k_vec_out_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.393+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:46:10.376+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4478.605 ; gain = 1739.582 ; free physical = 9910 ; free virtual = 18734&#xA;Contents of report file './report/kernel_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019&#xA;| Date              : Mon Dec  2 19:43:12 2019&#xA;| Host              : HWLL0003-EPS running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command           : report_timing_summary -file ./report/kernel_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu7ev-ffvc1156&#xA;| Speed File        : -2  PRODUCTION 1.26 06-20-2019&#xA;| Temperature Grade : E&#xA;-------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 36 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 37 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.411        0.000                      0                 8982        0.063        0.000                      0                 8982        0.968        0.000                       0                  3209  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 1.500}        3.000           333.333         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.411        0.000                      0                 8982        0.063        0.000                      0                 8982        0.968        0.000                       0                  3209  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.411ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/CLK&#xA;                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U[10]&#xA;                            (rising edge-triggered cell DSP_M_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))&#xA;  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=3280, unset)         0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK&#xA;                         DSP_PREADD_DATA                              r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/CLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_CLK_PREADD_AB[9])&#xA;                                                      0.419     0.419 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[9]&#xA;                         net (fo=1, unplaced)         0.000     0.419    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB&lt;9>&#xA;                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[9]_AD[9])&#xA;                                                      0.488     0.907 f  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[9]&#xA;                         net (fo=1, unplaced)         0.000     0.907    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD&lt;9>&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[9]_AD_DATA[9])&#xA;                                                      0.050     0.957 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[9]&#xA;                         net (fo=1, unplaced)         0.000     0.957    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA&lt;9>&#xA;                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[9]_U[10])&#xA;                                                      0.612     1.569 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[10]&#xA;                         net (fo=1, unplaced)         0.000     1.569    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U&lt;10>&#xA;                         DSP_M_DATA                                   r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U[10]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     3.000     3.000 r  &#xA;                                                      0.000     3.000 r  ap_clk (IN)&#xA;                         net (fo=3280, unset)         0.000     3.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK&#xA;                         DSP_M_DATA                                   r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/CLK&#xA;                         clock pessimism              0.000     3.000    &#xA;                         clock uncertainty           -0.035     2.965    &#xA;                         DSP_M_DATA (Setup_DSP_M_DATA_CLK_U[10])&#xA;                                                      0.015     2.980    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST&#xA;  -------------------------------------------------------------------&#xA;                         required time                          2.980    &#xA;                         arrival time                          -1.569    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.411    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.063ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=3280, unset)         0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q&#xA;                         net (fo=1, unplaced)         0.046     0.084    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/A[1]&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xA;                                                      0.018     0.102 r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]&#xA;                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/Q[1]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=3280, unset)         0.000     0.000    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/U0/grp_MAT_VEC_MUL_fu_78/kernel_fadd_32ns_32ns_32_10_full_dsp_1_U3/kernel_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.109    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.063    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 1.500 }&#xA;Period(ns):         3.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMS32/CLK  n/a            1.064         3.000       1.936                bd_0_i/hls_inst/U0/grad_g_U/kernel_x_k_plus1_vec_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         1.500       0.968                bd_0_i/hls_inst/U0/grad_g_U/kernel_x_k_plus1_vec_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         1.500       0.968                bd_0_i/hls_inst/U0/grad_g_U/kernel_x_k_plus1_vec_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4478.605 ; gain = 0.000 ; free physical = 9907 ; free virtual = 18731" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:43:13.141+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:41:33.670+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2520.598 ; gain = 80.871 ; free physical = 13143 ; free virtual = 21917&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 3002.113 ; gain = 562.387 ; free physical = 12251 ; free virtual = 21046&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 3002.113 ; gain = 562.387 ; free physical = 12252 ; free virtual = 21047&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 3011.129 ; gain = 571.402 ; free physical = 12251 ; free virtual = 21046&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    37|&#xA;|2     |  bd_0_i |bd_0   |    37|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.004 ; gain = 586.277 ; free physical = 12179 ; free virtual = 20974&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3026.004 ; gain = 505.406 ; free physical = 12214 ; free virtual = 21010&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 3026.012 ; gain = 586.277 ; free physical = 12214 ; free virtual = 21009" projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:41:33.652+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fsub_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:37:25.769+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fmul_4_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:37:25.350+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fcmp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:37:24.803+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'kernel_ap_fadd_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="pgd_float" solutionName="solution1" date="2019-12-02T19:37:24.224+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
