
*** Running vivado
    with args -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source alu.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 429.316 ; gain = 93.121
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/utils_1/imports/synth_1/Execute.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/utils_1/imports/synth_1/Execute.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top alu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19164
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 869.176 ; gain = 407.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
INFO: [Synth 8-638] synthesizing module 'notN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'notN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/notN.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sllN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/srlN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/sraN.vhd:34]
INFO: [Synth 8-638] synthesizing module 'orN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/orN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'andN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/andN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xorN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xorN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/xorN.vhd:25]
INFO: [Synth 8-638] synthesizing module 'addsubN' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/fulladder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'addsubN' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/addsubN.vhd:27]
INFO: [Synth 8-638] synthesizing module 'carrysavemult' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 2 - type: integer 
ERROR: [Synth 8-11324] array index 2 out of range [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:77]
ERROR: [Synth 8-285] failed synthesizing module 'carrysavemult' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/carrysavemult.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'alu' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/Remake/Remake.srcs/sources_1/imports/design/ALU.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 961.352 ; gain = 499.613
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 19:23:19 2023...
