ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"BLDC_controller.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.plook_u8s16_evencka,"ax",%progbits
  16              		.align	1
  17              		.global	plook_u8s16_evencka
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	plook_u8s16_evencka:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "Src/BLDC_controller.c"
   1:Src/BLDC_controller.c **** /*
   2:Src/BLDC_controller.c ****  * File: BLDC_controller.c
   3:Src/BLDC_controller.c ****  *
   4:Src/BLDC_controller.c ****  * Code generated for Simulink model 'BLDC_controller'.
   5:Src/BLDC_controller.c ****  *
   6:Src/BLDC_controller.c ****  * Model version                  : 1.1296
   7:Src/BLDC_controller.c ****  * Simulink Coder version         : 8.13 (R2017b) 24-Jul-2017
   8:Src/BLDC_controller.c ****  * C/C++ source code generated on : Tue Oct 20 17:29:57 2020
   9:Src/BLDC_controller.c ****  *
  10:Src/BLDC_controller.c ****  * Target selection: ert.tlc
  11:Src/BLDC_controller.c ****  * Embedded hardware selection: ARM Compatible->ARM Cortex
  12:Src/BLDC_controller.c ****  * Emulation hardware selection:
  13:Src/BLDC_controller.c ****  *    Differs from embedded hardware (MATLAB Host)
  14:Src/BLDC_controller.c ****  * Code generation objectives:
  15:Src/BLDC_controller.c ****  *    1. Execution efficiency
  16:Src/BLDC_controller.c ****  *    2. RAM efficiency
  17:Src/BLDC_controller.c ****  * Validation result: Not run
  18:Src/BLDC_controller.c ****  */
  19:Src/BLDC_controller.c **** 
  20:Src/BLDC_controller.c **** #include "BLDC_controller.h"
  21:Src/BLDC_controller.c **** 
  22:Src/BLDC_controller.c **** /* Named constants for Chart: '<S5>/F03_02_Control_Mode_Manager' */
  23:Src/BLDC_controller.c **** #define IN_ACTIVE                      ((uint8_T)1U)
  24:Src/BLDC_controller.c **** #define IN_NO_ACTIVE_CHILD             ((uint8_T)0U)
  25:Src/BLDC_controller.c **** #define IN_OPEN                        ((uint8_T)2U)
  26:Src/BLDC_controller.c **** #define IN_SPEED_MODE                  ((uint8_T)1U)
  27:Src/BLDC_controller.c **** #define IN_TORQUE_MODE                 ((uint8_T)2U)
  28:Src/BLDC_controller.c **** #define IN_VOLTAGE_MODE                ((uint8_T)3U)
  29:Src/BLDC_controller.c **** #define OPEN_MODE                      ((uint8_T)0U)
  30:Src/BLDC_controller.c **** #define SPD_MODE                       ((uint8_T)2U)
  31:Src/BLDC_controller.c **** #define TRQ_MODE                       ((uint8_T)3U)
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 2


  32:Src/BLDC_controller.c **** #define VLT_MODE                       ((uint8_T)1U)
  33:Src/BLDC_controller.c **** #ifndef UCHAR_MAX
  34:Src/BLDC_controller.c **** #include <limits.h>
  35:Src/BLDC_controller.c **** #endif
  36:Src/BLDC_controller.c **** 
  37:Src/BLDC_controller.c **** #if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )
  38:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized uchar/char. \
  39:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  40:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  41:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  42:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  43:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  44:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  45:Src/BLDC_controller.c **** preprocessor word size checks.
  46:Src/BLDC_controller.c **** #endif
  47:Src/BLDC_controller.c **** 
  48:Src/BLDC_controller.c **** #if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )
  49:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ushort/short. \
  50:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  51:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  52:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  53:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  54:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  55:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  56:Src/BLDC_controller.c **** preprocessor word size checks.
  57:Src/BLDC_controller.c **** #endif
  58:Src/BLDC_controller.c **** 
  59:Src/BLDC_controller.c **** #if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )
  60:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized uint/int. \
  61:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  62:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  63:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  64:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  65:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  66:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  67:Src/BLDC_controller.c **** preprocessor word size checks.
  68:Src/BLDC_controller.c **** #endif
  69:Src/BLDC_controller.c **** 
  70:Src/BLDC_controller.c **** #if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )
  71:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ulong/long. \
  72:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  73:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  74:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  75:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  76:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  77:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  78:Src/BLDC_controller.c **** preprocessor word size checks.
  79:Src/BLDC_controller.c **** #endif
  80:Src/BLDC_controller.c **** 
  81:Src/BLDC_controller.c **** #if 0
  82:Src/BLDC_controller.c **** 
  83:Src/BLDC_controller.c **** /* Skip this size verification because of preprocessor limitation */
  84:Src/BLDC_controller.c **** #if ( ULLONG_MAX != (0xFFFFFFFFFFFFFFFFULL) ) || ( LLONG_MAX != (0x7FFFFFFFFFFFFFFFLL) )
  85:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ulong_long/long_long. \
  86:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  87:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  88:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 3


  89:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  90:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  91:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  92:Src/BLDC_controller.c **** preprocessor word size checks.
  93:Src/BLDC_controller.c **** #endif
  94:Src/BLDC_controller.c **** #endif
  95:Src/BLDC_controller.c **** 
  96:Src/BLDC_controller.c **** uint8_T plook_u8s16_evencka(int16_T u, int16_T bp0, uint16_T bpSpace, uint32_T
  97:Src/BLDC_controller.c ****   maxIndex);
  98:Src/BLDC_controller.c **** uint8_T plook_u8u16_evencka(uint16_T u, uint16_T bp0, uint16_T bpSpace, uint32_T
  99:Src/BLDC_controller.c ****   maxIndex);
 100:Src/BLDC_controller.c **** int32_T div_nde_s32_floor(int32_T numerator, int32_T denominator);
 101:Src/BLDC_controller.c **** extern void Counter_Init(DW_Counter *localDW, int16_T rtp_z_cntInit);
 102:Src/BLDC_controller.c **** extern int16_T Counter(int16_T rtu_inc, int16_T rtu_max, boolean_T rtu_rst,
 103:Src/BLDC_controller.c ****   DW_Counter *localDW);
 104:Src/BLDC_controller.c **** extern void Low_Pass_Filter_Reset(DW_Low_Pass_Filter *localDW);
 105:Src/BLDC_controller.c **** extern void Low_Pass_Filter(const int16_T rtu_u[2], uint16_T rtu_coef, int16_T
 106:Src/BLDC_controller.c ****   rty_y[2], DW_Low_Pass_Filter *localDW);
 107:Src/BLDC_controller.c **** extern void Counter_b_Init(DW_Counter_b *localDW, uint16_T rtp_z_cntInit);
 108:Src/BLDC_controller.c **** extern void Counter_n(uint16_T rtu_inc, uint16_T rtu_max, boolean_T rtu_rst,
 109:Src/BLDC_controller.c ****                       uint16_T *rty_cnt, DW_Counter_b *localDW);
 110:Src/BLDC_controller.c **** extern void either_edge(boolean_T rtu_u, boolean_T *rty_y, DW_either_edge
 111:Src/BLDC_controller.c ****   *localDW);
 112:Src/BLDC_controller.c **** extern void Debounce_Filter_Init(DW_Debounce_Filter *localDW);
 113:Src/BLDC_controller.c **** extern void Debounce_Filter(boolean_T rtu_u, uint16_T rtu_tAcv, uint16_T
 114:Src/BLDC_controller.c ****   rtu_tDeacv, boolean_T *rty_y, DW_Debounce_Filter *localDW);
 115:Src/BLDC_controller.c **** extern void I_backCalc_fixdt_Init(DW_I_backCalc_fixdt *localDW, int32_T
 116:Src/BLDC_controller.c ****   rtp_yInit);
 117:Src/BLDC_controller.c **** extern void I_backCalc_fixdt_Reset(DW_I_backCalc_fixdt *localDW, int32_T
 118:Src/BLDC_controller.c ****   rtp_yInit);
 119:Src/BLDC_controller.c **** extern void I_backCalc_fixdt(int16_T rtu_err, uint16_T rtu_I, uint16_T rtu_Kb,
 120:Src/BLDC_controller.c ****   int16_T rtu_satMax, int16_T rtu_satMin, int16_T *rty_out, DW_I_backCalc_fixdt *
 121:Src/BLDC_controller.c ****   localDW);
 122:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_Init(DW_PI_clamp_fixdt *localDW);
 123:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_Reset(DW_PI_clamp_fixdt *localDW);
 124:Src/BLDC_controller.c **** extern void PI_clamp_fixdt(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 125:Src/BLDC_controller.c ****   int32_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 126:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt *localDW);
 127:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_d_Init(DW_PI_clamp_fixdt_m *localDW);
 128:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_b_Reset(DW_PI_clamp_fixdt_m *localDW);
 129:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_l(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 130:Src/BLDC_controller.c ****   int16_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 131:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_m *localDW);
 132:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_f_Init(DW_PI_clamp_fixdt_g *localDW);
 133:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_g_Reset(DW_PI_clamp_fixdt_g *localDW);
 134:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_k(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 135:Src/BLDC_controller.c ****   int16_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 136:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_g *localDW);
 137:Src/BLDC_controller.c **** uint8_T plook_u8s16_evencka(int16_T u, int16_T bp0, uint16_T bpSpace, uint32_T
 138:Src/BLDC_controller.c ****   maxIndex)
 139:Src/BLDC_controller.c **** {
  28              		.loc 1 139 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 140:Src/BLDC_controller.c ****   uint8_T bpIndex;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 4


  33              		.loc 1 140 3 view .LVU1
 141:Src/BLDC_controller.c ****   uint16_T fbpIndex;
  34              		.loc 1 141 3 view .LVU2
 142:Src/BLDC_controller.c **** 
 143:Src/BLDC_controller.c ****   /* Prelookup - Index only
 144:Src/BLDC_controller.c ****      Index Search method: 'even'
 145:Src/BLDC_controller.c ****      Extrapolation method: 'Clip'
 146:Src/BLDC_controller.c ****      Use previous index: 'off'
 147:Src/BLDC_controller.c ****      Use last breakpoint for index at or above upper limit: 'on'
 148:Src/BLDC_controller.c ****      Remove protection against out-of-range input in generated code: 'off'
 149:Src/BLDC_controller.c ****    */
 150:Src/BLDC_controller.c ****   if (u <= bp0) {
  35              		.loc 1 150 3 view .LVU3
  36              		.loc 1 150 6 is_stmt 0 view .LVU4
  37 0000 8842     		cmp	r0, r1
  38 0002 09DD     		ble	.L4
 151:Src/BLDC_controller.c ****     bpIndex = 0U;
 152:Src/BLDC_controller.c ****   } else {
 153:Src/BLDC_controller.c ****     fbpIndex = (uint16_T)((uint32_T)(uint16_T)(u - bp0) / bpSpace);
  39              		.loc 1 153 5 is_stmt 1 view .LVU5
  40              		.loc 1 153 37 is_stmt 0 view .LVU6
  41 0004 401A     		subs	r0, r0, r1
  42              	.LVL1:
  43              		.loc 1 153 37 view .LVU7
  44 0006 80B2     		uxth	r0, r0
  45              		.loc 1 153 14 view .LVU8
  46 0008 B0FBF2F0 		udiv	r0, r0, r2
  47              	.LVL2:
 154:Src/BLDC_controller.c ****     if (fbpIndex < maxIndex) {
  48              		.loc 1 154 5 is_stmt 1 view .LVU9
  49              		.loc 1 154 8 is_stmt 0 view .LVU10
  50 000c 9842     		cmp	r0, r3
  51 000e 01D2     		bcs	.L3
 155:Src/BLDC_controller.c ****       bpIndex = (uint8_T)fbpIndex;
  52              		.loc 1 155 7 is_stmt 1 view .LVU11
  53              		.loc 1 155 15 is_stmt 0 view .LVU12
  54 0010 C0B2     		uxtb	r0, r0
  55              	.LVL3:
  56              		.loc 1 155 15 view .LVU13
  57 0012 7047     		bx	lr
  58              	.LVL4:
  59              	.L3:
 156:Src/BLDC_controller.c ****     } else {
 157:Src/BLDC_controller.c ****       bpIndex = (uint8_T)maxIndex;
  60              		.loc 1 157 7 is_stmt 1 view .LVU14
  61              		.loc 1 157 15 is_stmt 0 view .LVU15
  62 0014 D8B2     		uxtb	r0, r3
  63              	.LVL5:
  64              		.loc 1 157 15 view .LVU16
  65 0016 7047     		bx	lr
  66              	.LVL6:
  67              	.L4:
 151:Src/BLDC_controller.c ****   } else {
  68              		.loc 1 151 13 view .LVU17
  69 0018 0020     		movs	r0, #0
  70              	.LVL7:
 158:Src/BLDC_controller.c ****     }
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 5


 159:Src/BLDC_controller.c ****   }
 160:Src/BLDC_controller.c **** 
 161:Src/BLDC_controller.c ****   return bpIndex;
  71              		.loc 1 161 3 is_stmt 1 view .LVU18
 162:Src/BLDC_controller.c **** }
  72              		.loc 1 162 1 is_stmt 0 view .LVU19
  73 001a 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE0:
  77              		.section	.text.plook_u8u16_evencka,"ax",%progbits
  78              		.align	1
  79              		.global	plook_u8u16_evencka
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu softvfp
  85              	plook_u8u16_evencka:
  86              	.LVL8:
  87              	.LFB1:
 163:Src/BLDC_controller.c **** 
 164:Src/BLDC_controller.c **** uint8_T plook_u8u16_evencka(uint16_T u, uint16_T bp0, uint16_T bpSpace, uint32_T
 165:Src/BLDC_controller.c ****   maxIndex)
 166:Src/BLDC_controller.c **** {
  88              		.loc 1 166 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
 167:Src/BLDC_controller.c ****   uint8_T bpIndex;
  93              		.loc 1 167 3 view .LVU21
 168:Src/BLDC_controller.c ****   uint16_T fbpIndex;
  94              		.loc 1 168 3 view .LVU22
 169:Src/BLDC_controller.c **** 
 170:Src/BLDC_controller.c ****   /* Prelookup - Index only
 171:Src/BLDC_controller.c ****      Index Search method: 'even'
 172:Src/BLDC_controller.c ****      Extrapolation method: 'Clip'
 173:Src/BLDC_controller.c ****      Use previous index: 'off'
 174:Src/BLDC_controller.c ****      Use last breakpoint for index at or above upper limit: 'on'
 175:Src/BLDC_controller.c ****      Remove protection against out-of-range input in generated code: 'off'
 176:Src/BLDC_controller.c ****    */
 177:Src/BLDC_controller.c ****   if (u <= bp0) {
  95              		.loc 1 177 3 view .LVU23
  96              		.loc 1 177 6 is_stmt 0 view .LVU24
  97 0000 8842     		cmp	r0, r1
  98 0002 09D9     		bls	.L8
 178:Src/BLDC_controller.c ****     bpIndex = 0U;
 179:Src/BLDC_controller.c ****   } else {
 180:Src/BLDC_controller.c ****     fbpIndex = (uint16_T)((uint32_T)(uint16_T)((uint32_T)u - bp0) / bpSpace);
  99              		.loc 1 180 5 is_stmt 1 view .LVU25
 100              		.loc 1 180 37 is_stmt 0 view .LVU26
 101 0004 401A     		subs	r0, r0, r1
 102              	.LVL9:
 103              		.loc 1 180 37 view .LVU27
 104 0006 80B2     		uxth	r0, r0
 105              		.loc 1 180 14 view .LVU28
 106 0008 B0FBF2F0 		udiv	r0, r0, r2
 107              	.LVL10:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 6


 181:Src/BLDC_controller.c ****     if (fbpIndex < maxIndex) {
 108              		.loc 1 181 5 is_stmt 1 view .LVU29
 109              		.loc 1 181 8 is_stmt 0 view .LVU30
 110 000c 9842     		cmp	r0, r3
 111 000e 01D2     		bcs	.L7
 182:Src/BLDC_controller.c ****       bpIndex = (uint8_T)fbpIndex;
 112              		.loc 1 182 7 is_stmt 1 view .LVU31
 113              		.loc 1 182 15 is_stmt 0 view .LVU32
 114 0010 C0B2     		uxtb	r0, r0
 115              	.LVL11:
 116              		.loc 1 182 15 view .LVU33
 117 0012 7047     		bx	lr
 118              	.LVL12:
 119              	.L7:
 183:Src/BLDC_controller.c ****     } else {
 184:Src/BLDC_controller.c ****       bpIndex = (uint8_T)maxIndex;
 120              		.loc 1 184 7 is_stmt 1 view .LVU34
 121              		.loc 1 184 15 is_stmt 0 view .LVU35
 122 0014 D8B2     		uxtb	r0, r3
 123              	.LVL13:
 124              		.loc 1 184 15 view .LVU36
 125 0016 7047     		bx	lr
 126              	.LVL14:
 127              	.L8:
 178:Src/BLDC_controller.c ****   } else {
 128              		.loc 1 178 13 view .LVU37
 129 0018 0020     		movs	r0, #0
 130              	.LVL15:
 185:Src/BLDC_controller.c ****     }
 186:Src/BLDC_controller.c ****   }
 187:Src/BLDC_controller.c **** 
 188:Src/BLDC_controller.c ****   return bpIndex;
 131              		.loc 1 188 3 is_stmt 1 view .LVU38
 189:Src/BLDC_controller.c **** }
 132              		.loc 1 189 1 is_stmt 0 view .LVU39
 133 001a 7047     		bx	lr
 134              		.cfi_endproc
 135              	.LFE1:
 137              		.section	.text.div_nde_s32_floor,"ax",%progbits
 138              		.align	1
 139              		.global	div_nde_s32_floor
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	div_nde_s32_floor:
 146              	.LVL16:
 147              	.LFB2:
 190:Src/BLDC_controller.c **** 
 191:Src/BLDC_controller.c **** int32_T div_nde_s32_floor(int32_T numerator, int32_T denominator)
 192:Src/BLDC_controller.c **** {
 148              		.loc 1 192 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 7


 153              		.loc 1 193 3 view .LVU41
 154              		.loc 1 193 28 is_stmt 0 view .LVU42
 155 0000 CB0F     		lsrs	r3, r1, #31
 194:Src/BLDC_controller.c ****            0) ? -1 : 0) + numerator / denominator;
 156              		.loc 1 194 20 view .LVU43
 157 0002 B3EBD07F 		cmp	r3, r0, lsr #31
 158 0006 07D0     		beq	.L11
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
 159              		.loc 1 193 64 view .LVU44
 160 0008 90FBF1F3 		sdiv	r3, r0, r1
 161 000c 01FB1303 		mls	r3, r1, r3, r0
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
 162              		.loc 1 193 50 view .LVU45
 163 0010 1BB1     		cbz	r3, .L10
 164              		.loc 1 194 20 view .LVU46
 165 0012 4FF0FF33 		mov	r3, #-1
 166 0016 00E0     		b	.L10
 167              	.L11:
 168 0018 0023     		movs	r3, #0
 169              	.L10:
 170              		.loc 1 194 37 discriminator 3 view .LVU47
 171 001a 90FBF1F0 		sdiv	r0, r0, r1
 172              	.LVL17:
 195:Src/BLDC_controller.c **** }
 173              		.loc 1 195 1 discriminator 3 view .LVU48
 174 001e 1844     		add	r0, r0, r3
 175 0020 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE2:
 179              		.section	.text.Counter_Init,"ax",%progbits
 180              		.align	1
 181              		.global	Counter_Init
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	Counter_Init:
 188              	.LVL18:
 189              	.LFB3:
 196:Src/BLDC_controller.c **** 
 197:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S13>/Counter' */
 198:Src/BLDC_controller.c **** void Counter_Init(DW_Counter *localDW, int16_T rtp_z_cntInit)
 199:Src/BLDC_controller.c **** {
 190              		.loc 1 199 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 200:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S18>/UnitDelay' */
 201:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtp_z_cntInit;
 195              		.loc 1 201 3 view .LVU50
 196              		.loc 1 201 29 is_stmt 0 view .LVU51
 197 0000 0180     		strh	r1, [r0]	@ movhi
 202:Src/BLDC_controller.c **** }
 198              		.loc 1 202 1 view .LVU52
 199 0002 7047     		bx	lr
 200              		.cfi_endproc
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 8


 201              	.LFE3:
 203              		.section	.text.Counter,"ax",%progbits
 204              		.align	1
 205              		.global	Counter
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 209              		.fpu softvfp
 211              	Counter:
 212              	.LVL19:
 213              	.LFB4:
 203:Src/BLDC_controller.c **** 
 204:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S13>/Counter' */
 205:Src/BLDC_controller.c **** int16_T Counter(int16_T rtu_inc, int16_T rtu_max, boolean_T rtu_rst, DW_Counter *
 206:Src/BLDC_controller.c ****                 localDW)
 207:Src/BLDC_controller.c **** {
 214              		.loc 1 207 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 208:Src/BLDC_controller.c ****   int16_T rtu_rst_0;
 219              		.loc 1 208 3 view .LVU54
 209:Src/BLDC_controller.c ****   int16_T rty_cnt_0;
 220              		.loc 1 209 3 view .LVU55
 210:Src/BLDC_controller.c **** 
 211:Src/BLDC_controller.c ****   /* Switch: '<S18>/Switch1' incorporates:
 212:Src/BLDC_controller.c ****    *  Constant: '<S18>/Constant23'
 213:Src/BLDC_controller.c ****    *  UnitDelay: '<S18>/UnitDelay'
 214:Src/BLDC_controller.c ****    */
 215:Src/BLDC_controller.c ****   if (rtu_rst) {
 221              		.loc 1 215 3 view .LVU56
 222              		.loc 1 215 6 is_stmt 0 view .LVU57
 223 0000 3AB9     		cbnz	r2, .L18
 216:Src/BLDC_controller.c ****     rtu_rst_0 = 0;
 217:Src/BLDC_controller.c ****   } else {
 218:Src/BLDC_controller.c ****     rtu_rst_0 = localDW->UnitDelay_DSTATE;
 224              		.loc 1 218 5 is_stmt 1 view .LVU58
 225              		.loc 1 218 15 is_stmt 0 view .LVU59
 226 0002 B3F90020 		ldrsh	r2, [r3]
 227              	.LVL20:
 228              	.L15:
 219:Src/BLDC_controller.c ****   }
 220:Src/BLDC_controller.c **** 
 221:Src/BLDC_controller.c ****   /* End of Switch: '<S18>/Switch1' */
 222:Src/BLDC_controller.c **** 
 223:Src/BLDC_controller.c ****   /* Sum: '<S16>/Sum1' */
 224:Src/BLDC_controller.c ****   rty_cnt_0 = (int16_T)(rtu_inc + rtu_rst_0);
 229              		.loc 1 224 3 is_stmt 1 view .LVU60
 230              		.loc 1 224 33 is_stmt 0 view .LVU61
 231 0006 1044     		add	r0, r0, r2
 232              	.LVL21:
 233              		.loc 1 224 13 view .LVU62
 234 0008 00B2     		sxth	r0, r0
 235              	.LVL22:
 225:Src/BLDC_controller.c **** 
 226:Src/BLDC_controller.c ****   /* MinMax: '<S16>/MinMax' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 9


 227:Src/BLDC_controller.c ****   if (rty_cnt_0 < rtu_max) {
 236              		.loc 1 227 3 is_stmt 1 view .LVU63
 237              		.loc 1 227 6 is_stmt 0 view .LVU64
 238 000a 8842     		cmp	r0, r1
 239 000c 03DA     		bge	.L16
 228:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S18>/UnitDelay' */
 229:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rty_cnt_0;
 240              		.loc 1 229 5 is_stmt 1 view .LVU65
 241              		.loc 1 229 31 is_stmt 0 view .LVU66
 242 000e 1880     		strh	r0, [r3]	@ movhi
 243 0010 7047     		bx	lr
 244              	.LVL23:
 245              	.L18:
 216:Src/BLDC_controller.c ****   } else {
 246              		.loc 1 216 15 view .LVU67
 247 0012 0022     		movs	r2, #0
 248              	.LVL24:
 216:Src/BLDC_controller.c ****   } else {
 249              		.loc 1 216 15 view .LVU68
 250 0014 F7E7     		b	.L15
 251              	.LVL25:
 252              	.L16:
 230:Src/BLDC_controller.c ****   } else {
 231:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S18>/UnitDelay' */
 232:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rtu_max;
 253              		.loc 1 232 5 is_stmt 1 view .LVU69
 254              		.loc 1 232 31 is_stmt 0 view .LVU70
 255 0016 1980     		strh	r1, [r3]	@ movhi
 233:Src/BLDC_controller.c ****   }
 234:Src/BLDC_controller.c **** 
 235:Src/BLDC_controller.c ****   /* End of MinMax: '<S16>/MinMax' */
 236:Src/BLDC_controller.c ****   return rty_cnt_0;
 256              		.loc 1 236 3 is_stmt 1 view .LVU71
 237:Src/BLDC_controller.c **** }
 257              		.loc 1 237 1 is_stmt 0 view .LVU72
 258 0018 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE4:
 262              		.section	.text.Low_Pass_Filter_Reset,"ax",%progbits
 263              		.align	1
 264              		.global	Low_Pass_Filter_Reset
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu softvfp
 270              	Low_Pass_Filter_Reset:
 271              	.LVL26:
 272              	.LFB5:
 238:Src/BLDC_controller.c **** 
 239:Src/BLDC_controller.c **** /* System reset for atomic system: '<S50>/Low_Pass_Filter' */
 240:Src/BLDC_controller.c **** void Low_Pass_Filter_Reset(DW_Low_Pass_Filter *localDW)
 241:Src/BLDC_controller.c **** {
 273              		.loc 1 241 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 10


 242:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S56>/UnitDelay1' */
 243:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[0] = 0;
 278              		.loc 1 243 3 view .LVU74
 279              		.loc 1 243 33 is_stmt 0 view .LVU75
 280 0000 0023     		movs	r3, #0
 281 0002 0360     		str	r3, [r0]
 244:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[1] = 0;
 282              		.loc 1 244 3 is_stmt 1 view .LVU76
 283              		.loc 1 244 33 is_stmt 0 view .LVU77
 284 0004 4360     		str	r3, [r0, #4]
 245:Src/BLDC_controller.c **** }
 285              		.loc 1 245 1 view .LVU78
 286 0006 7047     		bx	lr
 287              		.cfi_endproc
 288              	.LFE5:
 290              		.section	.text.Low_Pass_Filter,"ax",%progbits
 291              		.align	1
 292              		.global	Low_Pass_Filter
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu softvfp
 298              	Low_Pass_Filter:
 299              	.LVL27:
 300              	.LFB6:
 246:Src/BLDC_controller.c **** 
 247:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S50>/Low_Pass_Filter' */
 248:Src/BLDC_controller.c **** void Low_Pass_Filter(const int16_T rtu_u[2], uint16_T rtu_coef, int16_T rty_y[2],
 249:Src/BLDC_controller.c ****                      DW_Low_Pass_Filter *localDW)
 250:Src/BLDC_controller.c **** {
 301              		.loc 1 250 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		@ link register save eliminated.
 306              		.loc 1 250 1 is_stmt 0 view .LVU80
 307 0000 30B4     		push	{r4, r5}
 308              	.LCFI0:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 4, -8
 311              		.cfi_offset 5, -4
 312 0002 8446     		mov	ip, r0
 251:Src/BLDC_controller.c ****   int32_T rtb_Sum3_g;
 313              		.loc 1 251 3 is_stmt 1 view .LVU81
 252:Src/BLDC_controller.c **** 
 253:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum2' incorporates:
 254:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 255:Src/BLDC_controller.c ****    */
 256:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_u[0] - (localDW->UnitDelay1_DSTATE[0] >> 16);
 314              		.loc 1 256 3 view .LVU82
 315              		.loc 1 256 21 is_stmt 0 view .LVU83
 316 0004 B0F90040 		ldrsh	r4, [r0]
 317              		.loc 1 256 54 view .LVU84
 318 0008 1D68     		ldr	r5, [r3]
 319              		.loc 1 256 14 view .LVU85
 320 000a A4EB2544 		sub	r4, r4, r5, asr #16
 321              	.LVL28:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 11


 257:Src/BLDC_controller.c ****   if (rtb_Sum3_g > 32767) {
 322              		.loc 1 257 3 is_stmt 1 view .LVU86
 323              		.loc 1 257 6 is_stmt 0 view .LVU87
 324 000e B4F5004F 		cmp	r4, #32768
 325 0012 04DA     		bge	.L23
 258:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 259:Src/BLDC_controller.c ****   } else {
 260:Src/BLDC_controller.c ****     if (rtb_Sum3_g < -32768) {
 326              		.loc 1 260 5 is_stmt 1 view .LVU88
 327              		.loc 1 260 8 is_stmt 0 view .LVU89
 328 0014 14F5004F 		cmn	r4, #32768
 329 0018 03DA     		bge	.L21
 261:Src/BLDC_controller.c ****       rtb_Sum3_g = -32768;
 330              		.loc 1 261 18 view .LVU90
 331 001a 0F4C     		ldr	r4, .L28
 332              	.LVL29:
 333              		.loc 1 261 18 view .LVU91
 334 001c 01E0     		b	.L21
 335              	.LVL30:
 336              	.L23:
 258:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 337              		.loc 1 258 16 view .LVU92
 338 001e 47F6FF74 		movw	r4, #32767
 339              	.LVL31:
 340              	.L21:
 262:Src/BLDC_controller.c ****     }
 263:Src/BLDC_controller.c ****   }
 264:Src/BLDC_controller.c **** 
 265:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum3' incorporates:
 266:Src/BLDC_controller.c ****    *  Product: '<S56>/Divide3'
 267:Src/BLDC_controller.c ****    *  Sum: '<S56>/Sum2'
 268:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 269:Src/BLDC_controller.c ****    */
 270:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_coef * rtb_Sum3_g + localDW->UnitDelay1_DSTATE[0];
 341              		.loc 1 270 3 is_stmt 1 view .LVU93
 342              		.loc 1 270 14 is_stmt 0 view .LVU94
 343 0022 04FB0154 		mla	r4, r4, r1, r5
 344              	.LVL32:
 271:Src/BLDC_controller.c **** 
 272:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S56>/Data Type Conversion' */
 273:Src/BLDC_controller.c ****   rty_y[0] = (int16_T)(rtb_Sum3_g >> 16);
 345              		.loc 1 273 3 is_stmt 1 view .LVU95
 346              		.loc 1 273 14 is_stmt 0 view .LVU96
 347 0026 2014     		asrs	r0, r4, #16
 348              	.LVL33:
 349              		.loc 1 273 12 view .LVU97
 350 0028 1080     		strh	r0, [r2]	@ movhi
 274:Src/BLDC_controller.c **** 
 275:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S56>/UnitDelay1' */
 276:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[0] = rtb_Sum3_g;
 351              		.loc 1 276 3 is_stmt 1 view .LVU98
 352              		.loc 1 276 33 is_stmt 0 view .LVU99
 353 002a 1C60     		str	r4, [r3]
 277:Src/BLDC_controller.c **** 
 278:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum2' incorporates:
 279:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 280:Src/BLDC_controller.c ****    */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 12


 281:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_u[1] - (localDW->UnitDelay1_DSTATE[1] >> 16);
 354              		.loc 1 281 3 is_stmt 1 view .LVU100
 355              		.loc 1 281 21 is_stmt 0 view .LVU101
 356 002c BCF90200 		ldrsh	r0, [ip, #2]
 357              		.loc 1 281 54 view .LVU102
 358 0030 5C68     		ldr	r4, [r3, #4]
 359              	.LVL34:
 360              		.loc 1 281 14 view .LVU103
 361 0032 A0EB2440 		sub	r0, r0, r4, asr #16
 362              	.LVL35:
 282:Src/BLDC_controller.c ****   if (rtb_Sum3_g > 32767) {
 363              		.loc 1 282 3 is_stmt 1 view .LVU104
 364              		.loc 1 282 6 is_stmt 0 view .LVU105
 365 0036 B0F5004F 		cmp	r0, #32768
 366 003a 04DA     		bge	.L25
 283:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 284:Src/BLDC_controller.c ****   } else {
 285:Src/BLDC_controller.c ****     if (rtb_Sum3_g < -32768) {
 367              		.loc 1 285 5 is_stmt 1 view .LVU106
 368              		.loc 1 285 8 is_stmt 0 view .LVU107
 369 003c 10F5004F 		cmn	r0, #32768
 370 0040 03DA     		bge	.L22
 286:Src/BLDC_controller.c ****       rtb_Sum3_g = -32768;
 371              		.loc 1 286 18 view .LVU108
 372 0042 0548     		ldr	r0, .L28
 373              	.LVL36:
 374              		.loc 1 286 18 view .LVU109
 375 0044 01E0     		b	.L22
 376              	.LVL37:
 377              	.L25:
 283:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 378              		.loc 1 283 16 view .LVU110
 379 0046 47F6FF70 		movw	r0, #32767
 380              	.LVL38:
 381              	.L22:
 287:Src/BLDC_controller.c ****     }
 288:Src/BLDC_controller.c ****   }
 289:Src/BLDC_controller.c **** 
 290:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum3' incorporates:
 291:Src/BLDC_controller.c ****    *  Product: '<S56>/Divide3'
 292:Src/BLDC_controller.c ****    *  Sum: '<S56>/Sum2'
 293:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 294:Src/BLDC_controller.c ****    */
 295:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_coef * rtb_Sum3_g + localDW->UnitDelay1_DSTATE[1];
 382              		.loc 1 295 3 is_stmt 1 view .LVU111
 383              		.loc 1 295 14 is_stmt 0 view .LVU112
 384 004a 00FB0140 		mla	r0, r0, r1, r4
 385              	.LVL39:
 296:Src/BLDC_controller.c **** 
 297:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S56>/Data Type Conversion' */
 298:Src/BLDC_controller.c ****   rty_y[1] = (int16_T)(rtb_Sum3_g >> 16);
 386              		.loc 1 298 3 is_stmt 1 view .LVU113
 387              		.loc 1 298 14 is_stmt 0 view .LVU114
 388 004e 0114     		asrs	r1, r0, #16
 389              	.LVL40:
 390              		.loc 1 298 12 view .LVU115
 391 0050 5180     		strh	r1, [r2, #2]	@ movhi
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 13


 299:Src/BLDC_controller.c **** 
 300:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S56>/UnitDelay1' */
 301:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[1] = rtb_Sum3_g;
 392              		.loc 1 301 3 is_stmt 1 view .LVU116
 393              		.loc 1 301 33 is_stmt 0 view .LVU117
 394 0052 5860     		str	r0, [r3, #4]
 302:Src/BLDC_controller.c **** }
 395              		.loc 1 302 1 view .LVU118
 396 0054 30BC     		pop	{r4, r5}
 397              	.LCFI1:
 398              		.cfi_restore 5
 399              		.cfi_restore 4
 400              		.cfi_def_cfa_offset 0
 401 0056 7047     		bx	lr
 402              	.L29:
 403              		.align	2
 404              	.L28:
 405 0058 0080FFFF 		.word	-32768
 406              		.cfi_endproc
 407              	.LFE6:
 409              		.section	.text.Counter_b_Init,"ax",%progbits
 410              		.align	1
 411              		.global	Counter_b_Init
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu softvfp
 417              	Counter_b_Init:
 418              	.LVL41:
 419              	.LFB7:
 303:Src/BLDC_controller.c **** 
 304:Src/BLDC_controller.c **** /*
 305:Src/BLDC_controller.c ****  * System initialize for atomic system:
 306:Src/BLDC_controller.c ****  *    '<S25>/Counter'
 307:Src/BLDC_controller.c ****  *    '<S24>/Counter'
 308:Src/BLDC_controller.c ****  */
 309:Src/BLDC_controller.c **** void Counter_b_Init(DW_Counter_b *localDW, uint16_T rtp_z_cntInit)
 310:Src/BLDC_controller.c **** {
 420              		.loc 1 310 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 311:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S30>/UnitDelay' */
 312:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtp_z_cntInit;
 425              		.loc 1 312 3 view .LVU120
 426              		.loc 1 312 29 is_stmt 0 view .LVU121
 427 0000 0180     		strh	r1, [r0]	@ movhi
 313:Src/BLDC_controller.c **** }
 428              		.loc 1 313 1 view .LVU122
 429 0002 7047     		bx	lr
 430              		.cfi_endproc
 431              	.LFE7:
 433              		.section	.text.Counter_n,"ax",%progbits
 434              		.align	1
 435              		.global	Counter_n
 436              		.syntax unified
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 14


 437              		.thumb
 438              		.thumb_func
 439              		.fpu softvfp
 441              	Counter_n:
 442              	.LVL42:
 443              	.LFB8:
 314:Src/BLDC_controller.c **** 
 315:Src/BLDC_controller.c **** /*
 316:Src/BLDC_controller.c ****  * Output and update for atomic system:
 317:Src/BLDC_controller.c ****  *    '<S25>/Counter'
 318:Src/BLDC_controller.c ****  *    '<S24>/Counter'
 319:Src/BLDC_controller.c ****  */
 320:Src/BLDC_controller.c **** void Counter_n(uint16_T rtu_inc, uint16_T rtu_max, boolean_T rtu_rst, uint16_T
 321:Src/BLDC_controller.c ****                *rty_cnt, DW_Counter_b *localDW)
 322:Src/BLDC_controller.c **** {
 444              		.loc 1 322 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 4, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 449              		.loc 1 322 1 is_stmt 0 view .LVU124
 450 0000 10B4     		push	{r4}
 451              	.LCFI2:
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 4, -4
 454 0002 019C     		ldr	r4, [sp, #4]
 323:Src/BLDC_controller.c ****   uint16_T rtu_rst_0;
 455              		.loc 1 323 3 is_stmt 1 view .LVU125
 324:Src/BLDC_controller.c **** 
 325:Src/BLDC_controller.c ****   /* Switch: '<S30>/Switch1' incorporates:
 326:Src/BLDC_controller.c ****    *  Constant: '<S30>/Constant23'
 327:Src/BLDC_controller.c ****    *  UnitDelay: '<S30>/UnitDelay'
 328:Src/BLDC_controller.c ****    */
 329:Src/BLDC_controller.c ****   if (rtu_rst) {
 456              		.loc 1 329 3 view .LVU126
 457              		.loc 1 329 6 is_stmt 0 view .LVU127
 458 0004 42B9     		cbnz	r2, .L35
 330:Src/BLDC_controller.c ****     rtu_rst_0 = 0U;
 331:Src/BLDC_controller.c ****   } else {
 332:Src/BLDC_controller.c ****     rtu_rst_0 = localDW->UnitDelay_DSTATE;
 459              		.loc 1 332 5 is_stmt 1 view .LVU128
 460              		.loc 1 332 15 is_stmt 0 view .LVU129
 461 0006 2288     		ldrh	r2, [r4]
 462              	.LVL43:
 463              	.L32:
 333:Src/BLDC_controller.c ****   }
 334:Src/BLDC_controller.c **** 
 335:Src/BLDC_controller.c ****   /* End of Switch: '<S30>/Switch1' */
 336:Src/BLDC_controller.c **** 
 337:Src/BLDC_controller.c ****   /* Sum: '<S29>/Sum1' */
 338:Src/BLDC_controller.c ****   *rty_cnt = (uint16_T)((uint32_T)rtu_inc + rtu_rst_0);
 464              		.loc 1 338 3 is_stmt 1 view .LVU130
 465              		.loc 1 338 14 is_stmt 0 view .LVU131
 466 0008 1044     		add	r0, r0, r2
 467              	.LVL44:
 468              		.loc 1 338 14 view .LVU132
 469 000a 80B2     		uxth	r0, r0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 15


 470              		.loc 1 338 12 view .LVU133
 471 000c 1880     		strh	r0, [r3]	@ movhi
 339:Src/BLDC_controller.c **** 
 340:Src/BLDC_controller.c ****   /* MinMax: '<S29>/MinMax' */
 341:Src/BLDC_controller.c ****   if (*rty_cnt < rtu_max) {
 472              		.loc 1 341 3 is_stmt 1 view .LVU134
 473              		.loc 1 341 6 is_stmt 0 view .LVU135
 474 000e 8842     		cmp	r0, r1
 475 0010 04D2     		bcs	.L33
 342:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S30>/UnitDelay' */
 343:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = *rty_cnt;
 476              		.loc 1 343 5 is_stmt 1 view .LVU136
 477              		.loc 1 343 31 is_stmt 0 view .LVU137
 478 0012 2080     		strh	r0, [r4]	@ movhi
 479              	.L31:
 344:Src/BLDC_controller.c ****   } else {
 345:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S30>/UnitDelay' */
 346:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rtu_max;
 347:Src/BLDC_controller.c ****   }
 348:Src/BLDC_controller.c **** 
 349:Src/BLDC_controller.c ****   /* End of MinMax: '<S29>/MinMax' */
 350:Src/BLDC_controller.c **** }
 480              		.loc 1 350 1 view .LVU138
 481 0014 10BC     		pop	{r4}
 482              	.LCFI3:
 483              		.cfi_remember_state
 484              		.cfi_restore 4
 485              		.cfi_def_cfa_offset 0
 486              	.LVL45:
 487              		.loc 1 350 1 view .LVU139
 488 0016 7047     		bx	lr
 489              	.LVL46:
 490              	.L35:
 491              	.LCFI4:
 492              		.cfi_restore_state
 330:Src/BLDC_controller.c ****   } else {
 493              		.loc 1 330 15 view .LVU140
 494 0018 0022     		movs	r2, #0
 495              	.LVL47:
 330:Src/BLDC_controller.c ****   } else {
 496              		.loc 1 330 15 view .LVU141
 497 001a F5E7     		b	.L32
 498              	.LVL48:
 499              	.L33:
 346:Src/BLDC_controller.c ****   }
 500              		.loc 1 346 5 is_stmt 1 view .LVU142
 346:Src/BLDC_controller.c ****   }
 501              		.loc 1 346 31 is_stmt 0 view .LVU143
 502 001c 2180     		strh	r1, [r4]	@ movhi
 503              		.loc 1 350 1 view .LVU144
 504 001e F9E7     		b	.L31
 505              		.cfi_endproc
 506              	.LFE8:
 508              		.section	.text.either_edge,"ax",%progbits
 509              		.align	1
 510              		.global	either_edge
 511              		.syntax unified
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 16


 512              		.thumb
 513              		.thumb_func
 514              		.fpu softvfp
 516              	either_edge:
 517              	.LVL49:
 518              	.LFB9:
 351:Src/BLDC_controller.c **** 
 352:Src/BLDC_controller.c **** /*
 353:Src/BLDC_controller.c ****  * Output and update for atomic system:
 354:Src/BLDC_controller.c ****  *    '<S21>/either_edge'
 355:Src/BLDC_controller.c ****  *    '<S20>/either_edge'
 356:Src/BLDC_controller.c ****  */
 357:Src/BLDC_controller.c **** void either_edge(boolean_T rtu_u, boolean_T *rty_y, DW_either_edge *localDW)
 358:Src/BLDC_controller.c **** {
 519              		.loc 1 358 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 359:Src/BLDC_controller.c ****   /* RelationalOperator: '<S26>/Relational Operator' incorporates:
 360:Src/BLDC_controller.c ****    *  UnitDelay: '<S26>/UnitDelay'
 361:Src/BLDC_controller.c ****    */
 362:Src/BLDC_controller.c ****   *rty_y = (rtu_u != localDW->UnitDelay_DSTATE);
 524              		.loc 1 362 3 view .LVU146
 525              		.loc 1 362 29 is_stmt 0 view .LVU147
 526 0000 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 527              		.loc 1 362 19 view .LVU148
 528 0002 1B1A     		subs	r3, r3, r0
 529 0004 18BF     		it	ne
 530 0006 0123     		movne	r3, #1
 531              		.loc 1 362 10 view .LVU149
 532 0008 0B70     		strb	r3, [r1]
 363:Src/BLDC_controller.c **** 
 364:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S26>/UnitDelay' */
 365:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtu_u;
 533              		.loc 1 365 3 is_stmt 1 view .LVU150
 534              		.loc 1 365 29 is_stmt 0 view .LVU151
 535 000a 1070     		strb	r0, [r2]
 366:Src/BLDC_controller.c **** }
 536              		.loc 1 366 1 view .LVU152
 537 000c 7047     		bx	lr
 538              		.cfi_endproc
 539              	.LFE9:
 541              		.section	.text.Debounce_Filter_Init,"ax",%progbits
 542              		.align	1
 543              		.global	Debounce_Filter_Init
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 547              		.fpu softvfp
 549              	Debounce_Filter_Init:
 550              	.LVL50:
 551              	.LFB10:
 367:Src/BLDC_controller.c **** 
 368:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S20>/Debounce_Filter' */
 369:Src/BLDC_controller.c **** void Debounce_Filter_Init(DW_Debounce_Filter *localDW)
 370:Src/BLDC_controller.c **** {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 17


 552              		.loc 1 370 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		.loc 1 370 1 is_stmt 0 view .LVU154
 557 0000 10B5     		push	{r4, lr}
 558              	.LCFI5:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 4, -8
 561              		.cfi_offset 14, -4
 562 0002 0446     		mov	r4, r0
 371:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S21>/Qualification' */
 372:Src/BLDC_controller.c **** 
 373:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S25>/Counter' */
 374:Src/BLDC_controller.c ****   Counter_b_Init(&localDW->Counter_n1, 0U);
 563              		.loc 1 374 3 is_stmt 1 view .LVU155
 564 0004 0021     		movs	r1, #0
 565 0006 0430     		adds	r0, r0, #4
 566              	.LVL51:
 567              		.loc 1 374 3 is_stmt 0 view .LVU156
 568 0008 FFF7FEFF 		bl	Counter_b_Init
 569              	.LVL52:
 375:Src/BLDC_controller.c **** 
 376:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S25>/Counter' */
 377:Src/BLDC_controller.c **** 
 378:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S21>/Qualification' */
 379:Src/BLDC_controller.c **** 
 380:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S21>/Dequalification' */
 381:Src/BLDC_controller.c **** 
 382:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S24>/Counter' */
 383:Src/BLDC_controller.c ****   Counter_b_Init(&localDW->Counter_e, 0U);
 570              		.loc 1 383 3 is_stmt 1 view .LVU157
 571 000c 0021     		movs	r1, #0
 572 000e A01C     		adds	r0, r4, #2
 573 0010 FFF7FEFF 		bl	Counter_b_Init
 574              	.LVL53:
 384:Src/BLDC_controller.c **** 
 385:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S24>/Counter' */
 386:Src/BLDC_controller.c **** 
 387:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S21>/Dequalification' */
 388:Src/BLDC_controller.c **** }
 575              		.loc 1 388 1 is_stmt 0 view .LVU158
 576 0014 10BD     		pop	{r4, pc}
 577              		.loc 1 388 1 view .LVU159
 578              		.cfi_endproc
 579              	.LFE10:
 581              		.section	.text.Debounce_Filter,"ax",%progbits
 582              		.align	1
 583              		.global	Debounce_Filter
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 587              		.fpu softvfp
 589              	Debounce_Filter:
 590              	.LVL54:
 591              	.LFB11:
 389:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 18


 390:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S20>/Debounce_Filter' */
 391:Src/BLDC_controller.c **** void Debounce_Filter(boolean_T rtu_u, uint16_T rtu_tAcv, uint16_T rtu_tDeacv,
 392:Src/BLDC_controller.c ****                      boolean_T *rty_y, DW_Debounce_Filter *localDW)
 393:Src/BLDC_controller.c **** {
 592              		.loc 1 393 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 4, pretend = 0, frame = 8
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		.loc 1 393 1 is_stmt 0 view .LVU161
 597 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 598              	.LCFI6:
 599              		.cfi_def_cfa_offset 24
 600              		.cfi_offset 4, -24
 601              		.cfi_offset 5, -20
 602              		.cfi_offset 6, -16
 603              		.cfi_offset 7, -12
 604              		.cfi_offset 8, -8
 605              		.cfi_offset 14, -4
 606 0004 84B0     		sub	sp, sp, #16
 607              	.LCFI7:
 608              		.cfi_def_cfa_offset 40
 609 0006 0646     		mov	r6, r0
 610 0008 8846     		mov	r8, r1
 611 000a 1746     		mov	r7, r2
 612 000c 1D46     		mov	r5, r3
 613 000e 0A9C     		ldr	r4, [sp, #40]
 394:Src/BLDC_controller.c ****   uint16_T rtb_Sum1_n;
 614              		.loc 1 394 3 is_stmt 1 view .LVU162
 395:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator_g;
 615              		.loc 1 395 3 view .LVU163
 396:Src/BLDC_controller.c **** 
 397:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<S21>/either_edge' */
 398:Src/BLDC_controller.c ****   either_edge(rtu_u, &rtb_RelationalOperator_g, &localDW->either_edge_p);
 616              		.loc 1 398 3 view .LVU164
 617 0010 2246     		mov	r2, r4
 618              	.LVL55:
 619              		.loc 1 398 3 is_stmt 0 view .LVU165
 620 0012 0DF10D01 		add	r1, sp, #13
 621              	.LVL56:
 622              		.loc 1 398 3 view .LVU166
 623 0016 FFF7FEFF 		bl	either_edge
 624              	.LVL57:
 399:Src/BLDC_controller.c **** 
 400:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<S21>/either_edge' */
 401:Src/BLDC_controller.c **** 
 402:Src/BLDC_controller.c ****   /* If: '<S21>/If2' incorporates:
 403:Src/BLDC_controller.c ****    *  Constant: '<S24>/Constant6'
 404:Src/BLDC_controller.c ****    *  Constant: '<S25>/Constant6'
 405:Src/BLDC_controller.c ****    *  Inport: '<S23>/yPrev'
 406:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator1'
 407:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator2'
 408:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator3'
 409:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator4'
 410:Src/BLDC_controller.c ****    *  UnitDelay: '<S21>/UnitDelay'
 411:Src/BLDC_controller.c ****    */
 412:Src/BLDC_controller.c ****   if (rtu_u && (!localDW->UnitDelay_DSTATE)) {
 625              		.loc 1 412 3 is_stmt 1 view .LVU167
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 19


 626              		.loc 1 412 6 is_stmt 0 view .LVU168
 627 001a 0EB1     		cbz	r6, .L41
 628              		.loc 1 412 25 discriminator 1 view .LVU169
 629 001c A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 630              		.loc 1 412 13 discriminator 1 view .LVU170
 631 001e 4BB1     		cbz	r3, .L51
 632              	.L41:
 413:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Qualification' incorporates:
 414:Src/BLDC_controller.c ****      *  ActionPort: '<S25>/Action Port'
 415:Src/BLDC_controller.c ****      */
 416:Src/BLDC_controller.c **** 
 417:Src/BLDC_controller.c ****     /* Outputs for Atomic SubSystem: '<S25>/Counter' */
 418:Src/BLDC_controller.c ****     Counter_n(1U, rtu_tAcv, rtb_RelationalOperator_g, &rtb_Sum1_n,
 419:Src/BLDC_controller.c ****               &localDW->Counter_n1);
 420:Src/BLDC_controller.c **** 
 421:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S25>/Counter' */
 422:Src/BLDC_controller.c **** 
 423:Src/BLDC_controller.c ****     /* Switch: '<S25>/Switch2' incorporates:
 424:Src/BLDC_controller.c ****      *  Constant: '<S25>/Constant6'
 425:Src/BLDC_controller.c ****      *  RelationalOperator: '<S25>/Relational Operator2'
 426:Src/BLDC_controller.c ****      */
 427:Src/BLDC_controller.c ****     *rty_y = ((rtb_Sum1_n > rtu_tAcv) || localDW->UnitDelay_DSTATE);
 428:Src/BLDC_controller.c **** 
 429:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Qualification' */
 430:Src/BLDC_controller.c ****   } else if ((!rtu_u) && localDW->UnitDelay_DSTATE) {
 633              		.loc 1 430 10 is_stmt 1 view .LVU171
 634              		.loc 1 430 13 is_stmt 0 view .LVU172
 635 0020 0EB9     		cbnz	r6, .L44
 636              		.loc 1 430 33 discriminator 1 view .LVU173
 637 0022 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 638              		.loc 1 430 23 discriminator 1 view .LVU174
 639 0024 EBB9     		cbnz	r3, .L52
 640              	.L44:
 431:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Dequalification' incorporates:
 432:Src/BLDC_controller.c ****      *  ActionPort: '<S24>/Action Port'
 433:Src/BLDC_controller.c ****      */
 434:Src/BLDC_controller.c **** 
 435:Src/BLDC_controller.c ****     /* Outputs for Atomic SubSystem: '<S24>/Counter' */
 436:Src/BLDC_controller.c ****     Counter_n(1U, rtu_tDeacv, rtb_RelationalOperator_g, &rtb_Sum1_n,
 437:Src/BLDC_controller.c ****               &localDW->Counter_e);
 438:Src/BLDC_controller.c **** 
 439:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S24>/Counter' */
 440:Src/BLDC_controller.c **** 
 441:Src/BLDC_controller.c ****     /* Switch: '<S24>/Switch2' incorporates:
 442:Src/BLDC_controller.c ****      *  Constant: '<S24>/Constant6'
 443:Src/BLDC_controller.c ****      *  RelationalOperator: '<S24>/Relational Operator2'
 444:Src/BLDC_controller.c ****      */
 445:Src/BLDC_controller.c ****     *rty_y = ((!(rtb_Sum1_n > rtu_tDeacv)) && localDW->UnitDelay_DSTATE);
 446:Src/BLDC_controller.c **** 
 447:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Dequalification' */
 448:Src/BLDC_controller.c ****   } else {
 449:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Default' incorporates:
 450:Src/BLDC_controller.c ****      *  ActionPort: '<S23>/Action Port'
 451:Src/BLDC_controller.c ****      */
 452:Src/BLDC_controller.c ****     *rty_y = localDW->UnitDelay_DSTATE;
 641              		.loc 1 452 5 is_stmt 1 view .LVU175
 642              		.loc 1 452 21 is_stmt 0 view .LVU176
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 20


 643 0026 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 644              		.loc 1 452 12 view .LVU177
 645 0028 2B70     		strb	r3, [r5]
 646              	.L43:
 453:Src/BLDC_controller.c **** 
 454:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Default' */
 455:Src/BLDC_controller.c ****   }
 456:Src/BLDC_controller.c **** 
 457:Src/BLDC_controller.c ****   /* End of If: '<S21>/If2' */
 458:Src/BLDC_controller.c **** 
 459:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S21>/UnitDelay' */
 460:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = *rty_y;
 647              		.loc 1 460 3 is_stmt 1 view .LVU178
 648              		.loc 1 460 31 is_stmt 0 view .LVU179
 649 002a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 650              		.loc 1 460 29 view .LVU180
 651 002c A371     		strb	r3, [r4, #6]
 461:Src/BLDC_controller.c **** }
 652              		.loc 1 461 1 view .LVU181
 653 002e 04B0     		add	sp, sp, #16
 654              	.LCFI8:
 655              		.cfi_remember_state
 656              		.cfi_def_cfa_offset 24
 657              		@ sp needed
 658 0030 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 659              	.LVL58:
 660              	.L51:
 661              	.LCFI9:
 662              		.cfi_restore_state
 418:Src/BLDC_controller.c ****               &localDW->Counter_n1);
 663              		.loc 1 418 5 is_stmt 1 view .LVU182
 664 0034 231D     		adds	r3, r4, #4
 665 0036 0093     		str	r3, [sp]
 666 0038 0DF10E03 		add	r3, sp, #14
 667 003c 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 668 0040 4146     		mov	r1, r8
 669 0042 0120     		movs	r0, #1
 670 0044 FFF7FEFF 		bl	Counter_n
 671              	.LVL59:
 427:Src/BLDC_controller.c **** 
 672              		.loc 1 427 5 view .LVU183
 427:Src/BLDC_controller.c **** 
 673              		.loc 1 427 27 is_stmt 0 view .LVU184
 674 0048 BDF80E30 		ldrh	r3, [sp, #14]
 427:Src/BLDC_controller.c **** 
 675              		.loc 1 427 39 view .LVU185
 676 004c 4345     		cmp	r3, r8
 677 004e 03D8     		bhi	.L46
 427:Src/BLDC_controller.c **** 
 678              		.loc 1 427 49 discriminator 2 view .LVU186
 679 0050 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 427:Src/BLDC_controller.c **** 
 680              		.loc 1 427 39 discriminator 2 view .LVU187
 681 0052 23B1     		cbz	r3, .L47
 427:Src/BLDC_controller.c **** 
 682              		.loc 1 427 39 view .LVU188
 683 0054 0123     		movs	r3, #1
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 21


 684 0056 00E0     		b	.L42
 685              	.L46:
 686 0058 0123     		movs	r3, #1
 687              	.L42:
 427:Src/BLDC_controller.c **** 
 688              		.loc 1 427 12 discriminator 6 view .LVU189
 689 005a 2B70     		strb	r3, [r5]
 690 005c E5E7     		b	.L43
 691              	.L47:
 427:Src/BLDC_controller.c **** 
 692              		.loc 1 427 39 view .LVU190
 693 005e 0023     		movs	r3, #0
 694 0060 FBE7     		b	.L42
 695              	.L52:
 436:Src/BLDC_controller.c ****               &localDW->Counter_e);
 696              		.loc 1 436 5 is_stmt 1 view .LVU191
 697 0062 A31C     		adds	r3, r4, #2
 698 0064 0093     		str	r3, [sp]
 699 0066 0DF10E03 		add	r3, sp, #14
 700 006a 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 701 006e 3946     		mov	r1, r7
 702 0070 0120     		movs	r0, #1
 703 0072 FFF7FEFF 		bl	Counter_n
 704              	.LVL60:
 445:Src/BLDC_controller.c **** 
 705              		.loc 1 445 5 view .LVU192
 445:Src/BLDC_controller.c **** 
 706              		.loc 1 445 16 is_stmt 0 view .LVU193
 707 0076 BDF80E30 		ldrh	r3, [sp, #14]
 445:Src/BLDC_controller.c **** 
 708              		.loc 1 445 44 view .LVU194
 709 007a BB42     		cmp	r3, r7
 710 007c 03D8     		bhi	.L48
 445:Src/BLDC_controller.c **** 
 711              		.loc 1 445 54 discriminator 1 view .LVU195
 712 007e A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 445:Src/BLDC_controller.c **** 
 713              		.loc 1 445 44 discriminator 1 view .LVU196
 714 0080 13B1     		cbz	r3, .L45
 445:Src/BLDC_controller.c **** 
 715              		.loc 1 445 44 view .LVU197
 716 0082 0123     		movs	r3, #1
 717 0084 00E0     		b	.L45
 718              	.L48:
 719 0086 0023     		movs	r3, #0
 720              	.L45:
 445:Src/BLDC_controller.c **** 
 721              		.loc 1 445 12 discriminator 6 view .LVU198
 722 0088 2B70     		strb	r3, [r5]
 723 008a CEE7     		b	.L43
 724              		.cfi_endproc
 725              	.LFE11:
 727              		.section	.text.I_backCalc_fixdt_Init,"ax",%progbits
 728              		.align	1
 729              		.global	I_backCalc_fixdt_Init
 730              		.syntax unified
 731              		.thumb
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 22


 732              		.thumb_func
 733              		.fpu softvfp
 735              	I_backCalc_fixdt_Init:
 736              	.LVL61:
 737              	.LFB12:
 462:Src/BLDC_controller.c **** 
 463:Src/BLDC_controller.c **** /*
 464:Src/BLDC_controller.c ****  * System initialize for atomic system:
 465:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 466:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 467:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 468:Src/BLDC_controller.c ****  */
 469:Src/BLDC_controller.c **** void I_backCalc_fixdt_Init(DW_I_backCalc_fixdt *localDW, int32_T rtp_yInit)
 470:Src/BLDC_controller.c **** {
 738              		.loc 1 470 1 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 0
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		@ link register save eliminated.
 471:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S90>/UnitDelay' */
 472:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtp_yInit;
 743              		.loc 1 472 3 view .LVU200
 744              		.loc 1 472 31 is_stmt 0 view .LVU201
 745 0000 4160     		str	r1, [r0, #4]
 473:Src/BLDC_controller.c **** }
 746              		.loc 1 473 1 view .LVU202
 747 0002 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE12:
 751              		.section	.text.I_backCalc_fixdt_Reset,"ax",%progbits
 752              		.align	1
 753              		.global	I_backCalc_fixdt_Reset
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu softvfp
 759              	I_backCalc_fixdt_Reset:
 760              	.LVL62:
 761              	.LFB13:
 474:Src/BLDC_controller.c **** 
 475:Src/BLDC_controller.c **** /*
 476:Src/BLDC_controller.c ****  * System reset for atomic system:
 477:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 478:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 479:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 480:Src/BLDC_controller.c ****  */
 481:Src/BLDC_controller.c **** void I_backCalc_fixdt_Reset(DW_I_backCalc_fixdt *localDW, int32_T rtp_yInit)
 482:Src/BLDC_controller.c **** {
 762              		.loc 1 482 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		@ link register save eliminated.
 483:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S88>/UnitDelay' */
 484:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = 0;
 767              		.loc 1 484 3 view .LVU204
 768              		.loc 1 484 29 is_stmt 0 view .LVU205
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 23


 769 0000 0023     		movs	r3, #0
 770 0002 0360     		str	r3, [r0]
 485:Src/BLDC_controller.c **** 
 486:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S90>/UnitDelay' */
 487:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtp_yInit;
 771              		.loc 1 487 3 is_stmt 1 view .LVU206
 772              		.loc 1 487 31 is_stmt 0 view .LVU207
 773 0004 4160     		str	r1, [r0, #4]
 488:Src/BLDC_controller.c **** }
 774              		.loc 1 488 1 view .LVU208
 775 0006 7047     		bx	lr
 776              		.cfi_endproc
 777              	.LFE13:
 779              		.section	.text.I_backCalc_fixdt,"ax",%progbits
 780              		.align	1
 781              		.global	I_backCalc_fixdt
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu softvfp
 787              	I_backCalc_fixdt:
 788              	.LVL63:
 789              	.LFB14:
 489:Src/BLDC_controller.c **** 
 490:Src/BLDC_controller.c **** /*
 491:Src/BLDC_controller.c ****  * Output and update for atomic system:
 492:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 493:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 494:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 495:Src/BLDC_controller.c ****  */
 496:Src/BLDC_controller.c **** void I_backCalc_fixdt(int16_T rtu_err, uint16_T rtu_I, uint16_T rtu_Kb, int16_T
 497:Src/BLDC_controller.c ****                       rtu_satMax, int16_T rtu_satMin, int16_T *rty_out,
 498:Src/BLDC_controller.c ****                       DW_I_backCalc_fixdt *localDW)
 499:Src/BLDC_controller.c **** {
 790              		.loc 1 499 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 12, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 499 1 is_stmt 0 view .LVU210
 795 0000 30B5     		push	{r4, r5, lr}
 796              	.LCFI10:
 797              		.cfi_def_cfa_offset 12
 798              		.cfi_offset 4, -12
 799              		.cfi_offset 5, -8
 800              		.cfi_offset 14, -4
 801 0002 BDF90CE0 		ldrsh	lr, [sp, #12]
 802 0006 049D     		ldr	r5, [sp, #16]
 803 0008 059C     		ldr	r4, [sp, #20]
 500:Src/BLDC_controller.c ****   int32_T rtb_Sum1_o;
 804              		.loc 1 500 3 is_stmt 1 view .LVU211
 501:Src/BLDC_controller.c ****   int16_T rtb_DataTypeConversion1_gf;
 805              		.loc 1 501 3 view .LVU212
 502:Src/BLDC_controller.c **** 
 503:Src/BLDC_controller.c ****   /* Sum: '<S88>/Sum2' incorporates:
 504:Src/BLDC_controller.c ****    *  Product: '<S88>/Divide2'
 505:Src/BLDC_controller.c ****    *  UnitDelay: '<S88>/UnitDelay'
 506:Src/BLDC_controller.c ****    */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 24


 507:Src/BLDC_controller.c ****   rtb_Sum1_o = (rtu_err * rtu_I) >> 4;
 806              		.loc 1 507 3 view .LVU213
 807              		.loc 1 507 25 is_stmt 0 view .LVU214
 808 000a 00FB01F1 		mul	r1, r0, r1
 809              	.LVL64:
 508:Src/BLDC_controller.c ****   if ((rtb_Sum1_o < 0) && (localDW->UnitDelay_DSTATE < MIN_int32_T - rtb_Sum1_o))
 810              		.loc 1 508 3 is_stmt 1 view .LVU215
 811              		.loc 1 508 6 is_stmt 0 view .LVU216
 812 000e 0911     		asrs	r1, r1, #4
 813              	.LVL65:
 814              		.loc 1 508 6 view .LVU217
 815 0010 1CD4     		bmi	.L65
 816              	.LVL66:
 817              	.L56:
 509:Src/BLDC_controller.c ****   {
 510:Src/BLDC_controller.c ****     rtb_Sum1_o = MIN_int32_T;
 511:Src/BLDC_controller.c ****   } else if ((rtb_Sum1_o > 0) && (localDW->UnitDelay_DSTATE > MAX_int32_T
 818              		.loc 1 511 10 is_stmt 1 view .LVU218
 819              		.loc 1 511 13 is_stmt 0 view .LVU219
 820 0012 0029     		cmp	r1, #0
 821 0014 06DD     		ble	.L58
 512:Src/BLDC_controller.c ****               - rtb_Sum1_o)) {
 822              		.loc 1 512 15 discriminator 1 view .LVU220
 823 0016 6FF00040 		mvn	r0, #-2147483648
 824 001a 401A     		subs	r0, r0, r1
 511:Src/BLDC_controller.c ****               - rtb_Sum1_o)) {
 825              		.loc 1 511 31 discriminator 1 view .LVU221
 826 001c D4F800C0 		ldr	ip, [r4]
 827 0020 8445     		cmp	ip, r0
 828 0022 1CDC     		bgt	.L63
 829              	.L58:
 513:Src/BLDC_controller.c ****     rtb_Sum1_o = MAX_int32_T;
 514:Src/BLDC_controller.c ****   } else {
 515:Src/BLDC_controller.c ****     rtb_Sum1_o += localDW->UnitDelay_DSTATE;
 830              		.loc 1 515 5 is_stmt 1 view .LVU222
 831              		.loc 1 515 26 is_stmt 0 view .LVU223
 832 0024 2068     		ldr	r0, [r4]
 833              		.loc 1 515 16 view .LVU224
 834 0026 0844     		add	r0, r0, r1
 835              	.LVL67:
 836              	.L57:
 516:Src/BLDC_controller.c ****   }
 517:Src/BLDC_controller.c **** 
 518:Src/BLDC_controller.c ****   /* End of Sum: '<S88>/Sum2' */
 519:Src/BLDC_controller.c **** 
 520:Src/BLDC_controller.c ****   /* Sum: '<S90>/Sum1' incorporates:
 521:Src/BLDC_controller.c ****    *  UnitDelay: '<S90>/UnitDelay'
 522:Src/BLDC_controller.c ****    */
 523:Src/BLDC_controller.c ****   rtb_Sum1_o += localDW->UnitDelay_DSTATE_m;
 837              		.loc 1 523 3 is_stmt 1 view .LVU225
 838              		.loc 1 523 24 is_stmt 0 view .LVU226
 839 0028 6168     		ldr	r1, [r4, #4]
 840              		.loc 1 523 14 view .LVU227
 841 002a 0144     		add	r1, r1, r0
 842              	.LVL68:
 524:Src/BLDC_controller.c **** 
 525:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S90>/Data Type Conversion1' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 25


 526:Src/BLDC_controller.c ****   rtb_DataTypeConversion1_gf = (int16_T)(rtb_Sum1_o >> 12);
 843              		.loc 1 526 3 is_stmt 1 view .LVU228
 844              		.loc 1 526 53 is_stmt 0 view .LVU229
 845 002c 4FEA213C 		asr	ip, r1, #12
 846              		.loc 1 526 30 view .LVU230
 847 0030 41F30F30 		sbfx	r0, r1, #12, #16
 848              	.LVL69:
 527:Src/BLDC_controller.c **** 
 528:Src/BLDC_controller.c ****   /* Switch: '<S91>/Switch2' incorporates:
 529:Src/BLDC_controller.c ****    *  RelationalOperator: '<S91>/LowerRelop1'
 530:Src/BLDC_controller.c ****    *  RelationalOperator: '<S91>/UpperRelop'
 531:Src/BLDC_controller.c ****    *  Switch: '<S91>/Switch'
 532:Src/BLDC_controller.c ****    */
 533:Src/BLDC_controller.c ****   if (rtb_DataTypeConversion1_gf > rtu_satMax) {
 849              		.loc 1 533 3 is_stmt 1 view .LVU231
 850              		.loc 1 533 6 is_stmt 0 view .LVU232
 851 0034 9842     		cmp	r0, r3
 852 0036 15DD     		ble	.L59
 534:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 853              		.loc 1 534 5 is_stmt 1 view .LVU233
 854              		.loc 1 534 14 is_stmt 0 view .LVU234
 855 0038 2B80     		strh	r3, [r5]	@ movhi
 856              	.L60:
 535:Src/BLDC_controller.c ****   } else if (rtb_DataTypeConversion1_gf < rtu_satMin) {
 536:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 537:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 538:Src/BLDC_controller.c ****   } else {
 539:Src/BLDC_controller.c ****     *rty_out = rtb_DataTypeConversion1_gf;
 540:Src/BLDC_controller.c ****   }
 541:Src/BLDC_controller.c **** 
 542:Src/BLDC_controller.c ****   /* End of Switch: '<S91>/Switch2' */
 543:Src/BLDC_controller.c **** 
 544:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S88>/UnitDelay' incorporates:
 545:Src/BLDC_controller.c ****    *  Product: '<S88>/Divide1'
 546:Src/BLDC_controller.c ****    *  Sum: '<S88>/Sum3'
 547:Src/BLDC_controller.c ****    */
 548:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = (int16_T)(*rty_out - rtb_DataTypeConversion1_gf) *
 857              		.loc 1 548 3 is_stmt 1 view .LVU235
 858              		.loc 1 548 41 is_stmt 0 view .LVU236
 859 003a 2B88     		ldrh	r3, [r5]
 860              	.LVL70:
 861              		.loc 1 548 50 view .LVU237
 862 003c A3EB0C03 		sub	r3, r3, ip
 863              		.loc 1 548 31 view .LVU238
 864 0040 1BB2     		sxth	r3, r3
 865              		.loc 1 548 80 view .LVU239
 866 0042 03FB02F2 		mul	r2, r3, r2
 867              	.LVL71:
 868              		.loc 1 548 29 view .LVU240
 869 0046 2260     		str	r2, [r4]
 549:Src/BLDC_controller.c ****     rtu_Kb;
 550:Src/BLDC_controller.c **** 
 551:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S90>/UnitDelay' */
 552:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtb_Sum1_o;
 870              		.loc 1 552 3 is_stmt 1 view .LVU241
 871              		.loc 1 552 31 is_stmt 0 view .LVU242
 872 0048 6160     		str	r1, [r4, #4]
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 26


 553:Src/BLDC_controller.c **** }
 873              		.loc 1 553 1 view .LVU243
 874 004a 30BD     		pop	{r4, r5, pc}
 875              	.LVL72:
 876              	.L65:
 508:Src/BLDC_controller.c ****   {
 877              		.loc 1 508 68 discriminator 1 view .LVU244
 878 004c C1F10040 		rsb	r0, r1, #-2147483648
 879              	.LVL73:
 508:Src/BLDC_controller.c ****   {
 880              		.loc 1 508 24 discriminator 1 view .LVU245
 881 0050 D4F800C0 		ldr	ip, [r4]
 882 0054 8445     		cmp	ip, r0
 883 0056 DCDA     		bge	.L56
 510:Src/BLDC_controller.c ****   } else if ((rtb_Sum1_o > 0) && (localDW->UnitDelay_DSTATE > MAX_int32_T
 884              		.loc 1 510 16 view .LVU246
 885 0058 4FF00040 		mov	r0, #-2147483648
 886 005c E4E7     		b	.L57
 887              	.L63:
 513:Src/BLDC_controller.c ****   } else {
 888              		.loc 1 513 16 view .LVU247
 889 005e 6FF00040 		mvn	r0, #-2147483648
 890 0062 E1E7     		b	.L57
 891              	.LVL74:
 892              	.L59:
 535:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 893              		.loc 1 535 10 is_stmt 1 view .LVU248
 535:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 894              		.loc 1 535 13 is_stmt 0 view .LVU249
 895 0064 7045     		cmp	r0, lr
 896 0066 02DA     		bge	.L61
 537:Src/BLDC_controller.c ****   } else {
 897              		.loc 1 537 5 is_stmt 1 view .LVU250
 537:Src/BLDC_controller.c ****   } else {
 898              		.loc 1 537 14 is_stmt 0 view .LVU251
 899 0068 A5F800E0 		strh	lr, [r5]	@ movhi
 900 006c E5E7     		b	.L60
 901              	.L61:
 539:Src/BLDC_controller.c ****   }
 902              		.loc 1 539 5 is_stmt 1 view .LVU252
 539:Src/BLDC_controller.c ****   }
 903              		.loc 1 539 14 is_stmt 0 view .LVU253
 904 006e 2880     		strh	r0, [r5]	@ movhi
 905 0070 E3E7     		b	.L60
 906              		.cfi_endproc
 907              	.LFE14:
 909              		.section	.text.PI_clamp_fixdt_Init,"ax",%progbits
 910              		.align	1
 911              		.global	PI_clamp_fixdt_Init
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 915              		.fpu softvfp
 917              	PI_clamp_fixdt_Init:
 918              	.LVL75:
 919              	.LFB15:
 554:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 27


 555:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S63>/PI_clamp_fixdt' */
 556:Src/BLDC_controller.c **** void PI_clamp_fixdt_Init(DW_PI_clamp_fixdt *localDW)
 557:Src/BLDC_controller.c **** {
 920              		.loc 1 557 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 558:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S77>/Resettable Delay' */
 559:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 925              		.loc 1 559 3 view .LVU255
 926              		.loc 1 559 19 is_stmt 0 view .LVU256
 927 0000 0123     		movs	r3, #1
 928 0002 0371     		strb	r3, [r0, #4]
 560:Src/BLDC_controller.c **** }
 929              		.loc 1 560 1 view .LVU257
 930 0004 7047     		bx	lr
 931              		.cfi_endproc
 932              	.LFE15:
 934              		.section	.text.PI_clamp_fixdt_Reset,"ax",%progbits
 935              		.align	1
 936              		.global	PI_clamp_fixdt_Reset
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu softvfp
 942              	PI_clamp_fixdt_Reset:
 943              	.LVL76:
 944              	.LFB16:
 561:Src/BLDC_controller.c **** 
 562:Src/BLDC_controller.c **** /* System reset for atomic system: '<S63>/PI_clamp_fixdt' */
 563:Src/BLDC_controller.c **** void PI_clamp_fixdt_Reset(DW_PI_clamp_fixdt *localDW)
 564:Src/BLDC_controller.c **** {
 945              		.loc 1 564 1 is_stmt 1 view -0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		@ link register save eliminated.
 565:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S74>/UnitDelay1' */
 566:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 950              		.loc 1 566 3 view .LVU259
 951              		.loc 1 566 30 is_stmt 0 view .LVU260
 952 0000 0023     		movs	r3, #0
 953 0002 4371     		strb	r3, [r0, #5]
 567:Src/BLDC_controller.c **** 
 568:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S77>/Resettable Delay' */
 569:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 954              		.loc 1 569 3 is_stmt 1 view .LVU261
 955              		.loc 1 569 19 is_stmt 0 view .LVU262
 956 0004 0123     		movs	r3, #1
 957 0006 0371     		strb	r3, [r0, #4]
 570:Src/BLDC_controller.c **** }
 958              		.loc 1 570 1 view .LVU263
 959 0008 7047     		bx	lr
 960              		.cfi_endproc
 961              	.LFE16:
 963              		.section	.text.PI_clamp_fixdt,"ax",%progbits
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 28


 964              		.align	1
 965              		.global	PI_clamp_fixdt
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu softvfp
 971              	PI_clamp_fixdt:
 972              	.LVL77:
 973              	.LFB17:
 571:Src/BLDC_controller.c **** 
 572:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S63>/PI_clamp_fixdt' */
 573:Src/BLDC_controller.c **** void PI_clamp_fixdt(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int32_T
 574:Src/BLDC_controller.c ****                     rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 575:Src/BLDC_controller.c ****                     rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt
 576:Src/BLDC_controller.c ****                     *localDW)
 577:Src/BLDC_controller.c **** {
 974              		.loc 1 577 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 20, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		.loc 1 577 1 is_stmt 0 view .LVU265
 979 0000 70B5     		push	{r4, r5, r6, lr}
 980              	.LCFI11:
 981              		.cfi_def_cfa_offset 16
 982              		.cfi_offset 4, -16
 983              		.cfi_offset 5, -12
 984              		.cfi_offset 6, -8
 985              		.cfi_offset 14, -4
 986 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 987 0006 BDF91460 		ldrsh	r6, [sp, #20]
 988 000a 069D     		ldr	r5, [sp, #24]
 989 000c 089C     		ldr	r4, [sp, #32]
 578:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_c0;
 990              		.loc 1 578 3 is_stmt 1 view .LVU266
 579:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_f;
 991              		.loc 1 579 3 view .LVU267
 580:Src/BLDC_controller.c ****   int32_T rtb_Sum1_p0;
 992              		.loc 1 580 3 view .LVU268
 581:Src/BLDC_controller.c ****   int32_T q0;
 993              		.loc 1 581 3 view .LVU269
 582:Src/BLDC_controller.c ****   int32_T tmp;
 994              		.loc 1 582 3 view .LVU270
 583:Src/BLDC_controller.c ****   int16_T tmp_0;
 995              		.loc 1 583 3 view .LVU271
 584:Src/BLDC_controller.c **** 
 585:Src/BLDC_controller.c ****   /* Sum: '<S74>/Sum2' incorporates:
 586:Src/BLDC_controller.c ****    *  Product: '<S74>/Divide2'
 587:Src/BLDC_controller.c ****    */
 588:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 996              		.loc 1 588 3 view .LVU272
 997              		.loc 1 588 6 is_stmt 0 view .LVU273
 998 000e 00FB02F2 		mul	r2, r0, r2
 999              	.LVL78:
 589:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 1000              		.loc 1 589 3 is_stmt 1 view .LVU274
 1001              		.loc 1 589 6 is_stmt 0 view .LVU275
 1002 0012 002A     		cmp	r2, #0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 29


 1003 0014 1CDB     		blt	.L95
 1004              	.L69:
 590:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 591:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1005              		.loc 1 591 10 is_stmt 1 view .LVU276
 1006              		.loc 1 591 13 is_stmt 0 view .LVU277
 1007 0016 002A     		cmp	r2, #0
 1008 0018 05DD     		ble	.L71
 1009              		.loc 1 591 57 discriminator 1 view .LVU278
 1010 001a 6FF0004C 		mvn	ip, #-2147483648
 1011 001e ACEB020C 		sub	ip, ip, r2
 1012              		.loc 1 591 23 discriminator 1 view .LVU279
 1013 0022 AC45     		cmp	ip, r5
 1014 0024 1BDB     		blt	.L83
 1015              	.L71:
 592:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 593:Src/BLDC_controller.c ****   } else {
 594:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 1016              		.loc 1 594 5 is_stmt 1 view .LVU280
 1017              		.loc 1 594 8 is_stmt 0 view .LVU281
 1018 0026 02EB050C 		add	ip, r2, r5
 1019              	.LVL79:
 1020              	.L70:
 595:Src/BLDC_controller.c ****   }
 596:Src/BLDC_controller.c **** 
 597:Src/BLDC_controller.c ****   /* Delay: '<S77>/Resettable Delay' */
 598:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1021              		.loc 1 598 3 is_stmt 1 view .LVU282
 1022              		.loc 1 598 14 is_stmt 0 view .LVU283
 1023 002a 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 1024              		.loc 1 598 6 view .LVU284
 1025 002c 02B1     		cbz	r2, .L72
 599:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init;
 1026              		.loc 1 599 5 is_stmt 1 view .LVU285
 1027              		.loc 1 599 37 is_stmt 0 view .LVU286
 1028 002e 2360     		str	r3, [r4]
 1029              	.L72:
 600:Src/BLDC_controller.c ****   }
 601:Src/BLDC_controller.c **** 
 602:Src/BLDC_controller.c ****   /* Switch: '<S74>/Switch1' incorporates:
 603:Src/BLDC_controller.c ****    *  Constant: '<S74>/Constant'
 604:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum2'
 605:Src/BLDC_controller.c ****    *  UnitDelay: '<S74>/UnitDelay1'
 606:Src/BLDC_controller.c ****    */
 607:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1030              		.loc 1 607 3 is_stmt 1 view .LVU287
 1031              		.loc 1 607 14 is_stmt 0 view .LVU288
 1032 0030 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1033              	.LVL80:
 1034              		.loc 1 607 6 view .LVU289
 1035 0032 BBB1     		cbz	r3, .L84
 608:Src/BLDC_controller.c ****     tmp = 0;
 1036              		.loc 1 608 9 view .LVU290
 1037 0034 0023     		movs	r3, #0
 1038              	.L73:
 1039              	.LVL81:
 609:Src/BLDC_controller.c ****   } else {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 30


 610:Src/BLDC_controller.c ****     tmp = q0;
 611:Src/BLDC_controller.c ****   }
 612:Src/BLDC_controller.c **** 
 613:Src/BLDC_controller.c ****   /* End of Switch: '<S74>/Switch1' */
 614:Src/BLDC_controller.c **** 
 615:Src/BLDC_controller.c ****   /* Sum: '<S77>/Sum1' incorporates:
 616:Src/BLDC_controller.c ****    *  Delay: '<S77>/Resettable Delay'
 617:Src/BLDC_controller.c ****    */
 618:Src/BLDC_controller.c ****   rtb_Sum1_p0 = tmp + localDW->ResettableDelay_DSTATE;
 1040              		.loc 1 618 3 is_stmt 1 view .LVU291
 1041              		.loc 1 618 30 is_stmt 0 view .LVU292
 1042 0036 2568     		ldr	r5, [r4]
 1043              		.loc 1 618 15 view .LVU293
 1044 0038 1D44     		add	r5, r5, r3
 1045              	.LVL82:
 619:Src/BLDC_controller.c **** 
 620:Src/BLDC_controller.c ****   /* Product: '<S74>/Divide5' */
 621:Src/BLDC_controller.c ****   tmp = (rtu_err * rtu_P) >> 11;
 1046              		.loc 1 621 3 is_stmt 1 view .LVU294
 1047              		.loc 1 621 18 is_stmt 0 view .LVU295
 1048 003a 00FB01F1 		mul	r1, r0, r1
 1049              	.LVL83:
 1050              		.loc 1 621 7 view .LVU296
 1051 003e CB12     		asrs	r3, r1, #11
 1052              	.LVL84:
 622:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1053              		.loc 1 622 3 is_stmt 1 view .LVU297
 1054              		.loc 1 622 6 is_stmt 0 view .LVU298
 1055 0040 B1F1806F 		cmp	r1, #67108864
 1056 0044 10DA     		bge	.L85
 623:Src/BLDC_controller.c ****     tmp = 32767;
 624:Src/BLDC_controller.c ****   } else {
 625:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1057              		.loc 1 625 5 is_stmt 1 view .LVU299
 1058              		.loc 1 625 8 is_stmt 0 view .LVU300
 1059 0046 13F5004F 		cmn	r3, #32768
 1060 004a 0FDA     		bge	.L74
 626:Src/BLDC_controller.c ****       tmp = -32768;
 1061              		.loc 1 626 11 view .LVU301
 1062 004c 284B     		ldr	r3, .L97
 1063              	.LVL85:
 1064              		.loc 1 626 11 view .LVU302
 1065 004e 0DE0     		b	.L74
 1066              	.LVL86:
 1067              	.L95:
 589:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1068              		.loc 1 589 50 discriminator 1 view .LVU303
 1069 0050 C2F1004C 		rsb	ip, r2, #-2147483648
 589:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1070              		.loc 1 589 16 discriminator 1 view .LVU304
 1071 0054 AC45     		cmp	ip, r5
 1072 0056 DEDD     		ble	.L69
 590:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1073              		.loc 1 590 8 view .LVU305
 1074 0058 4FF0004C 		mov	ip, #-2147483648
 1075 005c E5E7     		b	.L70
 1076              	.L83:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 31


 592:Src/BLDC_controller.c ****   } else {
 1077              		.loc 1 592 8 view .LVU306
 1078 005e 6FF0004C 		mvn	ip, #-2147483648
 1079 0062 E2E7     		b	.L70
 1080              	.LVL87:
 1081              	.L84:
 610:Src/BLDC_controller.c ****   }
 1082              		.loc 1 610 9 view .LVU307
 1083 0064 6346     		mov	r3, ip
 1084 0066 E6E7     		b	.L73
 1085              	.LVL88:
 1086              	.L85:
 623:Src/BLDC_controller.c ****   } else {
 1087              		.loc 1 623 9 view .LVU308
 1088 0068 47F6FF73 		movw	r3, #32767
 1089              	.LVL89:
 1090              	.L74:
 627:Src/BLDC_controller.c ****     }
 628:Src/BLDC_controller.c ****   }
 629:Src/BLDC_controller.c **** 
 630:Src/BLDC_controller.c ****   /* Sum: '<S74>/Sum1' incorporates:
 631:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S77>/Data Type Conversion1'
 632:Src/BLDC_controller.c ****    *  Product: '<S74>/Divide5'
 633:Src/BLDC_controller.c ****    */
 634:Src/BLDC_controller.c ****   tmp = (((rtb_Sum1_p0 >> 16) << 1) + tmp) >> 1;
 1091              		.loc 1 634 3 is_stmt 1 view .LVU309
 1092              		.loc 1 634 24 is_stmt 0 view .LVU310
 1093 006c 2A14     		asrs	r2, r5, #16
 1094              		.loc 1 634 37 view .LVU311
 1095 006e 03EB4202 		add	r2, r3, r2, lsl #1
 1096              		.loc 1 634 7 view .LVU312
 1097 0072 5310     		asrs	r3, r2, #1
 1098              	.LVL90:
 635:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1099              		.loc 1 635 3 is_stmt 1 view .LVU313
 1100              		.loc 1 635 6 is_stmt 0 view .LVU314
 1101 0074 B2F5803F 		cmp	r2, #65536
 1102 0078 04DA     		bge	.L87
 636:Src/BLDC_controller.c ****     tmp = 32767;
 637:Src/BLDC_controller.c ****   } else {
 638:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1103              		.loc 1 638 5 is_stmt 1 view .LVU315
 1104              		.loc 1 638 8 is_stmt 0 view .LVU316
 1105 007a 13F5004F 		cmn	r3, #32768
 1106 007e 03DA     		bge	.L75
 639:Src/BLDC_controller.c ****       tmp = -32768;
 1107              		.loc 1 639 11 view .LVU317
 1108 0080 1B4B     		ldr	r3, .L97
 1109              	.LVL91:
 1110              		.loc 1 639 11 view .LVU318
 1111 0082 01E0     		b	.L75
 1112              	.LVL92:
 1113              	.L87:
 636:Src/BLDC_controller.c ****     tmp = 32767;
 1114              		.loc 1 636 9 view .LVU319
 1115 0084 47F6FF73 		movw	r3, #32767
 1116              	.LVL93:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 32


 1117              	.L75:
 640:Src/BLDC_controller.c ****     }
 641:Src/BLDC_controller.c ****   }
 642:Src/BLDC_controller.c **** 
 643:Src/BLDC_controller.c ****   /* RelationalOperator: '<S78>/LowerRelop1' incorporates:
 644:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 645:Src/BLDC_controller.c ****    */
 646:Src/BLDC_controller.c ****   rtb_LowerRelop1_c0 = ((int16_T)tmp > rtu_satMax);
 1118              		.loc 1 646 3 is_stmt 1 view .LVU320
 1119              		.loc 1 646 25 is_stmt 0 view .LVU321
 1120 0088 1BB2     		sxth	r3, r3
 1121              	.LVL94:
 647:Src/BLDC_controller.c **** 
 648:Src/BLDC_controller.c ****   /* RelationalOperator: '<S78>/UpperRelop' incorporates:
 649:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 650:Src/BLDC_controller.c ****    */
 651:Src/BLDC_controller.c ****   rtb_UpperRelop_f = ((int16_T)tmp < rtu_satMin);
 1122              		.loc 1 651 3 is_stmt 1 view .LVU322
 652:Src/BLDC_controller.c **** 
 653:Src/BLDC_controller.c ****   /* Switch: '<S78>/Switch1' incorporates:
 654:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 655:Src/BLDC_controller.c ****    *  Switch: '<S78>/Switch3'
 656:Src/BLDC_controller.c ****    */
 657:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_c0) {
 1123              		.loc 1 657 3 view .LVU323
 1124              		.loc 1 657 6 is_stmt 0 view .LVU324
 1125 008a 7345     		cmp	r3, lr
 1126 008c 18DD     		ble	.L76
 658:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 1127              		.loc 1 658 5 is_stmt 1 view .LVU325
 1128              		.loc 1 658 14 is_stmt 0 view .LVU326
 1129 008e 079A     		ldr	r2, [sp, #28]
 1130 0090 A2F800E0 		strh	lr, [r2]	@ movhi
 1131              	.L77:
 659:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_f) {
 660:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 661:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 662:Src/BLDC_controller.c ****   } else {
 663:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp;
 664:Src/BLDC_controller.c ****   }
 665:Src/BLDC_controller.c **** 
 666:Src/BLDC_controller.c ****   /* End of Switch: '<S78>/Switch1' */
 667:Src/BLDC_controller.c **** 
 668:Src/BLDC_controller.c ****   /* Signum: '<S76>/SignDeltaU2' incorporates:
 669:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum2'
 670:Src/BLDC_controller.c ****    */
 671:Src/BLDC_controller.c ****   if (q0 < 0) {
 1132              		.loc 1 671 3 is_stmt 1 view .LVU327
 1133              		.loc 1 671 6 is_stmt 0 view .LVU328
 1134 0094 BCF1000F 		cmp	ip, #0
 1135 0098 1ADB     		blt	.L89
 672:Src/BLDC_controller.c ****     q0 = -1;
 673:Src/BLDC_controller.c ****   } else {
 674:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1136              		.loc 1 674 5 is_stmt 1 view .LVU329
 1137              		.loc 1 674 14 is_stmt 0 view .LVU330
 1138 009a BCF1000F 		cmp	ip, #0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 33


 1139 009e D4BF     		ite	le
 1140 00a0 0022     		movle	r2, #0
 1141 00a2 0122     		movgt	r2, #1
 1142              	.LVL95:
 1143              	.L79:
 675:Src/BLDC_controller.c ****   }
 676:Src/BLDC_controller.c **** 
 677:Src/BLDC_controller.c ****   /* End of Signum: '<S76>/SignDeltaU2' */
 678:Src/BLDC_controller.c **** 
 679:Src/BLDC_controller.c ****   /* Signum: '<S76>/SignDeltaU3' incorporates:
 680:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 681:Src/BLDC_controller.c ****    */
 682:Src/BLDC_controller.c ****   if ((int16_T)tmp < 0) {
 1144              		.loc 1 682 3 is_stmt 1 view .LVU331
 1145              		.loc 1 682 6 is_stmt 0 view .LVU332
 1146 00a4 002B     		cmp	r3, #0
 1147 00a6 16DB     		blt	.L90
 683:Src/BLDC_controller.c ****     tmp_0 = -1;
 684:Src/BLDC_controller.c ****   } else {
 685:Src/BLDC_controller.c ****     tmp_0 = (int16_T)((int16_T)tmp > 0);
 1148              		.loc 1 685 5 is_stmt 1 view .LVU333
 1149              		.loc 1 685 11 is_stmt 0 view .LVU334
 1150 00a8 002B     		cmp	r3, #0
 1151 00aa D4BF     		ite	le
 1152 00ac 0021     		movle	r1, #0
 1153 00ae 0121     		movgt	r1, #1
 1154              	.LVL96:
 1155              	.L80:
 686:Src/BLDC_controller.c ****   }
 687:Src/BLDC_controller.c **** 
 688:Src/BLDC_controller.c ****   /* End of Signum: '<S76>/SignDeltaU3' */
 689:Src/BLDC_controller.c **** 
 690:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S74>/UnitDelay1' incorporates:
 691:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S76>/DataTypeConv4'
 692:Src/BLDC_controller.c ****    *  Logic: '<S74>/AND1'
 693:Src/BLDC_controller.c ****    *  Logic: '<S76>/AND1'
 694:Src/BLDC_controller.c ****    *  RelationalOperator: '<S76>/Equal1'
 695:Src/BLDC_controller.c ****    */
 696:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp_0) && (rtb_LowerRelop1_c0 ||
 1156              		.loc 1 696 3 is_stmt 1 view .LVU335
 1157              		.loc 1 696 47 is_stmt 0 view .LVU336
 1158 00b0 9142     		cmp	r1, r2
 1159 00b2 13D0     		beq	.L96
 1160 00b4 0023     		movs	r3, #0
 1161              	.LVL97:
 1162              	.L81:
 1163              		.loc 1 696 30 discriminator 8 view .LVU337
 1164 00b6 6371     		strb	r3, [r4, #5]
 697:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 698:Src/BLDC_controller.c **** 
 699:Src/BLDC_controller.c ****   /* Update for Delay: '<S77>/Resettable Delay' */
 700:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1165              		.loc 1 700 3 is_stmt 1 discriminator 8 view .LVU338
 1166              		.loc 1 700 19 is_stmt 0 discriminator 8 view .LVU339
 1167 00b8 0023     		movs	r3, #0
 1168 00ba 2371     		strb	r3, [r4, #4]
 701:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_p0;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 34


 1169              		.loc 1 701 3 is_stmt 1 discriminator 8 view .LVU340
 1170              		.loc 1 701 35 is_stmt 0 discriminator 8 view .LVU341
 1171 00bc 2560     		str	r5, [r4]
 702:Src/BLDC_controller.c **** }
 1172              		.loc 1 702 1 discriminator 8 view .LVU342
 1173 00be 70BD     		pop	{r4, r5, r6, pc}
 1174              	.LVL98:
 1175              	.L76:
 659:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 1176              		.loc 1 659 10 is_stmt 1 view .LVU343
 659:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 1177              		.loc 1 659 13 is_stmt 0 view .LVU344
 1178 00c0 B342     		cmp	r3, r6
 1179 00c2 02DA     		bge	.L78
 661:Src/BLDC_controller.c ****   } else {
 1180              		.loc 1 661 5 is_stmt 1 view .LVU345
 661:Src/BLDC_controller.c ****   } else {
 1181              		.loc 1 661 14 is_stmt 0 view .LVU346
 1182 00c4 079A     		ldr	r2, [sp, #28]
 1183 00c6 1680     		strh	r6, [r2]	@ movhi
 1184 00c8 E4E7     		b	.L77
 1185              	.L78:
 663:Src/BLDC_controller.c ****   }
 1186              		.loc 1 663 5 is_stmt 1 view .LVU347
 663:Src/BLDC_controller.c ****   }
 1187              		.loc 1 663 14 is_stmt 0 view .LVU348
 1188 00ca 079A     		ldr	r2, [sp, #28]
 1189 00cc 1380     		strh	r3, [r2]	@ movhi
 1190 00ce E1E7     		b	.L77
 1191              	.L89:
 672:Src/BLDC_controller.c ****   } else {
 1192              		.loc 1 672 8 view .LVU349
 1193 00d0 4FF0FF32 		mov	r2, #-1
 1194 00d4 E6E7     		b	.L79
 1195              	.LVL99:
 1196              	.L90:
 683:Src/BLDC_controller.c ****   } else {
 1197              		.loc 1 683 11 view .LVU350
 1198 00d6 4FF0FF31 		mov	r1, #-1
 1199 00da E9E7     		b	.L80
 1200              	.LVL100:
 1201              	.L96:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1202              		.loc 1 696 47 discriminator 1 view .LVU351
 1203 00dc 7345     		cmp	r3, lr
 1204 00de 03DC     		bgt	.L92
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1205              		.loc 1 696 70 discriminator 4 view .LVU352
 1206 00e0 B342     		cmp	r3, r6
 1207 00e2 03DB     		blt	.L93
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1208              		.loc 1 696 47 view .LVU353
 1209 00e4 0023     		movs	r3, #0
 1210              	.LVL101:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1211              		.loc 1 696 47 view .LVU354
 1212 00e6 E6E7     		b	.L81
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 35


 1213              	.LVL102:
 1214              	.L92:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1215              		.loc 1 696 47 view .LVU355
 1216 00e8 0123     		movs	r3, #1
 1217              	.LVL103:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1218              		.loc 1 696 47 view .LVU356
 1219 00ea E4E7     		b	.L81
 1220              	.LVL104:
 1221              	.L93:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1222              		.loc 1 696 47 view .LVU357
 1223 00ec 0123     		movs	r3, #1
 1224              	.LVL105:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1225              		.loc 1 696 47 view .LVU358
 1226 00ee E2E7     		b	.L81
 1227              	.L98:
 1228              		.align	2
 1229              	.L97:
 1230 00f0 0080FFFF 		.word	-32768
 1231              		.cfi_endproc
 1232              	.LFE17:
 1234              		.section	.text.PI_clamp_fixdt_d_Init,"ax",%progbits
 1235              		.align	1
 1236              		.global	PI_clamp_fixdt_d_Init
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1240              		.fpu softvfp
 1242              	PI_clamp_fixdt_d_Init:
 1243              	.LVL106:
 1244              	.LFB18:
 703:Src/BLDC_controller.c **** 
 704:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S61>/PI_clamp_fixdt' */
 705:Src/BLDC_controller.c **** void PI_clamp_fixdt_d_Init(DW_PI_clamp_fixdt_m *localDW)
 706:Src/BLDC_controller.c **** {
 1245              		.loc 1 706 1 is_stmt 1 view -0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
 1249              		@ link register save eliminated.
 707:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S67>/Resettable Delay' */
 708:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1250              		.loc 1 708 3 view .LVU360
 1251              		.loc 1 708 19 is_stmt 0 view .LVU361
 1252 0000 0123     		movs	r3, #1
 1253 0002 0371     		strb	r3, [r0, #4]
 709:Src/BLDC_controller.c **** }
 1254              		.loc 1 709 1 view .LVU362
 1255 0004 7047     		bx	lr
 1256              		.cfi_endproc
 1257              	.LFE18:
 1259              		.section	.text.PI_clamp_fixdt_b_Reset,"ax",%progbits
 1260              		.align	1
 1261              		.global	PI_clamp_fixdt_b_Reset
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 36


 1262              		.syntax unified
 1263              		.thumb
 1264              		.thumb_func
 1265              		.fpu softvfp
 1267              	PI_clamp_fixdt_b_Reset:
 1268              	.LVL107:
 1269              	.LFB19:
 710:Src/BLDC_controller.c **** 
 711:Src/BLDC_controller.c **** /* System reset for atomic system: '<S61>/PI_clamp_fixdt' */
 712:Src/BLDC_controller.c **** void PI_clamp_fixdt_b_Reset(DW_PI_clamp_fixdt_m *localDW)
 713:Src/BLDC_controller.c **** {
 1270              		.loc 1 713 1 is_stmt 1 view -0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 714:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S65>/UnitDelay1' */
 715:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 1275              		.loc 1 715 3 view .LVU364
 1276              		.loc 1 715 30 is_stmt 0 view .LVU365
 1277 0000 0023     		movs	r3, #0
 1278 0002 4371     		strb	r3, [r0, #5]
 716:Src/BLDC_controller.c **** 
 717:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S67>/Resettable Delay' */
 718:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1279              		.loc 1 718 3 is_stmt 1 view .LVU366
 1280              		.loc 1 718 19 is_stmt 0 view .LVU367
 1281 0004 0123     		movs	r3, #1
 1282 0006 0371     		strb	r3, [r0, #4]
 719:Src/BLDC_controller.c **** }
 1283              		.loc 1 719 1 view .LVU368
 1284 0008 7047     		bx	lr
 1285              		.cfi_endproc
 1286              	.LFE19:
 1288              		.section	.text.PI_clamp_fixdt_l,"ax",%progbits
 1289              		.align	1
 1290              		.global	PI_clamp_fixdt_l
 1291              		.syntax unified
 1292              		.thumb
 1293              		.thumb_func
 1294              		.fpu softvfp
 1296              	PI_clamp_fixdt_l:
 1297              	.LVL108:
 1298              	.LFB20:
 720:Src/BLDC_controller.c **** 
 721:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S61>/PI_clamp_fixdt' */
 722:Src/BLDC_controller.c **** void PI_clamp_fixdt_l(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int16_T
 723:Src/BLDC_controller.c ****                       rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 724:Src/BLDC_controller.c ****                       rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_m
 725:Src/BLDC_controller.c ****                       *localDW)
 726:Src/BLDC_controller.c **** {
 1299              		.loc 1 726 1 is_stmt 1 view -0
 1300              		.cfi_startproc
 1301              		@ args = 20, pretend = 0, frame = 0
 1302              		@ frame_needed = 0, uses_anonymous_args = 0
 1303              		.loc 1 726 1 is_stmt 0 view .LVU370
 1304 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 37


 1305              	.LCFI12:
 1306              		.cfi_def_cfa_offset 16
 1307              		.cfi_offset 4, -16
 1308              		.cfi_offset 5, -12
 1309              		.cfi_offset 6, -8
 1310              		.cfi_offset 14, -4
 1311 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 1312 0006 BDF91460 		ldrsh	r6, [sp, #20]
 1313 000a 069D     		ldr	r5, [sp, #24]
 1314 000c 089C     		ldr	r4, [sp, #32]
 727:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_l;
 1315              		.loc 1 727 3 is_stmt 1 view .LVU371
 728:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_l;
 1316              		.loc 1 728 3 view .LVU372
 729:Src/BLDC_controller.c ****   int32_T rtb_Sum1_ni;
 1317              		.loc 1 729 3 view .LVU373
 730:Src/BLDC_controller.c ****   int32_T q0;
 1318              		.loc 1 730 3 view .LVU374
 731:Src/BLDC_controller.c ****   int32_T tmp;
 1319              		.loc 1 731 3 view .LVU375
 732:Src/BLDC_controller.c ****   int16_T tmp_0;
 1320              		.loc 1 732 3 view .LVU376
 733:Src/BLDC_controller.c **** 
 734:Src/BLDC_controller.c ****   /* Sum: '<S65>/Sum2' incorporates:
 735:Src/BLDC_controller.c ****    *  Product: '<S65>/Divide2'
 736:Src/BLDC_controller.c ****    */
 737:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 1321              		.loc 1 737 3 view .LVU377
 1322              		.loc 1 737 6 is_stmt 0 view .LVU378
 1323 000e 00FB02F2 		mul	r2, r0, r2
 1324              	.LVL109:
 738:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 1325              		.loc 1 738 3 is_stmt 1 view .LVU379
 1326              		.loc 1 738 6 is_stmt 0 view .LVU380
 1327 0012 002A     		cmp	r2, #0
 1328 0014 1DDB     		blt	.L128
 1329              	.L102:
 739:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 740:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1330              		.loc 1 740 10 is_stmt 1 view .LVU381
 1331              		.loc 1 740 13 is_stmt 0 view .LVU382
 1332 0016 002A     		cmp	r2, #0
 1333 0018 05DD     		ble	.L104
 1334              		.loc 1 740 57 discriminator 1 view .LVU383
 1335 001a 6FF0004C 		mvn	ip, #-2147483648
 1336 001e ACEB020C 		sub	ip, ip, r2
 1337              		.loc 1 740 23 discriminator 1 view .LVU384
 1338 0022 AC45     		cmp	ip, r5
 1339 0024 1CDB     		blt	.L116
 1340              	.L104:
 741:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 742:Src/BLDC_controller.c ****   } else {
 743:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 1341              		.loc 1 743 5 is_stmt 1 view .LVU385
 1342              		.loc 1 743 8 is_stmt 0 view .LVU386
 1343 0026 02EB050C 		add	ip, r2, r5
 1344              	.LVL110:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 38


 1345              	.L103:
 744:Src/BLDC_controller.c ****   }
 745:Src/BLDC_controller.c **** 
 746:Src/BLDC_controller.c ****   /* Delay: '<S67>/Resettable Delay' */
 747:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1346              		.loc 1 747 3 is_stmt 1 view .LVU387
 1347              		.loc 1 747 14 is_stmt 0 view .LVU388
 1348 002a 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 1349              		.loc 1 747 6 view .LVU389
 1350 002c 0AB1     		cbz	r2, .L105
 748:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init << 16;
 1351              		.loc 1 748 5 is_stmt 1 view .LVU390
 1352              		.loc 1 748 48 is_stmt 0 view .LVU391
 1353 002e 1B04     		lsls	r3, r3, #16
 1354              	.LVL111:
 1355              		.loc 1 748 37 view .LVU392
 1356 0030 2360     		str	r3, [r4]
 1357              	.L105:
 749:Src/BLDC_controller.c ****   }
 750:Src/BLDC_controller.c **** 
 751:Src/BLDC_controller.c ****   /* Switch: '<S65>/Switch1' incorporates:
 752:Src/BLDC_controller.c ****    *  Constant: '<S65>/Constant'
 753:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum2'
 754:Src/BLDC_controller.c ****    *  UnitDelay: '<S65>/UnitDelay1'
 755:Src/BLDC_controller.c ****    */
 756:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1358              		.loc 1 756 3 is_stmt 1 view .LVU393
 1359              		.loc 1 756 14 is_stmt 0 view .LVU394
 1360 0032 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1361              		.loc 1 756 6 view .LVU395
 1362 0034 BBB1     		cbz	r3, .L117
 757:Src/BLDC_controller.c ****     tmp = 0;
 1363              		.loc 1 757 9 view .LVU396
 1364 0036 0023     		movs	r3, #0
 1365              	.L106:
 1366              	.LVL112:
 758:Src/BLDC_controller.c ****   } else {
 759:Src/BLDC_controller.c ****     tmp = q0;
 760:Src/BLDC_controller.c ****   }
 761:Src/BLDC_controller.c **** 
 762:Src/BLDC_controller.c ****   /* End of Switch: '<S65>/Switch1' */
 763:Src/BLDC_controller.c **** 
 764:Src/BLDC_controller.c ****   /* Sum: '<S67>/Sum1' incorporates:
 765:Src/BLDC_controller.c ****    *  Delay: '<S67>/Resettable Delay'
 766:Src/BLDC_controller.c ****    */
 767:Src/BLDC_controller.c ****   rtb_Sum1_ni = tmp + localDW->ResettableDelay_DSTATE;
 1367              		.loc 1 767 3 is_stmt 1 view .LVU397
 1368              		.loc 1 767 30 is_stmt 0 view .LVU398
 1369 0038 2568     		ldr	r5, [r4]
 1370              		.loc 1 767 15 view .LVU399
 1371 003a 1D44     		add	r5, r5, r3
 1372              	.LVL113:
 768:Src/BLDC_controller.c **** 
 769:Src/BLDC_controller.c ****   /* Product: '<S65>/Divide5' */
 770:Src/BLDC_controller.c ****   tmp = (rtu_err * rtu_P) >> 11;
 1373              		.loc 1 770 3 is_stmt 1 view .LVU400
 1374              		.loc 1 770 18 is_stmt 0 view .LVU401
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 39


 1375 003c 00FB01F1 		mul	r1, r0, r1
 1376              	.LVL114:
 1377              		.loc 1 770 7 view .LVU402
 1378 0040 CB12     		asrs	r3, r1, #11
 1379              	.LVL115:
 771:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1380              		.loc 1 771 3 is_stmt 1 view .LVU403
 1381              		.loc 1 771 6 is_stmt 0 view .LVU404
 1382 0042 B1F1806F 		cmp	r1, #67108864
 1383 0046 10DA     		bge	.L118
 772:Src/BLDC_controller.c ****     tmp = 32767;
 773:Src/BLDC_controller.c ****   } else {
 774:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1384              		.loc 1 774 5 is_stmt 1 view .LVU405
 1385              		.loc 1 774 8 is_stmt 0 view .LVU406
 1386 0048 13F5004F 		cmn	r3, #32768
 1387 004c 0FDA     		bge	.L107
 775:Src/BLDC_controller.c ****       tmp = -32768;
 1388              		.loc 1 775 11 view .LVU407
 1389 004e 294B     		ldr	r3, .L130
 1390              	.LVL116:
 1391              		.loc 1 775 11 view .LVU408
 1392 0050 0DE0     		b	.L107
 1393              	.LVL117:
 1394              	.L128:
 738:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1395              		.loc 1 738 50 discriminator 1 view .LVU409
 1396 0052 C2F1004C 		rsb	ip, r2, #-2147483648
 738:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1397              		.loc 1 738 16 discriminator 1 view .LVU410
 1398 0056 AC45     		cmp	ip, r5
 1399 0058 DDDD     		ble	.L102
 739:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1400              		.loc 1 739 8 view .LVU411
 1401 005a 4FF0004C 		mov	ip, #-2147483648
 1402 005e E4E7     		b	.L103
 1403              	.L116:
 741:Src/BLDC_controller.c ****   } else {
 1404              		.loc 1 741 8 view .LVU412
 1405 0060 6FF0004C 		mvn	ip, #-2147483648
 1406 0064 E1E7     		b	.L103
 1407              	.LVL118:
 1408              	.L117:
 759:Src/BLDC_controller.c ****   }
 1409              		.loc 1 759 9 view .LVU413
 1410 0066 6346     		mov	r3, ip
 1411 0068 E6E7     		b	.L106
 1412              	.LVL119:
 1413              	.L118:
 772:Src/BLDC_controller.c ****   } else {
 1414              		.loc 1 772 9 view .LVU414
 1415 006a 47F6FF73 		movw	r3, #32767
 1416              	.LVL120:
 1417              	.L107:
 776:Src/BLDC_controller.c ****     }
 777:Src/BLDC_controller.c ****   }
 778:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 40


 779:Src/BLDC_controller.c ****   /* Sum: '<S65>/Sum1' incorporates:
 780:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S67>/Data Type Conversion1'
 781:Src/BLDC_controller.c ****    *  Product: '<S65>/Divide5'
 782:Src/BLDC_controller.c ****    */
 783:Src/BLDC_controller.c ****   tmp = (((rtb_Sum1_ni >> 16) << 1) + tmp) >> 1;
 1418              		.loc 1 783 3 is_stmt 1 view .LVU415
 1419              		.loc 1 783 24 is_stmt 0 view .LVU416
 1420 006e 2A14     		asrs	r2, r5, #16
 1421              		.loc 1 783 37 view .LVU417
 1422 0070 03EB4202 		add	r2, r3, r2, lsl #1
 1423              		.loc 1 783 7 view .LVU418
 1424 0074 5310     		asrs	r3, r2, #1
 1425              	.LVL121:
 784:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1426              		.loc 1 784 3 is_stmt 1 view .LVU419
 1427              		.loc 1 784 6 is_stmt 0 view .LVU420
 1428 0076 B2F5803F 		cmp	r2, #65536
 1429 007a 04DA     		bge	.L120
 785:Src/BLDC_controller.c ****     tmp = 32767;
 786:Src/BLDC_controller.c ****   } else {
 787:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1430              		.loc 1 787 5 is_stmt 1 view .LVU421
 1431              		.loc 1 787 8 is_stmt 0 view .LVU422
 1432 007c 13F5004F 		cmn	r3, #32768
 1433 0080 03DA     		bge	.L108
 788:Src/BLDC_controller.c ****       tmp = -32768;
 1434              		.loc 1 788 11 view .LVU423
 1435 0082 1C4B     		ldr	r3, .L130
 1436              	.LVL122:
 1437              		.loc 1 788 11 view .LVU424
 1438 0084 01E0     		b	.L108
 1439              	.LVL123:
 1440              	.L120:
 785:Src/BLDC_controller.c ****     tmp = 32767;
 1441              		.loc 1 785 9 view .LVU425
 1442 0086 47F6FF73 		movw	r3, #32767
 1443              	.LVL124:
 1444              	.L108:
 789:Src/BLDC_controller.c ****     }
 790:Src/BLDC_controller.c ****   }
 791:Src/BLDC_controller.c **** 
 792:Src/BLDC_controller.c ****   /* RelationalOperator: '<S68>/LowerRelop1' incorporates:
 793:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 794:Src/BLDC_controller.c ****    */
 795:Src/BLDC_controller.c ****   rtb_LowerRelop1_l = ((int16_T)tmp > rtu_satMax);
 1445              		.loc 1 795 3 is_stmt 1 view .LVU426
 1446              		.loc 1 795 24 is_stmt 0 view .LVU427
 1447 008a 1BB2     		sxth	r3, r3
 1448              	.LVL125:
 796:Src/BLDC_controller.c **** 
 797:Src/BLDC_controller.c ****   /* RelationalOperator: '<S68>/UpperRelop' incorporates:
 798:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 799:Src/BLDC_controller.c ****    */
 800:Src/BLDC_controller.c ****   rtb_UpperRelop_l = ((int16_T)tmp < rtu_satMin);
 1449              		.loc 1 800 3 is_stmt 1 view .LVU428
 801:Src/BLDC_controller.c **** 
 802:Src/BLDC_controller.c ****   /* Switch: '<S68>/Switch1' incorporates:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 41


 803:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 804:Src/BLDC_controller.c ****    *  Switch: '<S68>/Switch3'
 805:Src/BLDC_controller.c ****    */
 806:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_l) {
 1450              		.loc 1 806 3 view .LVU429
 1451              		.loc 1 806 6 is_stmt 0 view .LVU430
 1452 008c 7345     		cmp	r3, lr
 1453 008e 18DD     		ble	.L109
 807:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 1454              		.loc 1 807 5 is_stmt 1 view .LVU431
 1455              		.loc 1 807 14 is_stmt 0 view .LVU432
 1456 0090 079A     		ldr	r2, [sp, #28]
 1457 0092 A2F800E0 		strh	lr, [r2]	@ movhi
 1458              	.L110:
 808:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_l) {
 809:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 810:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 811:Src/BLDC_controller.c ****   } else {
 812:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp;
 813:Src/BLDC_controller.c ****   }
 814:Src/BLDC_controller.c **** 
 815:Src/BLDC_controller.c ****   /* End of Switch: '<S68>/Switch1' */
 816:Src/BLDC_controller.c **** 
 817:Src/BLDC_controller.c ****   /* Signum: '<S66>/SignDeltaU2' incorporates:
 818:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum2'
 819:Src/BLDC_controller.c ****    */
 820:Src/BLDC_controller.c ****   if (q0 < 0) {
 1459              		.loc 1 820 3 is_stmt 1 view .LVU433
 1460              		.loc 1 820 6 is_stmt 0 view .LVU434
 1461 0096 BCF1000F 		cmp	ip, #0
 1462 009a 1ADB     		blt	.L122
 821:Src/BLDC_controller.c ****     q0 = -1;
 822:Src/BLDC_controller.c ****   } else {
 823:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1463              		.loc 1 823 5 is_stmt 1 view .LVU435
 1464              		.loc 1 823 14 is_stmt 0 view .LVU436
 1465 009c BCF1000F 		cmp	ip, #0
 1466 00a0 D4BF     		ite	le
 1467 00a2 0022     		movle	r2, #0
 1468 00a4 0122     		movgt	r2, #1
 1469              	.LVL126:
 1470              	.L112:
 824:Src/BLDC_controller.c ****   }
 825:Src/BLDC_controller.c **** 
 826:Src/BLDC_controller.c ****   /* End of Signum: '<S66>/SignDeltaU2' */
 827:Src/BLDC_controller.c **** 
 828:Src/BLDC_controller.c ****   /* Signum: '<S66>/SignDeltaU3' incorporates:
 829:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 830:Src/BLDC_controller.c ****    */
 831:Src/BLDC_controller.c ****   if ((int16_T)tmp < 0) {
 1471              		.loc 1 831 3 is_stmt 1 view .LVU437
 1472              		.loc 1 831 6 is_stmt 0 view .LVU438
 1473 00a6 002B     		cmp	r3, #0
 1474 00a8 16DB     		blt	.L123
 832:Src/BLDC_controller.c ****     tmp_0 = -1;
 833:Src/BLDC_controller.c ****   } else {
 834:Src/BLDC_controller.c ****     tmp_0 = (int16_T)((int16_T)tmp > 0);
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 42


 1475              		.loc 1 834 5 is_stmt 1 view .LVU439
 1476              		.loc 1 834 11 is_stmt 0 view .LVU440
 1477 00aa 002B     		cmp	r3, #0
 1478 00ac D4BF     		ite	le
 1479 00ae 0021     		movle	r1, #0
 1480 00b0 0121     		movgt	r1, #1
 1481              	.LVL127:
 1482              	.L113:
 835:Src/BLDC_controller.c ****   }
 836:Src/BLDC_controller.c **** 
 837:Src/BLDC_controller.c ****   /* End of Signum: '<S66>/SignDeltaU3' */
 838:Src/BLDC_controller.c **** 
 839:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S65>/UnitDelay1' incorporates:
 840:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S66>/DataTypeConv4'
 841:Src/BLDC_controller.c ****    *  Logic: '<S65>/AND1'
 842:Src/BLDC_controller.c ****    *  Logic: '<S66>/AND1'
 843:Src/BLDC_controller.c ****    *  RelationalOperator: '<S66>/Equal1'
 844:Src/BLDC_controller.c ****    */
 845:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp_0) && (rtb_LowerRelop1_l ||
 1483              		.loc 1 845 3 is_stmt 1 view .LVU441
 1484              		.loc 1 845 47 is_stmt 0 view .LVU442
 1485 00b2 9142     		cmp	r1, r2
 1486 00b4 13D0     		beq	.L129
 1487 00b6 0023     		movs	r3, #0
 1488              	.LVL128:
 1489              	.L114:
 1490              		.loc 1 845 30 discriminator 8 view .LVU443
 1491 00b8 6371     		strb	r3, [r4, #5]
 846:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 847:Src/BLDC_controller.c **** 
 848:Src/BLDC_controller.c ****   /* Update for Delay: '<S67>/Resettable Delay' */
 849:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1492              		.loc 1 849 3 is_stmt 1 discriminator 8 view .LVU444
 1493              		.loc 1 849 19 is_stmt 0 discriminator 8 view .LVU445
 1494 00ba 0023     		movs	r3, #0
 1495 00bc 2371     		strb	r3, [r4, #4]
 850:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_ni;
 1496              		.loc 1 850 3 is_stmt 1 discriminator 8 view .LVU446
 1497              		.loc 1 850 35 is_stmt 0 discriminator 8 view .LVU447
 1498 00be 2560     		str	r5, [r4]
 851:Src/BLDC_controller.c **** }
 1499              		.loc 1 851 1 discriminator 8 view .LVU448
 1500 00c0 70BD     		pop	{r4, r5, r6, pc}
 1501              	.LVL129:
 1502              	.L109:
 808:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 1503              		.loc 1 808 10 is_stmt 1 view .LVU449
 808:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 1504              		.loc 1 808 13 is_stmt 0 view .LVU450
 1505 00c2 B342     		cmp	r3, r6
 1506 00c4 02DA     		bge	.L111
 810:Src/BLDC_controller.c ****   } else {
 1507              		.loc 1 810 5 is_stmt 1 view .LVU451
 810:Src/BLDC_controller.c ****   } else {
 1508              		.loc 1 810 14 is_stmt 0 view .LVU452
 1509 00c6 079A     		ldr	r2, [sp, #28]
 1510 00c8 1680     		strh	r6, [r2]	@ movhi
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 43


 1511 00ca E4E7     		b	.L110
 1512              	.L111:
 812:Src/BLDC_controller.c ****   }
 1513              		.loc 1 812 5 is_stmt 1 view .LVU453
 812:Src/BLDC_controller.c ****   }
 1514              		.loc 1 812 14 is_stmt 0 view .LVU454
 1515 00cc 079A     		ldr	r2, [sp, #28]
 1516 00ce 1380     		strh	r3, [r2]	@ movhi
 1517 00d0 E1E7     		b	.L110
 1518              	.L122:
 821:Src/BLDC_controller.c ****   } else {
 1519              		.loc 1 821 8 view .LVU455
 1520 00d2 4FF0FF32 		mov	r2, #-1
 1521 00d6 E6E7     		b	.L112
 1522              	.LVL130:
 1523              	.L123:
 832:Src/BLDC_controller.c ****   } else {
 1524              		.loc 1 832 11 view .LVU456
 1525 00d8 4FF0FF31 		mov	r1, #-1
 1526 00dc E9E7     		b	.L113
 1527              	.LVL131:
 1528              	.L129:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1529              		.loc 1 845 47 discriminator 1 view .LVU457
 1530 00de 7345     		cmp	r3, lr
 1531 00e0 03DC     		bgt	.L125
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1532              		.loc 1 845 69 discriminator 4 view .LVU458
 1533 00e2 B342     		cmp	r3, r6
 1534 00e4 03DB     		blt	.L126
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1535              		.loc 1 845 47 view .LVU459
 1536 00e6 0023     		movs	r3, #0
 1537              	.LVL132:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1538              		.loc 1 845 47 view .LVU460
 1539 00e8 E6E7     		b	.L114
 1540              	.LVL133:
 1541              	.L125:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1542              		.loc 1 845 47 view .LVU461
 1543 00ea 0123     		movs	r3, #1
 1544              	.LVL134:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1545              		.loc 1 845 47 view .LVU462
 1546 00ec E4E7     		b	.L114
 1547              	.LVL135:
 1548              	.L126:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1549              		.loc 1 845 47 view .LVU463
 1550 00ee 0123     		movs	r3, #1
 1551              	.LVL136:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1552              		.loc 1 845 47 view .LVU464
 1553 00f0 E2E7     		b	.L114
 1554              	.L131:
 1555 00f2 00BF     		.align	2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 44


 1556              	.L130:
 1557 00f4 0080FFFF 		.word	-32768
 1558              		.cfi_endproc
 1559              	.LFE20:
 1561              		.section	.text.PI_clamp_fixdt_f_Init,"ax",%progbits
 1562              		.align	1
 1563              		.global	PI_clamp_fixdt_f_Init
 1564              		.syntax unified
 1565              		.thumb
 1566              		.thumb_func
 1567              		.fpu softvfp
 1569              	PI_clamp_fixdt_f_Init:
 1570              	.LVL137:
 1571              	.LFB21:
 852:Src/BLDC_controller.c **** 
 853:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S62>/PI_clamp_fixdt' */
 854:Src/BLDC_controller.c **** void PI_clamp_fixdt_f_Init(DW_PI_clamp_fixdt_g *localDW)
 855:Src/BLDC_controller.c **** {
 1572              		.loc 1 855 1 is_stmt 1 view -0
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 0
 1575              		@ frame_needed = 0, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 856:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S72>/Resettable Delay' */
 857:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1577              		.loc 1 857 3 view .LVU466
 1578              		.loc 1 857 19 is_stmt 0 view .LVU467
 1579 0000 0123     		movs	r3, #1
 1580 0002 8370     		strb	r3, [r0, #2]
 858:Src/BLDC_controller.c **** }
 1581              		.loc 1 858 1 view .LVU468
 1582 0004 7047     		bx	lr
 1583              		.cfi_endproc
 1584              	.LFE21:
 1586              		.section	.text.PI_clamp_fixdt_g_Reset,"ax",%progbits
 1587              		.align	1
 1588              		.global	PI_clamp_fixdt_g_Reset
 1589              		.syntax unified
 1590              		.thumb
 1591              		.thumb_func
 1592              		.fpu softvfp
 1594              	PI_clamp_fixdt_g_Reset:
 1595              	.LVL138:
 1596              	.LFB22:
 859:Src/BLDC_controller.c **** 
 860:Src/BLDC_controller.c **** /* System reset for atomic system: '<S62>/PI_clamp_fixdt' */
 861:Src/BLDC_controller.c **** void PI_clamp_fixdt_g_Reset(DW_PI_clamp_fixdt_g *localDW)
 862:Src/BLDC_controller.c **** {
 1597              		.loc 1 862 1 is_stmt 1 view -0
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 0
 1600              		@ frame_needed = 0, uses_anonymous_args = 0
 1601              		@ link register save eliminated.
 863:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S69>/UnitDelay1' */
 864:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 1602              		.loc 1 864 3 view .LVU470
 1603              		.loc 1 864 30 is_stmt 0 view .LVU471
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 45


 1604 0000 0023     		movs	r3, #0
 1605 0002 C370     		strb	r3, [r0, #3]
 865:Src/BLDC_controller.c **** 
 866:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S72>/Resettable Delay' */
 867:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1606              		.loc 1 867 3 is_stmt 1 view .LVU472
 1607              		.loc 1 867 19 is_stmt 0 view .LVU473
 1608 0004 0123     		movs	r3, #1
 1609 0006 8370     		strb	r3, [r0, #2]
 868:Src/BLDC_controller.c **** }
 1610              		.loc 1 868 1 view .LVU474
 1611 0008 7047     		bx	lr
 1612              		.cfi_endproc
 1613              	.LFE22:
 1615              		.section	.text.PI_clamp_fixdt_k,"ax",%progbits
 1616              		.align	1
 1617              		.global	PI_clamp_fixdt_k
 1618              		.syntax unified
 1619              		.thumb
 1620              		.thumb_func
 1621              		.fpu softvfp
 1623              	PI_clamp_fixdt_k:
 1624              	.LVL139:
 1625              	.LFB23:
 869:Src/BLDC_controller.c **** 
 870:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S62>/PI_clamp_fixdt' */
 871:Src/BLDC_controller.c **** void PI_clamp_fixdt_k(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int16_T
 872:Src/BLDC_controller.c ****                       rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 873:Src/BLDC_controller.c ****                       rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_g
 874:Src/BLDC_controller.c ****                       *localDW)
 875:Src/BLDC_controller.c **** {
 1626              		.loc 1 875 1 is_stmt 1 view -0
 1627              		.cfi_startproc
 1628              		@ args = 20, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630              		.loc 1 875 1 is_stmt 0 view .LVU476
 1631 0000 70B5     		push	{r4, r5, r6, lr}
 1632              	.LCFI13:
 1633              		.cfi_def_cfa_offset 16
 1634              		.cfi_offset 4, -16
 1635              		.cfi_offset 5, -12
 1636              		.cfi_offset 6, -8
 1637              		.cfi_offset 14, -4
 1638 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 1639 0006 BDF91450 		ldrsh	r5, [sp, #20]
 1640 000a 069E     		ldr	r6, [sp, #24]
 1641 000c 089C     		ldr	r4, [sp, #32]
 876:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_i3;
 1642              		.loc 1 876 3 is_stmt 1 view .LVU477
 877:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_i;
 1643              		.loc 1 877 3 view .LVU478
 878:Src/BLDC_controller.c ****   int16_T rtb_Sum1_bm;
 1644              		.loc 1 878 3 view .LVU479
 879:Src/BLDC_controller.c ****   int16_T tmp;
 1645              		.loc 1 879 3 view .LVU480
 880:Src/BLDC_controller.c ****   int32_T tmp_0;
 1646              		.loc 1 880 3 view .LVU481
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 46


 881:Src/BLDC_controller.c ****   int32_T q0;
 1647              		.loc 1 881 3 view .LVU482
 882:Src/BLDC_controller.c **** 
 883:Src/BLDC_controller.c ****   /* Sum: '<S69>/Sum2' incorporates:
 884:Src/BLDC_controller.c ****    *  Product: '<S69>/Divide2'
 885:Src/BLDC_controller.c ****    */
 886:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 1648              		.loc 1 886 3 view .LVU483
 1649              		.loc 1 886 6 is_stmt 0 view .LVU484
 1650 000e 00FB02F2 		mul	r2, r0, r2
 1651              	.LVL140:
 887:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 1652              		.loc 1 887 3 is_stmt 1 view .LVU485
 1653              		.loc 1 887 6 is_stmt 0 view .LVU486
 1654 0012 002A     		cmp	r2, #0
 1655 0014 15DB     		blt	.L163
 1656              	.L135:
 888:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 889:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1657              		.loc 1 889 10 is_stmt 1 view .LVU487
 1658              		.loc 1 889 13 is_stmt 0 view .LVU488
 1659 0016 002A     		cmp	r2, #0
 1660 0018 05DD     		ble	.L137
 1661              		.loc 1 889 57 discriminator 1 view .LVU489
 1662 001a 6FF0004C 		mvn	ip, #-2147483648
 1663 001e ACEB020C 		sub	ip, ip, r2
 1664              		.loc 1 889 23 discriminator 1 view .LVU490
 1665 0022 B445     		cmp	ip, r6
 1666 0024 14DB     		blt	.L150
 1667              	.L137:
 890:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 891:Src/BLDC_controller.c ****   } else {
 892:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 1668              		.loc 1 892 5 is_stmt 1 view .LVU491
 1669              		.loc 1 892 8 is_stmt 0 view .LVU492
 1670 0026 02EB060C 		add	ip, r2, r6
 1671              	.LVL141:
 1672              	.L136:
 893:Src/BLDC_controller.c ****   }
 894:Src/BLDC_controller.c **** 
 895:Src/BLDC_controller.c ****   /* Delay: '<S72>/Resettable Delay' */
 896:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1673              		.loc 1 896 3 is_stmt 1 view .LVU493
 1674              		.loc 1 896 14 is_stmt 0 view .LVU494
 1675 002a A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 1676              		.loc 1 896 6 view .LVU495
 1677 002c 02B1     		cbz	r2, .L138
 897:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init;
 1678              		.loc 1 897 5 is_stmt 1 view .LVU496
 1679              		.loc 1 897 37 is_stmt 0 view .LVU497
 1680 002e 2380     		strh	r3, [r4]	@ movhi
 1681              	.L138:
 898:Src/BLDC_controller.c ****   }
 899:Src/BLDC_controller.c **** 
 900:Src/BLDC_controller.c ****   /* Switch: '<S69>/Switch1' incorporates:
 901:Src/BLDC_controller.c ****    *  Constant: '<S69>/Constant'
 902:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum2'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 47


 903:Src/BLDC_controller.c ****    *  UnitDelay: '<S69>/UnitDelay1'
 904:Src/BLDC_controller.c ****    */
 905:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1682              		.loc 1 905 3 is_stmt 1 view .LVU498
 1683              		.loc 1 905 14 is_stmt 0 view .LVU499
 1684 0030 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 1685              	.LVL142:
 1686              		.loc 1 905 6 view .LVU500
 1687 0032 9BB9     		cbnz	r3, .L151
 906:Src/BLDC_controller.c ****     tmp = 0;
 907:Src/BLDC_controller.c ****   } else {
 908:Src/BLDC_controller.c ****     tmp = (int16_T)(((q0 < 0 ? 65535 : 0) + q0) >> 16);
 1688              		.loc 1 908 5 is_stmt 1 view .LVU501
 1689              		.loc 1 908 38 is_stmt 0 view .LVU502
 1690 0034 BCF1000F 		cmp	ip, #0
 1691 0038 0DDB     		blt	.L164
 1692 003a 0022     		movs	r2, #0
 1693              	.L140:
 1694              		.loc 1 908 43 discriminator 4 view .LVU503
 1695 003c 6244     		add	r2, r2, ip
 1696              		.loc 1 908 9 discriminator 4 view .LVU504
 1697 003e 1314     		asrs	r3, r2, #16
 1698              	.LVL143:
 1699              		.loc 1 908 9 discriminator 4 view .LVU505
 1700 0040 0DE0     		b	.L139
 1701              	.LVL144:
 1702              	.L163:
 887:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1703              		.loc 1 887 50 discriminator 1 view .LVU506
 1704 0042 C2F1004C 		rsb	ip, r2, #-2147483648
 887:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1705              		.loc 1 887 16 discriminator 1 view .LVU507
 1706 0046 B445     		cmp	ip, r6
 1707 0048 E5DD     		ble	.L135
 888:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1708              		.loc 1 888 8 view .LVU508
 1709 004a 4FF0004C 		mov	ip, #-2147483648
 1710 004e ECE7     		b	.L136
 1711              	.L150:
 890:Src/BLDC_controller.c ****   } else {
 1712              		.loc 1 890 8 view .LVU509
 1713 0050 6FF0004C 		mvn	ip, #-2147483648
 1714 0054 E9E7     		b	.L136
 1715              	.LVL145:
 1716              	.L164:
 1717              		.loc 1 908 38 view .LVU510
 1718 0056 4FF6FF72 		movw	r2, #65535
 1719 005a EFE7     		b	.L140
 1720              	.L151:
 906:Src/BLDC_controller.c ****   } else {
 1721              		.loc 1 906 9 view .LVU511
 1722 005c 0023     		movs	r3, #0
 1723              	.L139:
 1724              	.LVL146:
 909:Src/BLDC_controller.c ****   }
 910:Src/BLDC_controller.c **** 
 911:Src/BLDC_controller.c ****   /* End of Switch: '<S69>/Switch1' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 48


 912:Src/BLDC_controller.c **** 
 913:Src/BLDC_controller.c ****   /* Sum: '<S72>/Sum1' incorporates:
 914:Src/BLDC_controller.c ****    *  Delay: '<S72>/Resettable Delay'
 915:Src/BLDC_controller.c ****    */
 916:Src/BLDC_controller.c ****   rtb_Sum1_bm = (int16_T)(tmp + localDW->ResettableDelay_DSTATE);
 1725              		.loc 1 916 3 is_stmt 1 view .LVU512
 1726              		.loc 1 916 40 is_stmt 0 view .LVU513
 1727 005e 2288     		ldrh	r2, [r4]
 1728              		.loc 1 916 31 view .LVU514
 1729 0060 1A44     		add	r2, r2, r3
 1730              		.loc 1 916 15 view .LVU515
 1731 0062 12B2     		sxth	r2, r2
 1732              	.LVL147:
 917:Src/BLDC_controller.c **** 
 918:Src/BLDC_controller.c ****   /* Product: '<S69>/Divide5' */
 919:Src/BLDC_controller.c ****   tmp_0 = (rtu_err * rtu_P) >> 11;
 1733              		.loc 1 919 3 is_stmt 1 view .LVU516
 1734              		.loc 1 919 20 is_stmt 0 view .LVU517
 1735 0064 00FB01F1 		mul	r1, r0, r1
 1736              	.LVL148:
 1737              		.loc 1 919 9 view .LVU518
 1738 0068 CB12     		asrs	r3, r1, #11
 1739              	.LVL149:
 920:Src/BLDC_controller.c ****   if (tmp_0 > 32767) {
 1740              		.loc 1 920 3 is_stmt 1 view .LVU519
 1741              		.loc 1 920 6 is_stmt 0 view .LVU520
 1742 006a B1F1806F 		cmp	r1, #67108864
 1743 006e 04DA     		bge	.L153
 921:Src/BLDC_controller.c ****     tmp_0 = 32767;
 922:Src/BLDC_controller.c ****   } else {
 923:Src/BLDC_controller.c ****     if (tmp_0 < -32768) {
 1744              		.loc 1 923 5 is_stmt 1 view .LVU521
 1745              		.loc 1 923 8 is_stmt 0 view .LVU522
 1746 0070 13F5004F 		cmn	r3, #32768
 1747 0074 03DA     		bge	.L141
 924:Src/BLDC_controller.c ****       tmp_0 = -32768;
 1748              		.loc 1 924 13 view .LVU523
 1749 0076 234B     		ldr	r3, .L166
 1750              	.LVL150:
 1751              		.loc 1 924 13 view .LVU524
 1752 0078 01E0     		b	.L141
 1753              	.LVL151:
 1754              	.L153:
 921:Src/BLDC_controller.c ****     tmp_0 = 32767;
 1755              		.loc 1 921 11 view .LVU525
 1756 007a 47F6FF73 		movw	r3, #32767
 1757              	.LVL152:
 1758              	.L141:
 925:Src/BLDC_controller.c ****     }
 926:Src/BLDC_controller.c ****   }
 927:Src/BLDC_controller.c **** 
 928:Src/BLDC_controller.c ****   /* Sum: '<S69>/Sum1' incorporates:
 929:Src/BLDC_controller.c ****    *  Product: '<S69>/Divide5'
 930:Src/BLDC_controller.c ****    */
 931:Src/BLDC_controller.c ****   tmp_0 = ((rtb_Sum1_bm << 1) + tmp_0) >> 1;
 1759              		.loc 1 931 3 is_stmt 1 view .LVU526
 1760              		.loc 1 931 31 is_stmt 0 view .LVU527
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 49


 1761 007e 03EB4201 		add	r1, r3, r2, lsl #1
 1762              		.loc 1 931 9 view .LVU528
 1763 0082 4B10     		asrs	r3, r1, #1
 1764              	.LVL153:
 932:Src/BLDC_controller.c ****   if (tmp_0 > 32767) {
 1765              		.loc 1 932 3 is_stmt 1 view .LVU529
 1766              		.loc 1 932 6 is_stmt 0 view .LVU530
 1767 0084 B1F5803F 		cmp	r1, #65536
 1768 0088 04DA     		bge	.L155
 933:Src/BLDC_controller.c ****     tmp_0 = 32767;
 934:Src/BLDC_controller.c ****   } else {
 935:Src/BLDC_controller.c ****     if (tmp_0 < -32768) {
 1769              		.loc 1 935 5 is_stmt 1 view .LVU531
 1770              		.loc 1 935 8 is_stmt 0 view .LVU532
 1771 008a 13F5004F 		cmn	r3, #32768
 1772 008e 03DA     		bge	.L142
 936:Src/BLDC_controller.c ****       tmp_0 = -32768;
 1773              		.loc 1 936 13 view .LVU533
 1774 0090 1C4B     		ldr	r3, .L166
 1775              	.LVL154:
 1776              		.loc 1 936 13 view .LVU534
 1777 0092 01E0     		b	.L142
 1778              	.LVL155:
 1779              	.L155:
 933:Src/BLDC_controller.c ****     tmp_0 = 32767;
 1780              		.loc 1 933 11 view .LVU535
 1781 0094 47F6FF73 		movw	r3, #32767
 1782              	.LVL156:
 1783              	.L142:
 937:Src/BLDC_controller.c ****     }
 938:Src/BLDC_controller.c ****   }
 939:Src/BLDC_controller.c **** 
 940:Src/BLDC_controller.c ****   /* RelationalOperator: '<S73>/LowerRelop1' incorporates:
 941:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 942:Src/BLDC_controller.c ****    */
 943:Src/BLDC_controller.c ****   rtb_LowerRelop1_i3 = ((int16_T)tmp_0 > rtu_satMax);
 1784              		.loc 1 943 3 is_stmt 1 view .LVU536
 1785              		.loc 1 943 25 is_stmt 0 view .LVU537
 1786 0098 1BB2     		sxth	r3, r3
 1787              	.LVL157:
 944:Src/BLDC_controller.c **** 
 945:Src/BLDC_controller.c ****   /* RelationalOperator: '<S73>/UpperRelop' incorporates:
 946:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 947:Src/BLDC_controller.c ****    */
 948:Src/BLDC_controller.c ****   rtb_UpperRelop_i = ((int16_T)tmp_0 < rtu_satMin);
 1788              		.loc 1 948 3 is_stmt 1 view .LVU538
 949:Src/BLDC_controller.c **** 
 950:Src/BLDC_controller.c ****   /* Switch: '<S73>/Switch1' incorporates:
 951:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 952:Src/BLDC_controller.c ****    *  Switch: '<S73>/Switch3'
 953:Src/BLDC_controller.c ****    */
 954:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_i3) {
 1789              		.loc 1 954 3 view .LVU539
 1790              		.loc 1 954 6 is_stmt 0 view .LVU540
 1791 009a 7345     		cmp	r3, lr
 1792 009c 1ADD     		ble	.L143
 955:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 50


 1793              		.loc 1 955 5 is_stmt 1 view .LVU541
 1794              		.loc 1 955 14 is_stmt 0 view .LVU542
 1795 009e 0799     		ldr	r1, [sp, #28]
 1796 00a0 A1F800E0 		strh	lr, [r1]	@ movhi
 1797              	.L144:
 956:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_i) {
 957:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 958:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 959:Src/BLDC_controller.c ****   } else {
 960:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp_0;
 961:Src/BLDC_controller.c ****   }
 962:Src/BLDC_controller.c **** 
 963:Src/BLDC_controller.c ****   /* End of Switch: '<S73>/Switch1' */
 964:Src/BLDC_controller.c **** 
 965:Src/BLDC_controller.c ****   /* Signum: '<S71>/SignDeltaU2' incorporates:
 966:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum2'
 967:Src/BLDC_controller.c ****    */
 968:Src/BLDC_controller.c ****   if (q0 < 0) {
 1798              		.loc 1 968 3 is_stmt 1 view .LVU543
 1799              		.loc 1 968 6 is_stmt 0 view .LVU544
 1800 00a4 BCF1000F 		cmp	ip, #0
 1801 00a8 1CDB     		blt	.L157
 969:Src/BLDC_controller.c ****     q0 = -1;
 970:Src/BLDC_controller.c ****   } else {
 971:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1802              		.loc 1 971 5 is_stmt 1 view .LVU545
 1803              		.loc 1 971 14 is_stmt 0 view .LVU546
 1804 00aa BCF1000F 		cmp	ip, #0
 1805 00ae D4BF     		ite	le
 1806 00b0 4FF0000C 		movle	ip, #0
 1807              	.LVL158:
 1808              		.loc 1 971 14 view .LVU547
 1809 00b4 4FF0010C 		movgt	ip, #1
 1810              	.LVL159:
 1811              	.L146:
 972:Src/BLDC_controller.c ****   }
 973:Src/BLDC_controller.c **** 
 974:Src/BLDC_controller.c ****   /* End of Signum: '<S71>/SignDeltaU2' */
 975:Src/BLDC_controller.c **** 
 976:Src/BLDC_controller.c ****   /* Signum: '<S71>/SignDeltaU3' incorporates:
 977:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 978:Src/BLDC_controller.c ****    */
 979:Src/BLDC_controller.c ****   if ((int16_T)tmp_0 < 0) {
 1812              		.loc 1 979 3 is_stmt 1 view .LVU548
 1813              		.loc 1 979 6 is_stmt 0 view .LVU549
 1814 00b8 002B     		cmp	r3, #0
 1815 00ba 16DB     		blt	.L158
 980:Src/BLDC_controller.c ****     tmp = -1;
 981:Src/BLDC_controller.c ****   } else {
 982:Src/BLDC_controller.c ****     tmp = (int16_T)((int16_T)tmp_0 > 0);
 1816              		.loc 1 982 5 is_stmt 1 view .LVU550
 1817              		.loc 1 982 9 is_stmt 0 view .LVU551
 1818 00bc 002B     		cmp	r3, #0
 1819 00be D4BF     		ite	le
 1820 00c0 0021     		movle	r1, #0
 1821 00c2 0121     		movgt	r1, #1
 1822              	.LVL160:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 51


 1823              	.L147:
 983:Src/BLDC_controller.c ****   }
 984:Src/BLDC_controller.c **** 
 985:Src/BLDC_controller.c ****   /* End of Signum: '<S71>/SignDeltaU3' */
 986:Src/BLDC_controller.c **** 
 987:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S69>/UnitDelay1' incorporates:
 988:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S71>/DataTypeConv4'
 989:Src/BLDC_controller.c ****    *  Logic: '<S69>/AND1'
 990:Src/BLDC_controller.c ****    *  Logic: '<S71>/AND1'
 991:Src/BLDC_controller.c ****    *  RelationalOperator: '<S71>/Equal1'
 992:Src/BLDC_controller.c ****    */
 993:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp) && (rtb_LowerRelop1_i3 ||
 1824              		.loc 1 993 3 is_stmt 1 view .LVU552
 1825              		.loc 1 993 45 is_stmt 0 view .LVU553
 1826 00c4 6145     		cmp	r1, ip
 1827 00c6 13D0     		beq	.L165
 1828 00c8 0023     		movs	r3, #0
 1829              	.LVL161:
 1830              	.L148:
 1831              		.loc 1 993 30 discriminator 8 view .LVU554
 1832 00ca E370     		strb	r3, [r4, #3]
 994:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 995:Src/BLDC_controller.c **** 
 996:Src/BLDC_controller.c ****   /* Update for Delay: '<S72>/Resettable Delay' */
 997:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1833              		.loc 1 997 3 is_stmt 1 discriminator 8 view .LVU555
 1834              		.loc 1 997 19 is_stmt 0 discriminator 8 view .LVU556
 1835 00cc 0023     		movs	r3, #0
 1836 00ce A370     		strb	r3, [r4, #2]
 998:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_bm;
 1837              		.loc 1 998 3 is_stmt 1 discriminator 8 view .LVU557
 1838              		.loc 1 998 35 is_stmt 0 discriminator 8 view .LVU558
 1839 00d0 2280     		strh	r2, [r4]	@ movhi
 999:Src/BLDC_controller.c **** }
 1840              		.loc 1 999 1 discriminator 8 view .LVU559
 1841 00d2 70BD     		pop	{r4, r5, r6, pc}
 1842              	.LVL162:
 1843              	.L143:
 956:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 1844              		.loc 1 956 10 is_stmt 1 view .LVU560
 956:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 1845              		.loc 1 956 13 is_stmt 0 view .LVU561
 1846 00d4 AB42     		cmp	r3, r5
 1847 00d6 02DA     		bge	.L145
 958:Src/BLDC_controller.c ****   } else {
 1848              		.loc 1 958 5 is_stmt 1 view .LVU562
 958:Src/BLDC_controller.c ****   } else {
 1849              		.loc 1 958 14 is_stmt 0 view .LVU563
 1850 00d8 0799     		ldr	r1, [sp, #28]
 1851 00da 0D80     		strh	r5, [r1]	@ movhi
 1852 00dc E2E7     		b	.L144
 1853              	.L145:
 960:Src/BLDC_controller.c ****   }
 1854              		.loc 1 960 5 is_stmt 1 view .LVU564
 960:Src/BLDC_controller.c ****   }
 1855              		.loc 1 960 14 is_stmt 0 view .LVU565
 1856 00de 0799     		ldr	r1, [sp, #28]
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 52


 1857 00e0 0B80     		strh	r3, [r1]	@ movhi
 1858 00e2 DFE7     		b	.L144
 1859              	.L157:
 969:Src/BLDC_controller.c ****   } else {
 1860              		.loc 1 969 8 view .LVU566
 1861 00e4 4FF0FF3C 		mov	ip, #-1
 1862              	.LVL163:
 969:Src/BLDC_controller.c ****   } else {
 1863              		.loc 1 969 8 view .LVU567
 1864 00e8 E6E7     		b	.L146
 1865              	.LVL164:
 1866              	.L158:
 980:Src/BLDC_controller.c ****   } else {
 1867              		.loc 1 980 9 view .LVU568
 1868 00ea 4FF0FF31 		mov	r1, #-1
 1869 00ee E9E7     		b	.L147
 1870              	.LVL165:
 1871              	.L165:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1872              		.loc 1 993 45 discriminator 1 view .LVU569
 1873 00f0 7345     		cmp	r3, lr
 1874 00f2 03DC     		bgt	.L160
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1875              		.loc 1 993 68 discriminator 4 view .LVU570
 1876 00f4 AB42     		cmp	r3, r5
 1877 00f6 03DB     		blt	.L161
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1878              		.loc 1 993 45 view .LVU571
 1879 00f8 0023     		movs	r3, #0
 1880              	.LVL166:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1881              		.loc 1 993 45 view .LVU572
 1882 00fa E6E7     		b	.L148
 1883              	.LVL167:
 1884              	.L160:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1885              		.loc 1 993 45 view .LVU573
 1886 00fc 0123     		movs	r3, #1
 1887              	.LVL168:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1888              		.loc 1 993 45 view .LVU574
 1889 00fe E4E7     		b	.L148
 1890              	.LVL169:
 1891              	.L161:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1892              		.loc 1 993 45 view .LVU575
 1893 0100 0123     		movs	r3, #1
 1894              	.LVL170:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1895              		.loc 1 993 45 view .LVU576
 1896 0102 E2E7     		b	.L148
 1897              	.L167:
 1898              		.align	2
 1899              	.L166:
 1900 0104 0080FFFF 		.word	-32768
 1901              		.cfi_endproc
 1902              	.LFE23:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 53


 1904              		.section	.text.BLDC_controller_step,"ax",%progbits
 1905              		.align	1
 1906              		.global	BLDC_controller_step
 1907              		.syntax unified
 1908              		.thumb
 1909              		.thumb_func
 1910              		.fpu softvfp
 1912              	BLDC_controller_step:
 1913              	.LVL171:
 1914              	.LFB24:
1000:Src/BLDC_controller.c **** 
1001:Src/BLDC_controller.c **** /* Model step function */
1002:Src/BLDC_controller.c **** void BLDC_controller_step(RT_MODEL *const rtM)
1003:Src/BLDC_controller.c **** {
 1915              		.loc 1 1003 1 is_stmt 1 view -0
 1916              		.cfi_startproc
 1917              		@ args = 0, pretend = 0, frame = 56
 1918              		@ frame_needed = 0, uses_anonymous_args = 0
 1919              		.loc 1 1003 1 is_stmt 0 view .LVU578
 1920 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1921              	.LCFI14:
 1922              		.cfi_def_cfa_offset 36
 1923              		.cfi_offset 4, -36
 1924              		.cfi_offset 5, -32
 1925              		.cfi_offset 6, -28
 1926              		.cfi_offset 7, -24
 1927              		.cfi_offset 8, -20
 1928              		.cfi_offset 9, -16
 1929              		.cfi_offset 10, -12
 1930              		.cfi_offset 11, -8
 1931              		.cfi_offset 14, -4
 1932 0004 95B0     		sub	sp, sp, #84
 1933              	.LCFI15:
 1934              		.cfi_def_cfa_offset 120
1004:Src/BLDC_controller.c ****   P *rtP = ((P *) rtM->defaultParam);
 1935              		.loc 1 1004 3 is_stmt 1 view .LVU579
 1936              		.loc 1 1004 6 is_stmt 0 view .LVU580
 1937 0006 0568     		ldr	r5, [r0]
 1938              	.LVL172:
1005:Src/BLDC_controller.c ****   DW *rtDW = ((DW *) rtM->dwork);
 1939              		.loc 1 1005 3 is_stmt 1 view .LVU581
 1940              		.loc 1 1005 7 is_stmt 0 view .LVU582
 1941 0008 C468     		ldr	r4, [r0, #12]
 1942              	.LVL173:
1006:Src/BLDC_controller.c ****   ExtU *rtU = (ExtU *) rtM->inputs;
 1943              		.loc 1 1006 3 is_stmt 1 view .LVU583
 1944              		.loc 1 1006 9 is_stmt 0 view .LVU584
 1945 000a 4668     		ldr	r6, [r0, #4]
 1946              	.LVL174:
1007:Src/BLDC_controller.c ****   ExtY *rtY = (ExtY *) rtM->outputs;
 1947              		.loc 1 1007 3 is_stmt 1 view .LVU585
 1948              		.loc 1 1007 9 is_stmt 0 view .LVU586
 1949 000c 8768     		ldr	r7, [r0, #8]
 1950              	.LVL175:
1008:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator;
 1951              		.loc 1 1008 3 is_stmt 1 view .LVU587
1009:Src/BLDC_controller.c ****   int8_T rtb_Sum2_h;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 54


 1952              		.loc 1 1009 3 view .LVU588
1010:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator4_d;
 1953              		.loc 1 1010 3 view .LVU589
1011:Src/BLDC_controller.c ****   boolean_T rtb_UnitDelay5_e;
 1954              		.loc 1 1011 3 view .LVU590
1012:Src/BLDC_controller.c ****   uint8_T rtb_a_elecAngle_XA_g;
 1955              		.loc 1 1012 3 view .LVU591
1013:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator1_j;
 1956              		.loc 1 1013 3 view .LVU592
1014:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator2_p;
 1957              		.loc 1 1014 3 view .LVU593
1015:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator1_mv;
 1958              		.loc 1 1015 3 view .LVU594
1016:Src/BLDC_controller.c ****   int16_T rtb_Switch1_l;
 1959              		.loc 1 1016 3 view .LVU595
1017:Src/BLDC_controller.c ****   int16_T rtb_Saturation;
 1960              		.loc 1 1017 3 view .LVU596
1018:Src/BLDC_controller.c ****   int16_T rtb_Saturation1;
 1961              		.loc 1 1018 3 view .LVU597
1019:Src/BLDC_controller.c ****   int32_T rtb_Sum1_jt;
 1962              		.loc 1 1019 3 view .LVU598
1020:Src/BLDC_controller.c ****   int16_T rtb_Merge_m;
 1963              		.loc 1 1020 3 view .LVU599
1021:Src/BLDC_controller.c ****   int16_T rtb_Merge1;
 1964              		.loc 1 1021 3 view .LVU600
1022:Src/BLDC_controller.c ****   int16_T rtb_TmpSignalConversionAtLow_Pa[2];
 1965              		.loc 1 1022 3 view .LVU601
1023:Src/BLDC_controller.c ****   int32_T rtb_Switch1;
 1966              		.loc 1 1023 3 view .LVU602
1024:Src/BLDC_controller.c ****   int32_T rtb_Sum1;
 1967              		.loc 1 1024 3 view .LVU603
1025:Src/BLDC_controller.c ****   int32_T rtb_Gain3;
 1968              		.loc 1 1025 3 view .LVU604
1026:Src/BLDC_controller.c ****   uint8_T Sum;
 1969              		.loc 1 1026 3 view .LVU605
1027:Src/BLDC_controller.c ****   int16_T Switch2;
 1970              		.loc 1 1027 3 view .LVU606
1028:Src/BLDC_controller.c ****   int16_T Abs5;
 1971              		.loc 1 1028 3 view .LVU607
1029:Src/BLDC_controller.c ****   int16_T DataTypeConversion2;
 1972              		.loc 1 1029 3 view .LVU608
1030:Src/BLDC_controller.c ****   int16_T tmp[4];
 1973              		.loc 1 1030 3 view .LVU609
1031:Src/BLDC_controller.c ****   int8_T UnitDelay3;
 1974              		.loc 1 1031 3 view .LVU610
1032:Src/BLDC_controller.c **** 
1033:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<Root>/BLDC_controller' */
1034:Src/BLDC_controller.c ****   /* Sum: '<S11>/Sum' incorporates:
1035:Src/BLDC_controller.c ****    *  Gain: '<S11>/g_Ha'
1036:Src/BLDC_controller.c ****    *  Gain: '<S11>/g_Hb'
1037:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
1038:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
1039:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
1040:Src/BLDC_controller.c ****    */
1041:Src/BLDC_controller.c ****   Sum = (uint8_T)((uint32_T)(uint8_T)((uint32_T)(uint8_T)(rtU->b_hallA << 2) +
 1975              		.loc 1 1041 3 view .LVU611
 1976              		.loc 1 1041 62 is_stmt 0 view .LVU612
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 55


 1977 000e 3179     		ldrb	r1, [r6, #4]	@ zero_extendqisi2
 1978              		.loc 1 1041 49 view .LVU613
 1979 0010 8A00     		lsls	r2, r1, #2
 1980 0012 D2B2     		uxtb	r2, r2
1042:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1981              		.loc 1 1042 18 view .LVU614
 1982 0014 7379     		ldrb	r3, [r6, #5]	@ zero_extendqisi2
 1983              		.loc 1 1042 5 view .LVU615
 1984 0016 5800     		lsls	r0, r3, #1
 1985              	.LVL176:
 1986              		.loc 1 1042 5 view .LVU616
 1987 0018 C0B2     		uxtb	r0, r0
1041:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1988              		.loc 1 1041 29 view .LVU617
 1989 001a 0244     		add	r2, r2, r0
 1990 001c D2B2     		uxtb	r2, r2
 1991              		.loc 1 1042 40 view .LVU618
 1992 001e B079     		ldrb	r0, [r6, #6]	@ zero_extendqisi2
1041:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1993              		.loc 1 1041 7 view .LVU619
 1994 0020 0244     		add	r2, r2, r0
 1995 0022 5FFA82FB 		uxtb	fp, r2
 1996              	.LVL177:
1043:Src/BLDC_controller.c **** 
1044:Src/BLDC_controller.c ****   /* Logic: '<S10>/Logical Operator' incorporates:
1045:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
1046:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
1047:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
1048:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay1'
1049:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay2'
1050:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay3'
1051:Src/BLDC_controller.c ****    */
1052:Src/BLDC_controller.c ****   rtb_LogicalOperator = (boolean_T)((rtU->b_hallA != 0) ^ (rtU->b_hallB != 0) ^
 1997              		.loc 1 1052 3 is_stmt 1 view .LVU620
 1998              		.loc 1 1052 73 is_stmt 0 view .LVU621
 1999 0026 003B     		subs	r3, r3, #0
 2000 0028 18BF     		it	ne
 2001 002a 0123     		movne	r3, #1
1053:Src/BLDC_controller.c ****     (rtU->b_hallC != 0) ^ (rtDW->UnitDelay3_DSTATE_fy != 0) ^
 2002              		.loc 1 1053 32 view .LVU622
 2003 002c 94F89AC0 		ldrb	ip, [r4, #154]	@ zero_extendqisi2
1054:Src/BLDC_controller.c ****     (rtDW->UnitDelay1_DSTATE != 0)) ^ (rtDW->UnitDelay2_DSTATE_f != 0);
 2004              		.loc 1 1054 10 view .LVU623
 2005 0030 94F89B20 		ldrb	r2, [r4, #155]	@ zero_extendqisi2
 2006 0034 0029     		cmp	r1, #0
 2007 0036 18BF     		it	ne
 2008 0038 83F00103 		eorne	r3, r3, #1
 2009 003c 0028     		cmp	r0, #0
 2010 003e 18BF     		it	ne
 2011 0040 83F00103 		eorne	r3, r3, #1
 2012 0044 BCF1000F 		cmp	ip, #0
 2013 0048 18BF     		it	ne
 2014 004a 83F00103 		eorne	r3, r3, #1
 2015 004e 002A     		cmp	r2, #0
 2016 0050 18BF     		it	ne
 2017 0052 83F00103 		eorne	r3, r3, #1
 2018              		.loc 1 1054 44 view .LVU624
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 56


 2019 0056 94F89C10 		ldrb	r1, [r4, #156]	@ zero_extendqisi2
 2020              		.loc 1 1054 66 view .LVU625
 2021 005a 0039     		subs	r1, r1, #0
 2022 005c 18BF     		it	ne
 2023 005e 0121     		movne	r1, #1
1052:Src/BLDC_controller.c ****     (rtU->b_hallC != 0) ^ (rtDW->UnitDelay3_DSTATE_fy != 0) ^
 2024              		.loc 1 1052 23 view .LVU626
 2025 0060 81EA0302 		eor	r2, r1, r3
 2026              	.LVL178:
1055:Src/BLDC_controller.c **** 
1056:Src/BLDC_controller.c ****   /* If: '<S13>/If2' incorporates:
1057:Src/BLDC_controller.c ****    *  If: '<S3>/If2'
1058:Src/BLDC_controller.c ****    *  Inport: '<S17>/z_counterRawPrev'
1059:Src/BLDC_controller.c ****    *  UnitDelay: '<S13>/UnitDelay3'
1060:Src/BLDC_controller.c ****    */
1061:Src/BLDC_controller.c ****   if (rtb_LogicalOperator) {
 2027              		.loc 1 1061 3 is_stmt 1 view .LVU627
 2028              		.loc 1 1061 6 is_stmt 0 view .LVU628
 2029 0064 9942     		cmp	r1, r3
 2030 0066 56D0     		beq	.L169
1062:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_03_Direction_Detection' incorporates:
1063:Src/BLDC_controller.c ****      *  ActionPort: '<S12>/Action Port'
1064:Src/BLDC_controller.c ****      */
1065:Src/BLDC_controller.c ****     /* UnitDelay: '<S12>/UnitDelay3' */
1066:Src/BLDC_controller.c ****     UnitDelay3 = rtDW->Switch2_e;
 2031              		.loc 1 1066 5 is_stmt 1 view .LVU629
 2032              		.loc 1 1066 16 is_stmt 0 view .LVU630
 2033 0068 94F98E00 		ldrsb	r0, [r4, #142]
 2034              	.LVL179:
1067:Src/BLDC_controller.c **** 
1068:Src/BLDC_controller.c ****     /* Sum: '<S12>/Sum2' incorporates:
1069:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
1070:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
1071:Src/BLDC_controller.c ****      *  UnitDelay: '<S12>/UnitDelay2'
1072:Src/BLDC_controller.c ****      */
1073:Src/BLDC_controller.c ****     rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] -
 2035              		.loc 1 1073 5 is_stmt 1 view .LVU631
 2036              		.loc 1 1073 55 is_stmt 0 view .LVU632
 2037 006c B54B     		ldr	r3, .L468
 2038 006e 5B44     		add	r3, r3, fp
 2039 0070 93F98817 		ldrsb	r1, [r3, #1928]
 2040 0074 CBB2     		uxtb	r3, r1
1074:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2041              		.loc 1 1074 31 view .LVU633
 2042 0076 94F88FC0 		ldrb	ip, [r4, #143]	@ zero_extendqisi2
1073:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2043              		.loc 1 1073 61 view .LVU634
 2044 007a A3EB0C03 		sub	r3, r3, ip
1073:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2045              		.loc 1 1073 16 view .LVU635
 2046 007e 5BB2     		sxtb	r3, r3
 2047              	.LVL180:
1075:Src/BLDC_controller.c **** 
1076:Src/BLDC_controller.c ****     /* Switch: '<S12>/Switch2' incorporates:
1077:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant20'
1078:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant23'
1079:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant24'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 57


1080:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant8'
1081:Src/BLDC_controller.c ****      *  Logic: '<S12>/Logical Operator3'
1082:Src/BLDC_controller.c ****      *  RelationalOperator: '<S12>/Relational Operator1'
1083:Src/BLDC_controller.c ****      *  RelationalOperator: '<S12>/Relational Operator6'
1084:Src/BLDC_controller.c ****      */
1085:Src/BLDC_controller.c ****     if ((rtb_Sum2_h == 1) || (rtb_Sum2_h == -5)) {
 2048              		.loc 1 1085 5 is_stmt 1 view .LVU636
 2049              		.loc 1 1085 8 is_stmt 0 view .LVU637
 2050 0080 012B     		cmp	r3, #1
 2051 0082 06D0     		beq	.L170
 2052              		.loc 1 1085 27 discriminator 1 view .LVU638
 2053 0084 13F1050F 		cmn	r3, #5
 2054 0088 03D0     		beq	.L170
1086:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
1087:Src/BLDC_controller.c ****     } else {
1088:Src/BLDC_controller.c ****       rtDW->Switch2_e = -1;
 2055              		.loc 1 1088 7 is_stmt 1 view .LVU639
 2056              		.loc 1 1088 23 is_stmt 0 view .LVU640
 2057 008a FF23     		movs	r3, #255
 2058              	.LVL181:
 2059              		.loc 1 1088 23 view .LVU641
 2060 008c 84F88E30 		strb	r3, [r4, #142]
 2061 0090 02E0     		b	.L172
 2062              	.LVL182:
 2063              	.L170:
1086:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2064              		.loc 1 1086 7 is_stmt 1 view .LVU642
1086:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2065              		.loc 1 1086 23 is_stmt 0 view .LVU643
 2066 0092 0123     		movs	r3, #1
 2067              	.LVL183:
1086:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2068              		.loc 1 1086 23 view .LVU644
 2069 0094 84F88E30 		strb	r3, [r4, #142]
 2070              	.L172:
1089:Src/BLDC_controller.c ****     }
1090:Src/BLDC_controller.c **** 
1091:Src/BLDC_controller.c ****     /* End of Switch: '<S12>/Switch2' */
1092:Src/BLDC_controller.c **** 
1093:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S12>/UnitDelay2' incorporates:
1094:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
1095:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
1096:Src/BLDC_controller.c ****      */
1097:Src/BLDC_controller.c ****     rtDW->UnitDelay2_DSTATE_b = rtConstP.vec_hallToPos_Value[Sum];
 2071              		.loc 1 1097 5 is_stmt 1 view .LVU645
 2072              		.loc 1 1097 31 is_stmt 0 view .LVU646
 2073 0098 84F88F10 		strb	r1, [r4, #143]
1098:Src/BLDC_controller.c **** 
1099:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_03_Direction_Detection' */
1100:Src/BLDC_controller.c **** 
1101:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S13>/Raw_Motor_Speed_Estimation' incorporates:
1102:Src/BLDC_controller.c ****      *  ActionPort: '<S17>/Action Port'
1103:Src/BLDC_controller.c ****      */
1104:Src/BLDC_controller.c ****     rtDW->z_counterRawPrev = rtDW->UnitDelay3_DSTATE;
 2074              		.loc 1 1104 5 is_stmt 1 view .LVU647
 2075              		.loc 1 1104 34 is_stmt 0 view .LVU648
 2076 009c B4F98010 		ldrsh	r1, [r4, #128]
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 58


 2077              	.LVL184:
 2078              		.loc 1 1104 28 view .LVU649
 2079 00a0 A4F85610 		strh	r1, [r4, #86]	@ movhi
1105:Src/BLDC_controller.c **** 
1106:Src/BLDC_controller.c ****     /* Sum: '<S17>/Sum7' incorporates:
1107:Src/BLDC_controller.c ****      *  Inport: '<S17>/z_counterRawPrev'
1108:Src/BLDC_controller.c ****      *  UnitDelay: '<S13>/UnitDelay3'
1109:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay4'
1110:Src/BLDC_controller.c ****      */
1111:Src/BLDC_controller.c ****     Switch2 = (int16_T)(rtDW->z_counterRawPrev - rtDW->UnitDelay4_DSTATE);
 2080              		.loc 1 1111 5 is_stmt 1 view .LVU650
 2081              		.loc 1 1111 29 is_stmt 0 view .LVU651
 2082 00a4 1FFA81FE 		uxth	lr, r1
 2083              		.loc 1 1111 54 view .LVU652
 2084 00a8 B4F882C0 		ldrh	ip, [r4, #130]
 2085              	.LVL185:
 2086              		.loc 1 1111 48 view .LVU653
 2087 00ac AEEB0C03 		sub	r3, lr, ip
 2088              		.loc 1 1111 13 view .LVU654
 2089 00b0 1BB2     		sxth	r3, r3
 2090              	.LVL186:
1112:Src/BLDC_controller.c **** 
1113:Src/BLDC_controller.c ****     /* Abs: '<S17>/Abs2' */
1114:Src/BLDC_controller.c ****     if (Switch2 < 0) {
 2091              		.loc 1 1114 5 is_stmt 1 view .LVU655
 2092              		.loc 1 1114 8 is_stmt 0 view .LVU656
 2093 00b2 002B     		cmp	r3, #0
 2094 00b4 43DB     		blt	.L434
 2095              	.LVL187:
 2096              	.L173:
1115:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)-Switch2;
1116:Src/BLDC_controller.c ****     } else {
1117:Src/BLDC_controller.c ****       rtb_Switch1_l = Switch2;
1118:Src/BLDC_controller.c ****     }
1119:Src/BLDC_controller.c **** 
1120:Src/BLDC_controller.c ****     /* End of Abs: '<S17>/Abs2' */
1121:Src/BLDC_controller.c **** 
1122:Src/BLDC_controller.c ****     /* Relay: '<S17>/dz_cntTrnsDet' */
1123:Src/BLDC_controller.c ****     if (rtb_Switch1_l >= rtP->dz_cntTrnsDetHi) {
 2097              		.loc 1 1123 5 is_stmt 1 view .LVU657
 2098              		.loc 1 1123 29 is_stmt 0 view .LVU658
 2099 00b6 B5F904C0 		ldrsh	ip, [r5, #4]
 2100              	.LVL188:
 2101              		.loc 1 1123 8 view .LVU659
 2102 00ba 9C45     		cmp	ip, r3
 2103 00bc 43DC     		bgt	.L174
1124:Src/BLDC_controller.c ****       rtDW->dz_cntTrnsDet_Mode = true;
 2104              		.loc 1 1124 7 is_stmt 1 view .LVU660
 2105              		.loc 1 1124 32 is_stmt 0 view .LVU661
 2106 00be 0123     		movs	r3, #1
 2107              	.LVL189:
 2108              		.loc 1 1124 32 view .LVU662
 2109 00c0 84F8A930 		strb	r3, [r4, #169]
 2110              	.L175:
1125:Src/BLDC_controller.c ****     } else {
1126:Src/BLDC_controller.c ****       if (rtb_Switch1_l <= rtP->dz_cntTrnsDetLo) {
1127:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 59


1128:Src/BLDC_controller.c ****       }
1129:Src/BLDC_controller.c ****     }
1130:Src/BLDC_controller.c **** 
1131:Src/BLDC_controller.c ****     rtDW->dz_cntTrnsDet = rtDW->dz_cntTrnsDet_Mode;
 2111              		.loc 1 1131 5 is_stmt 1 view .LVU663
 2112              		.loc 1 1131 31 is_stmt 0 view .LVU664
 2113 00c4 94F8A980 		ldrb	r8, [r4, #169]	@ zero_extendqisi2
 2114              		.loc 1 1131 25 view .LVU665
 2115 00c8 84F8A280 		strb	r8, [r4, #162]
1132:Src/BLDC_controller.c **** 
1133:Src/BLDC_controller.c ****     /* End of Relay: '<S17>/dz_cntTrnsDet' */
1134:Src/BLDC_controller.c **** 
1135:Src/BLDC_controller.c ****     /* RelationalOperator: '<S17>/Relational Operator4' */
1136:Src/BLDC_controller.c ****     rtb_RelationalOperator4_d = (rtDW->Switch2_e != UnitDelay3);
 2116              		.loc 1 1136 5 is_stmt 1 view .LVU666
 2117              		.loc 1 1136 38 is_stmt 0 view .LVU667
 2118 00cc 94F98E30 		ldrsb	r3, [r4, #142]
 2119              		.loc 1 1136 50 view .LVU668
 2120 00d0 8342     		cmp	r3, r0
 2121 00d2 14BF     		ite	ne
 2122 00d4 4FF0010C 		movne	ip, #1
 2123 00d8 4FF0000C 		moveq	ip, #0
 2124              	.LVL190:
1137:Src/BLDC_controller.c **** 
1138:Src/BLDC_controller.c ****     /* Switch: '<S17>/Switch3' incorporates:
1139:Src/BLDC_controller.c ****      *  Constant: '<S17>/Constant4'
1140:Src/BLDC_controller.c ****      *  Logic: '<S17>/Logical Operator1'
1141:Src/BLDC_controller.c ****      *  Switch: '<S17>/Switch1'
1142:Src/BLDC_controller.c ****      *  Switch: '<S17>/Switch2'
1143:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay1'
1144:Src/BLDC_controller.c ****      */
1145:Src/BLDC_controller.c ****     if (rtb_RelationalOperator4_d && rtDW->UnitDelay1_DSTATE_n) {
 2125              		.loc 1 1145 5 is_stmt 1 view .LVU669
 2126              		.loc 1 1145 8 is_stmt 0 view .LVU670
 2127 00dc 04D0     		beq	.L176
 2128              		.loc 1 1145 42 discriminator 1 view .LVU671
 2129 00de 94F8A790 		ldrb	r9, [r4, #167]	@ zero_extendqisi2
 2130              		.loc 1 1145 35 discriminator 1 view .LVU672
 2131 00e2 B9F1000F 		cmp	r9, #0
 2132 00e6 56D1     		bne	.L347
 2133              	.L176:
1146:Src/BLDC_controller.c ****       rtb_Switch1_l = 0;
1147:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2134              		.loc 1 1147 12 is_stmt 1 view .LVU673
 2135              		.loc 1 1147 15 is_stmt 0 view .LVU674
 2136 00e8 8342     		cmp	r3, r0
 2137 00ea 34D0     		beq	.L178
1148:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch2' incorporates:
1149:Src/BLDC_controller.c ****        *  UnitDelay: '<S13>/UnitDelay4'
1150:Src/BLDC_controller.c ****        */
1151:Src/BLDC_controller.c ****       rtb_Switch1_l = rtDW->UnitDelay4_DSTATE_e;
 2138              		.loc 1 1151 7 is_stmt 1 view .LVU675
 2139              		.loc 1 1151 21 is_stmt 0 view .LVU676
 2140 00ec B4F98A00 		ldrsh	r0, [r4, #138]
 2141              	.LVL191:
 2142              	.L177:
1152:Src/BLDC_controller.c ****     } else if (rtDW->dz_cntTrnsDet) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 60


1153:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
1154:Src/BLDC_controller.c ****        *  Constant: '<S17>/cf_speedCoef'
1155:Src/BLDC_controller.c ****        *  Product: '<S17>/Divide14'
1156:Src/BLDC_controller.c ****        *  Switch: '<S17>/Switch2'
1157:Src/BLDC_controller.c ****        */
1158:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)((rtP->cf_speedCoef << 4) /
1159:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
1160:Src/BLDC_controller.c ****     } else {
1161:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
1162:Src/BLDC_controller.c ****        *  Constant: '<S17>/cf_speedCoef'
1163:Src/BLDC_controller.c ****        *  Gain: '<S17>/g_Ha'
1164:Src/BLDC_controller.c ****        *  Product: '<S17>/Divide13'
1165:Src/BLDC_controller.c ****        *  Sum: '<S17>/Sum13'
1166:Src/BLDC_controller.c ****        *  Switch: '<S17>/Switch2'
1167:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay2'
1168:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay3'
1169:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay5'
1170:Src/BLDC_controller.c ****        */
1171:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)(((uint16_T)(rtP->cf_speedCoef << 2) << 4) /
1172:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
1173:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
1174:Src/BLDC_controller.c ****     }
1175:Src/BLDC_controller.c **** 
1176:Src/BLDC_controller.c ****     /* End of Switch: '<S17>/Switch3' */
1177:Src/BLDC_controller.c **** 
1178:Src/BLDC_controller.c ****     /* Product: '<S17>/Divide11' */
1179:Src/BLDC_controller.c ****     rtDW->Divide11 = (int16_T)(rtb_Switch1_l * rtDW->Switch2_e);
 2143              		.loc 1 1179 5 is_stmt 1 view .LVU677
 2144              		.loc 1 1179 52 is_stmt 0 view .LVU678
 2145 00f0 9BB2     		uxth	r3, r3
 2146              		.loc 1 1179 46 view .LVU679
 2147 00f2 00FB03F3 		mul	r3, r0, r3
 2148              		.loc 1 1179 20 view .LVU680
 2149 00f6 A4F87A30 		strh	r3, [r4, #122]	@ movhi
1180:Src/BLDC_controller.c **** 
1181:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay4' */
1182:Src/BLDC_controller.c ****     rtDW->UnitDelay4_DSTATE = rtDW->z_counterRawPrev;
 2150              		.loc 1 1182 5 is_stmt 1 view .LVU681
 2151              		.loc 1 1182 29 is_stmt 0 view .LVU682
 2152 00fa A4F88210 		strh	r1, [r4, #130]	@ movhi
 2153              	.LVL192:
1183:Src/BLDC_controller.c **** 
1184:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay2' incorporates:
1185:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay3'
1186:Src/BLDC_controller.c ****      */
1187:Src/BLDC_controller.c ****     rtDW->UnitDelay2_DSTATE = rtDW->UnitDelay3_DSTATE_o;
 2154              		.loc 1 1187 5 is_stmt 1 view .LVU683
 2155              		.loc 1 1187 35 is_stmt 0 view .LVU684
 2156 00fe B4F98630 		ldrsh	r3, [r4, #134]
 2157              		.loc 1 1187 29 view .LVU685
 2158 0102 A4F88430 		strh	r3, [r4, #132]	@ movhi
1188:Src/BLDC_controller.c **** 
1189:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay3' incorporates:
1190:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay5'
1191:Src/BLDC_controller.c ****      */
1192:Src/BLDC_controller.c ****     rtDW->UnitDelay3_DSTATE_o = rtDW->UnitDelay5_DSTATE;
 2159              		.loc 1 1192 5 is_stmt 1 view .LVU686
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 61


 2160              		.loc 1 1192 37 is_stmt 0 view .LVU687
 2161 0106 B4F98830 		ldrsh	r3, [r4, #136]
 2162              		.loc 1 1192 31 view .LVU688
 2163 010a A4F88630 		strh	r3, [r4, #134]	@ movhi
1193:Src/BLDC_controller.c **** 
1194:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay5' */
1195:Src/BLDC_controller.c ****     rtDW->UnitDelay5_DSTATE = rtDW->z_counterRawPrev;
 2164              		.loc 1 1195 5 is_stmt 1 view .LVU689
 2165              		.loc 1 1195 29 is_stmt 0 view .LVU690
 2166 010e A4F88810 		strh	r1, [r4, #136]	@ movhi
1196:Src/BLDC_controller.c **** 
1197:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay1' */
1198:Src/BLDC_controller.c ****     rtDW->UnitDelay1_DSTATE_n = rtb_RelationalOperator4_d;
 2167              		.loc 1 1198 5 is_stmt 1 view .LVU691
 2168              		.loc 1 1198 31 is_stmt 0 view .LVU692
 2169 0112 84F8A7C0 		strb	ip, [r4, #167]
 2170              	.LVL193:
 2171              	.L169:
1199:Src/BLDC_controller.c **** 
1200:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
1201:Src/BLDC_controller.c ****   }
1202:Src/BLDC_controller.c **** 
1203:Src/BLDC_controller.c ****   /* End of If: '<S13>/If2' */
1204:Src/BLDC_controller.c **** 
1205:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<S13>/Counter' */
1206:Src/BLDC_controller.c **** 
1207:Src/BLDC_controller.c ****   /* Constant: '<S13>/Constant6' incorporates:
1208:Src/BLDC_controller.c ****    *  Constant: '<S13>/z_maxCntRst2'
1209:Src/BLDC_controller.c ****    */
1210:Src/BLDC_controller.c ****   rtb_Switch1_l = (int16_T) Counter(1, rtP->z_maxCntRst, rtb_LogicalOperator,
 2172              		.loc 1 1210 3 is_stmt 1 view .LVU693
 2173              		.loc 1 1210 29 is_stmt 0 view .LVU694
 2174 0116 04F14003 		add	r3, r4, #64
 2175 011a B5F90A10 		ldrsh	r1, [r5, #10]
 2176 011e 0120     		movs	r0, #1
 2177 0120 FFF7FEFF 		bl	Counter
 2178              	.LVL194:
 2179              		.loc 1 1210 29 view .LVU695
 2180 0124 0C90     		str	r0, [sp, #48]
 2181              	.LVL195:
1211:Src/BLDC_controller.c ****     &rtDW->Counter_e);
1212:Src/BLDC_controller.c **** 
1213:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<S13>/Counter' */
1214:Src/BLDC_controller.c **** 
1215:Src/BLDC_controller.c ****   /* Switch: '<S13>/Switch2' incorporates:
1216:Src/BLDC_controller.c ****    *  Constant: '<S13>/Constant4'
1217:Src/BLDC_controller.c ****    *  Constant: '<S13>/z_maxCntRst'
1218:Src/BLDC_controller.c ****    *  RelationalOperator: '<S13>/Relational Operator2'
1219:Src/BLDC_controller.c ****    */
1220:Src/BLDC_controller.c ****   if (rtb_Switch1_l > rtP->z_maxCntRst) {
 2182              		.loc 1 1220 3 is_stmt 1 view .LVU696
 2183              		.loc 1 1220 26 is_stmt 0 view .LVU697
 2184 0126 B5F90A30 		ldrsh	r3, [r5, #10]
 2185              		.loc 1 1220 6 view .LVU698
 2186 012a 8342     		cmp	r3, r0
 2187 012c 39DB     		blt	.L348
1221:Src/BLDC_controller.c ****     Switch2 = 0;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 62


1222:Src/BLDC_controller.c ****   } else {
1223:Src/BLDC_controller.c ****     Switch2 = rtDW->Divide11;
 2188              		.loc 1 1223 5 is_stmt 1 view .LVU699
 2189              		.loc 1 1223 13 is_stmt 0 view .LVU700
 2190 012e B4F97A30 		ldrsh	r3, [r4, #122]
 2191 0132 0B93     		str	r3, [sp, #44]
 2192              	.LVL196:
1224:Src/BLDC_controller.c ****   }
1225:Src/BLDC_controller.c **** 
1226:Src/BLDC_controller.c ****   /* End of Switch: '<S13>/Switch2' */
1227:Src/BLDC_controller.c **** 
1228:Src/BLDC_controller.c ****   /* Abs: '<S13>/Abs5' */
1229:Src/BLDC_controller.c ****   if (Switch2 < 0) {
 2193              		.loc 1 1229 3 is_stmt 1 view .LVU701
 2194              		.loc 1 1229 6 is_stmt 0 view .LVU702
 2195 0134 002B     		cmp	r3, #0
 2196 0136 30DB     		blt	.L435
1223:Src/BLDC_controller.c ****   }
 2197              		.loc 1 1223 13 view .LVU703
 2198 0138 0B9B     		ldr	r3, [sp, #44]
1223:Src/BLDC_controller.c ****   }
 2199              		.loc 1 1223 13 view .LVU704
 2200 013a 0793     		str	r3, [sp, #28]
 2201 013c 34E0     		b	.L180
 2202              	.LVL197:
 2203              	.L434:
1115:Src/BLDC_controller.c ****     } else {
 2204              		.loc 1 1115 7 is_stmt 1 view .LVU705
1115:Src/BLDC_controller.c ****     } else {
 2205              		.loc 1 1115 23 is_stmt 0 view .LVU706
 2206 013e ACEB0E03 		sub	r3, ip, lr
 2207              	.LVL198:
1115:Src/BLDC_controller.c ****     } else {
 2208              		.loc 1 1115 21 view .LVU707
 2209 0142 1BB2     		sxth	r3, r3
 2210              	.LVL199:
1115:Src/BLDC_controller.c ****     } else {
 2211              		.loc 1 1115 21 view .LVU708
 2212 0144 B7E7     		b	.L173
 2213              	.LVL200:
 2214              	.L174:
1126:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2215              		.loc 1 1126 7 is_stmt 1 view .LVU709
1126:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2216              		.loc 1 1126 31 is_stmt 0 view .LVU710
 2217 0146 B5F906C0 		ldrsh	ip, [r5, #6]
1126:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2218              		.loc 1 1126 10 view .LVU711
 2219 014a 9C45     		cmp	ip, r3
 2220 014c BADB     		blt	.L175
1127:Src/BLDC_controller.c ****       }
 2221              		.loc 1 1127 9 is_stmt 1 view .LVU712
1127:Src/BLDC_controller.c ****       }
 2222              		.loc 1 1127 34 is_stmt 0 view .LVU713
 2223 014e 0023     		movs	r3, #0
 2224              	.LVL201:
1127:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 63


 2225              		.loc 1 1127 34 view .LVU714
 2226 0150 84F8A930 		strb	r3, [r4, #169]
 2227 0154 B6E7     		b	.L175
 2228              	.LVL202:
 2229              	.L178:
1152:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
 2230              		.loc 1 1152 12 is_stmt 1 view .LVU715
1152:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
 2231              		.loc 1 1152 15 is_stmt 0 view .LVU716
 2232 0156 B8F1000F 		cmp	r8, #0
 2233 015a 05D0     		beq	.L179
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2234              		.loc 1 1158 7 is_stmt 1 view .LVU717
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2235              		.loc 1 1158 37 is_stmt 0 view .LVU718
 2236 015c A889     		ldrh	r0, [r5, #12]
 2237              	.LVL203:
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2238              		.loc 1 1158 52 view .LVU719
 2239 015e 0001     		lsls	r0, r0, #4
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2240              		.loc 1 1158 58 view .LVU720
 2241 0160 90FBF1F0 		sdiv	r0, r0, r1
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2242              		.loc 1 1158 21 view .LVU721
 2243 0164 00B2     		sxth	r0, r0
 2244              	.LVL204:
1158:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2245              		.loc 1 1158 21 view .LVU722
 2246 0166 C3E7     		b	.L177
 2247              	.LVL205:
 2248              	.L179:
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2249              		.loc 1 1171 7 is_stmt 1 view .LVU723
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2250              		.loc 1 1171 48 is_stmt 0 view .LVU724
 2251 0168 A889     		ldrh	r0, [r5, #12]
 2252              	.LVL206:
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2253              		.loc 1 1171 34 view .LVU725
 2254 016a 8000     		lsls	r0, r0, #2
 2255 016c 80B2     		uxth	r0, r0
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2256              		.loc 1 1171 69 view .LVU726
 2257 016e 0001     		lsls	r0, r0, #4
1172:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2258              		.loc 1 1172 25 view .LVU727
 2259 0170 B4F88480 		ldrh	r8, [r4, #132]
1172:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2260              		.loc 1 1172 51 view .LVU728
 2261 0174 B4F88690 		ldrh	r9, [r4, #134]
1172:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2262              		.loc 1 1172 45 view .LVU729
 2263 0178 C844     		add	r8, r8, r9
 2264 017a 1FFA88F8 		uxth	r8, r8
1173:Src/BLDC_controller.c ****     }
 2265              		.loc 1 1173 24 view .LVU730
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 64


 2266 017e B4F88890 		ldrh	r9, [r4, #136]
1172:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2267              		.loc 1 1172 74 view .LVU731
 2268 0182 C844     		add	r8, r8, r9
 2269 0184 1FFA88F8 		uxth	r8, r8
1173:Src/BLDC_controller.c ****     }
 2270              		.loc 1 1173 45 view .LVU732
 2271 0188 C644     		add	lr, lr, r8
 2272              	.LVL207:
1172:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2273              		.loc 1 1172 9 view .LVU733
 2274 018a 0FFA8EFE 		sxth	lr, lr
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2275              		.loc 1 1171 75 view .LVU734
 2276 018e 90FBFEF0 		sdiv	r0, r0, lr
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2277              		.loc 1 1171 21 view .LVU735
 2278 0192 00B2     		sxth	r0, r0
 2279              	.LVL208:
1171:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2280              		.loc 1 1171 21 view .LVU736
 2281 0194 ACE7     		b	.L177
 2282              	.LVL209:
 2283              	.L347:
1146:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2284              		.loc 1 1146 21 view .LVU737
 2285 0196 0020     		movs	r0, #0
 2286              	.LVL210:
1146:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2287              		.loc 1 1146 21 view .LVU738
 2288 0198 AAE7     		b	.L177
 2289              	.LVL211:
 2290              	.L435:
1230:Src/BLDC_controller.c ****     Abs5 = (int16_T)-Switch2;
 2291              		.loc 1 1230 5 is_stmt 1 view .LVU739
 2292              		.loc 1 1230 12 is_stmt 0 view .LVU740
 2293 019a 5B42     		rsbs	r3, r3, #0
 2294              	.LVL212:
 2295              		.loc 1 1230 10 view .LVU741
 2296 019c 1BB2     		sxth	r3, r3
 2297 019e 0793     		str	r3, [sp, #28]
 2298              	.LVL213:
 2299              		.loc 1 1230 10 view .LVU742
 2300 01a0 02E0     		b	.L180
 2301              	.LVL214:
 2302              	.L348:
1221:Src/BLDC_controller.c ****   } else {
 2303              		.loc 1 1221 13 view .LVU743
 2304 01a2 0023     		movs	r3, #0
 2305 01a4 0B93     		str	r3, [sp, #44]
 2306 01a6 0793     		str	r3, [sp, #28]
 2307              	.L180:
 2308              	.LVL215:
1231:Src/BLDC_controller.c ****   } else {
1232:Src/BLDC_controller.c ****     Abs5 = Switch2;
1233:Src/BLDC_controller.c ****   }
1234:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 65


1235:Src/BLDC_controller.c ****   /* End of Abs: '<S13>/Abs5' */
1236:Src/BLDC_controller.c **** 
1237:Src/BLDC_controller.c ****   /* Relay: '<S13>/n_commDeacv' */
1238:Src/BLDC_controller.c ****   if (Abs5 >= rtP->n_commDeacvHi) {
 2309              		.loc 1 1238 3 is_stmt 1 view .LVU744
 2310              		.loc 1 1238 18 is_stmt 0 view .LVU745
 2311 01a8 B5F9D430 		ldrsh	r3, [r5, #212]
 2312              		.loc 1 1238 6 view .LVU746
 2313 01ac 079A     		ldr	r2, [sp, #28]
 2314 01ae 9342     		cmp	r3, r2
 2315 01b0 0DDC     		bgt	.L181
1239:Src/BLDC_controller.c ****     rtDW->n_commDeacv_Mode = true;
 2316              		.loc 1 1239 5 is_stmt 1 view .LVU747
 2317              		.loc 1 1239 28 is_stmt 0 view .LVU748
 2318 01b2 0123     		movs	r3, #1
 2319 01b4 84F8A830 		strb	r3, [r4, #168]
 2320              	.L182:
1240:Src/BLDC_controller.c ****   } else {
1241:Src/BLDC_controller.c ****     if (Abs5 <= rtP->n_commAcvLo) {
1242:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
1243:Src/BLDC_controller.c ****     }
1244:Src/BLDC_controller.c ****   }
1245:Src/BLDC_controller.c **** 
1246:Src/BLDC_controller.c ****   /* Logic: '<S13>/Logical Operator3' incorporates:
1247:Src/BLDC_controller.c ****    *  Constant: '<S13>/b_angleMeasEna'
1248:Src/BLDC_controller.c ****    *  Logic: '<S13>/Logical Operator1'
1249:Src/BLDC_controller.c ****    *  Logic: '<S13>/Logical Operator2'
1250:Src/BLDC_controller.c ****    *  Relay: '<S13>/n_commDeacv'
1251:Src/BLDC_controller.c ****    */
1252:Src/BLDC_controller.c ****   rtb_LogicalOperator = (rtP->b_angleMeasEna || (rtDW->n_commDeacv_Mode &&
 2321              		.loc 1 1252 3 is_stmt 1 view .LVU749
 2322              		.loc 1 1252 29 is_stmt 0 view .LVU750
 2323 01b8 95F8FB30 		ldrb	r3, [r5, #251]	@ zero_extendqisi2
 2324              		.loc 1 1252 46 view .LVU751
 2325 01bc 83B9     		cbnz	r3, .L350
 2326              		.loc 1 1252 54 discriminator 2 view .LVU752
 2327 01be 94F8A820 		ldrb	r2, [r4, #168]	@ zero_extendqisi2
 2328              		.loc 1 1252 46 discriminator 2 view .LVU753
 2329 01c2 5AB3     		cbz	r2, .L351
1253:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2330              		.loc 1 1253 11 discriminator 3 view .LVU754
 2331 01c4 94F8A220 		ldrb	r2, [r4, #162]	@ zero_extendqisi2
1252:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2332              		.loc 1 1252 73 discriminator 3 view .LVU755
 2333 01c8 52B3     		cbz	r2, .L352
1252:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2334              		.loc 1 1252 46 view .LVU756
 2335 01ca 0022     		movs	r2, #0
 2336 01cc 09E0     		b	.L183
 2337              	.L181:
1241:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2338              		.loc 1 1241 5 is_stmt 1 view .LVU757
1241:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2339              		.loc 1 1241 20 is_stmt 0 view .LVU758
 2340 01ce B5F9D230 		ldrsh	r3, [r5, #210]
1241:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2341              		.loc 1 1241 8 view .LVU759
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 66


 2342 01d2 079A     		ldr	r2, [sp, #28]
 2343 01d4 9342     		cmp	r3, r2
 2344 01d6 EFDB     		blt	.L182
1242:Src/BLDC_controller.c ****     }
 2345              		.loc 1 1242 7 is_stmt 1 view .LVU760
1242:Src/BLDC_controller.c ****     }
 2346              		.loc 1 1242 30 is_stmt 0 view .LVU761
 2347 01d8 0023     		movs	r3, #0
 2348 01da 84F8A830 		strb	r3, [r4, #168]
 2349 01de EBE7     		b	.L182
 2350              	.L350:
1252:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2351              		.loc 1 1252 46 view .LVU762
 2352 01e0 0122     		movs	r2, #1
 2353              	.L183:
1252:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2354              		.loc 1 1252 23 discriminator 8 view .LVU763
 2355 01e2 D2B2     		uxtb	r2, r2
 2356 01e4 0892     		str	r2, [sp, #32]
 2357              	.LVL216:
1254:Src/BLDC_controller.c **** 
1255:Src/BLDC_controller.c ****   /* UnitDelay: '<S2>/UnitDelay2' */
1256:Src/BLDC_controller.c ****   rtb_RelationalOperator4_d = rtDW->UnitDelay2_DSTATE_c;
 2358              		.loc 1 1256 3 is_stmt 1 discriminator 8 view .LVU764
 2359              		.loc 1 1256 29 is_stmt 0 discriminator 8 view .LVU765
 2360 01e6 94F8A320 		ldrb	r2, [r4, #163]	@ zero_extendqisi2
 2361 01ea 0D92     		str	r2, [sp, #52]
 2362              	.LVL217:
1257:Src/BLDC_controller.c **** 
1258:Src/BLDC_controller.c ****   /* UnitDelay: '<S2>/UnitDelay5' */
1259:Src/BLDC_controller.c ****   rtb_UnitDelay5_e = rtDW->UnitDelay5_DSTATE_m;
 2363              		.loc 1 1259 3 is_stmt 1 discriminator 8 view .LVU766
 2364              		.loc 1 1259 20 is_stmt 0 discriminator 8 view .LVU767
 2365 01ec 94F8A420 		ldrb	r2, [r4, #164]	@ zero_extendqisi2
 2366 01f0 0E92     		str	r2, [sp, #56]
 2367              	.LVL218:
1260:Src/BLDC_controller.c **** 
1261:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S1>/Data Type Conversion2' incorporates:
1262:Src/BLDC_controller.c ****    *  Inport: '<Root>/r_inpTgt'
1263:Src/BLDC_controller.c ****    */
1264:Src/BLDC_controller.c ****   DataTypeConversion2 = (int16_T)(rtU->r_inpTgt << 4);
 2368              		.loc 1 1264 3 is_stmt 1 discriminator 8 view .LVU768
 2369              		.loc 1 1264 38 is_stmt 0 discriminator 8 view .LVU769
 2370 01f2 B6F90220 		ldrsh	r2, [r6, #2]
 2371              		.loc 1 1264 49 discriminator 8 view .LVU770
 2372 01f6 1201     		lsls	r2, r2, #4
 2373 01f8 0F92     		str	r2, [sp, #60]
 2374              		.loc 1 1264 23 discriminator 8 view .LVU771
 2375 01fa 12B2     		sxth	r2, r2
 2376 01fc 0992     		str	r2, [sp, #36]
 2377              	.LVL219:
1265:Src/BLDC_controller.c **** 
1266:Src/BLDC_controller.c ****   /* Saturate: '<S1>/Saturation' incorporates:
1267:Src/BLDC_controller.c ****    *  Inport: '<Root>/i_phaAB'
1268:Src/BLDC_controller.c ****    */
1269:Src/BLDC_controller.c ****   rtb_Gain3 = rtU->i_phaAB << 4;
 2378              		.loc 1 1269 3 is_stmt 1 discriminator 8 view .LVU772
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 67


 2379              		.loc 1 1269 18 is_stmt 0 discriminator 8 view .LVU773
 2380 01fe B6F90820 		ldrsh	r2, [r6, #8]
 2381              		.loc 1 1269 13 discriminator 8 view .LVU774
 2382 0202 4FEA021A 		lsl	r10, r2, #4
 2383              	.LVL220:
1270:Src/BLDC_controller.c ****   if (rtb_Gain3 >= 27200) {
 2384              		.loc 1 1270 3 is_stmt 1 discriminator 8 view .LVU775
 2385              		.loc 1 1270 6 is_stmt 0 discriminator 8 view .LVU776
 2386 0206 46F63F21 		movw	r1, #27199
 2387 020a B1EB021F 		cmp	r1, r2, lsl #4
 2388 020e 09DB     		blt	.L353
1271:Src/BLDC_controller.c ****     rtb_Saturation = 27200;
1272:Src/BLDC_controller.c ****   } else if (rtb_Gain3 <= -27200) {
 2389              		.loc 1 1272 10 is_stmt 1 view .LVU777
 2390              		.loc 1 1272 13 is_stmt 0 view .LVU778
 2391 0210 4D4A     		ldr	r2, .L468+4
 2392 0212 9245     		cmp	r10, r2
 2393 0214 17DB     		blt	.L354
1273:Src/BLDC_controller.c ****     rtb_Saturation = -27200;
1274:Src/BLDC_controller.c ****   } else {
1275:Src/BLDC_controller.c ****     rtb_Saturation = (int16_T)(rtU->i_phaAB << 4);
 2394              		.loc 1 1275 5 is_stmt 1 view .LVU779
 2395              		.loc 1 1275 20 is_stmt 0 view .LVU780
 2396 0216 0FFA8AFA 		sxth	r10, r10
 2397              	.LVL221:
 2398              		.loc 1 1275 20 view .LVU781
 2399 021a 05E0     		b	.L184
 2400              	.LVL222:
 2401              	.L351:
1252:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2402              		.loc 1 1252 46 view .LVU782
 2403 021c 0022     		movs	r2, #0
 2404 021e E0E7     		b	.L183
 2405              	.L352:
 2406 0220 0122     		movs	r2, #1
 2407 0222 DEE7     		b	.L183
 2408              	.LVL223:
 2409              	.L353:
1271:Src/BLDC_controller.c ****     rtb_Saturation = 27200;
 2410              		.loc 1 1271 20 view .LVU783
 2411 0224 46F6402A 		movw	r10, #27200
 2412              	.LVL224:
 2413              	.L184:
1276:Src/BLDC_controller.c ****   }
1277:Src/BLDC_controller.c **** 
1278:Src/BLDC_controller.c ****   /* End of Saturate: '<S1>/Saturation' */
1279:Src/BLDC_controller.c **** 
1280:Src/BLDC_controller.c ****   /* Saturate: '<S1>/Saturation1' incorporates:
1281:Src/BLDC_controller.c ****    *  Inport: '<Root>/i_phaBC'
1282:Src/BLDC_controller.c ****    */
1283:Src/BLDC_controller.c ****   rtb_Gain3 = rtU->i_phaBC << 4;
 2414              		.loc 1 1283 3 is_stmt 1 view .LVU784
 2415              		.loc 1 1283 18 is_stmt 0 view .LVU785
 2416 0228 B6F90A20 		ldrsh	r2, [r6, #10]
 2417              		.loc 1 1283 13 view .LVU786
 2418 022c 4FEA0218 		lsl	r8, r2, #4
 2419              	.LVL225:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 68


1284:Src/BLDC_controller.c ****   if (rtb_Gain3 >= 27200) {
 2420              		.loc 1 1284 3 is_stmt 1 view .LVU787
 2421              		.loc 1 1284 6 is_stmt 0 view .LVU788
 2422 0230 46F63F21 		movw	r1, #27199
 2423 0234 B1EB021F 		cmp	r1, r2, lsl #4
 2424 0238 08DB     		blt	.L355
1285:Src/BLDC_controller.c ****     rtb_Saturation1 = 27200;
1286:Src/BLDC_controller.c ****   } else if (rtb_Gain3 <= -27200) {
 2425              		.loc 1 1286 10 is_stmt 1 view .LVU789
 2426              		.loc 1 1286 13 is_stmt 0 view .LVU790
 2427 023a 434A     		ldr	r2, .L468+4
 2428 023c 9045     		cmp	r8, r2
 2429 023e 79DB     		blt	.L356
1287:Src/BLDC_controller.c ****     rtb_Saturation1 = -27200;
1288:Src/BLDC_controller.c ****   } else {
1289:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)(rtU->i_phaBC << 4);
 2430              		.loc 1 1289 5 is_stmt 1 view .LVU791
 2431              		.loc 1 1289 21 is_stmt 0 view .LVU792
 2432 0240 0FFA88F8 		sxth	r8, r8
 2433              	.LVL226:
 2434              		.loc 1 1289 21 view .LVU793
 2435 0244 04E0     		b	.L185
 2436              	.LVL227:
 2437              	.L354:
1273:Src/BLDC_controller.c ****   } else {
 2438              		.loc 1 1273 20 view .LVU794
 2439 0246 DFF804A1 		ldr	r10, .L468+8
 2440              	.LVL228:
1273:Src/BLDC_controller.c ****   } else {
 2441              		.loc 1 1273 20 view .LVU795
 2442 024a EDE7     		b	.L184
 2443              	.LVL229:
 2444              	.L355:
1285:Src/BLDC_controller.c ****     rtb_Saturation1 = 27200;
 2445              		.loc 1 1285 21 view .LVU796
 2446 024c 46F64028 		movw	r8, #27200
 2447              	.LVL230:
 2448              	.L185:
1290:Src/BLDC_controller.c ****   }
1291:Src/BLDC_controller.c **** 
1292:Src/BLDC_controller.c ****   /* End of Saturate: '<S1>/Saturation1' */
1293:Src/BLDC_controller.c **** 
1294:Src/BLDC_controller.c ****   /* If: '<S3>/If1' incorporates:
1295:Src/BLDC_controller.c ****    *  Constant: '<S3>/b_angleMeasEna'
1296:Src/BLDC_controller.c ****    */
1297:Src/BLDC_controller.c ****   if (!rtP->b_angleMeasEna) {
 2449              		.loc 1 1297 3 is_stmt 1 view .LVU797
 2450              		.loc 1 1297 6 is_stmt 0 view .LVU798
 2451 0250 002B     		cmp	r3, #0
 2452 0252 40F09380 		bne	.L186
1298:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_05_Electrical_Angle_Estimation' incorporates:
1299:Src/BLDC_controller.c ****      *  ActionPort: '<S14>/Action Port'
1300:Src/BLDC_controller.c ****      */
1301:Src/BLDC_controller.c ****     /* Switch: '<S14>/Switch2' incorporates:
1302:Src/BLDC_controller.c ****      *  Constant: '<S14>/Constant16'
1303:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide1'
1304:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide3'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 69


1305:Src/BLDC_controller.c ****      *  RelationalOperator: '<S14>/Relational Operator7'
1306:Src/BLDC_controller.c ****      *  Sum: '<S14>/Sum3'
1307:Src/BLDC_controller.c ****      *  Switch: '<S14>/Switch3'
1308:Src/BLDC_controller.c ****      */
1309:Src/BLDC_controller.c ****     if (rtb_LogicalOperator) {
 2453              		.loc 1 1309 5 is_stmt 1 view .LVU799
 2454              		.loc 1 1309 8 is_stmt 0 view .LVU800
 2455 0256 089B     		ldr	r3, [sp, #32]
 2456 0258 002B     		cmp	r3, #0
 2457 025a 7BD0     		beq	.L187
1310:Src/BLDC_controller.c ****       /* MinMax: '<S14>/MinMax' */
1311:Src/BLDC_controller.c ****       rtb_Merge_m = rtb_Switch1_l;
 2458              		.loc 1 1311 7 is_stmt 1 view .LVU801
 2459              	.LVL231:
1312:Src/BLDC_controller.c ****       if (!(rtb_Merge_m < rtDW->z_counterRawPrev)) {
 2460              		.loc 1 1312 7 view .LVU802
 2461              		.loc 1 1312 31 is_stmt 0 view .LVU803
 2462 025c B4F95600 		ldrsh	r0, [r4, #86]
 2463              	.LVL232:
 2464              		.loc 1 1312 10 view .LVU804
 2465 0260 0C9B     		ldr	r3, [sp, #48]
 2466 0262 9842     		cmp	r0, r3
 2467 0264 00DC     		bgt	.L188
1313:Src/BLDC_controller.c ****         rtb_Merge_m = rtDW->z_counterRawPrev;
 2468              		.loc 1 1313 21 view .LVU805
 2469 0266 0346     		mov	r3, r0
 2470              	.L188:
 2471              	.LVL233:
1314:Src/BLDC_controller.c ****       }
1315:Src/BLDC_controller.c **** 
1316:Src/BLDC_controller.c ****       /* End of MinMax: '<S14>/MinMax' */
1317:Src/BLDC_controller.c **** 
1318:Src/BLDC_controller.c ****       /* Switch: '<S14>/Switch3' incorporates:
1319:Src/BLDC_controller.c ****        *  Constant: '<S11>/vec_hallToPos'
1320:Src/BLDC_controller.c ****        *  Constant: '<S14>/Constant16'
1321:Src/BLDC_controller.c ****        *  RelationalOperator: '<S14>/Relational Operator7'
1322:Src/BLDC_controller.c ****        *  Selector: '<S11>/Selector'
1323:Src/BLDC_controller.c ****        *  Sum: '<S14>/Sum1'
1324:Src/BLDC_controller.c ****        */
1325:Src/BLDC_controller.c ****       if (rtDW->Switch2_e == 1) {
 2472              		.loc 1 1325 7 is_stmt 1 view .LVU806
 2473              		.loc 1 1325 15 is_stmt 0 view .LVU807
 2474 0268 94F98E10 		ldrsb	r1, [r4, #142]
 2475              		.loc 1 1325 10 view .LVU808
 2476 026c 0129     		cmp	r1, #1
 2477 026e 64D0     		beq	.L436
1326:Src/BLDC_controller.c ****         rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
1327:Src/BLDC_controller.c ****       } else {
1328:Src/BLDC_controller.c ****         rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] + 1);
 2478              		.loc 1 1328 9 is_stmt 1 view .LVU809
 2479              		.loc 1 1328 59 is_stmt 0 view .LVU810
 2480 0270 344A     		ldr	r2, .L468
 2481 0272 5A44     		add	r2, r2, fp
 2482 0274 92F88827 		ldrb	r2, [r2, #1928]	@ zero_extendqisi2
 2483              		.loc 1 1328 65 view .LVU811
 2484 0278 0132     		adds	r2, r2, #1
 2485              		.loc 1 1328 20 view .LVU812
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 70


 2486 027a 52B2     		sxtb	r2, r2
 2487              	.LVL234:
 2488              	.L190:
1329:Src/BLDC_controller.c ****       }
1330:Src/BLDC_controller.c **** 
1331:Src/BLDC_controller.c ****       rtb_Merge_m = (int16_T)(((int16_T)((int16_T)((rtb_Merge_m << 14) /
 2489              		.loc 1 1331 7 is_stmt 1 view .LVU813
 2490              		.loc 1 1331 65 is_stmt 0 view .LVU814
 2491 027c 9B03     		lsls	r3, r3, #14
 2492              	.LVL235:
 2493              		.loc 1 1331 72 view .LVU815
 2494 027e 93FBF0F3 		sdiv	r3, r3, r0
 2495              		.loc 1 1331 42 view .LVU816
 2496 0282 9BB2     		uxth	r3, r3
1332:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
 2497              		.loc 1 1332 39 view .LVU817
 2498 0284 89B2     		uxth	r1, r1
 2499              		.loc 1 1332 33 view .LVU818
 2500 0286 01FB03F3 		mul	r3, r1, r3
1331:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
 2501              		.loc 1 1331 32 view .LVU819
 2502 028a 1BB2     		sxth	r3, r3
 2503              		.loc 1 1332 52 view .LVU820
 2504 028c 03EB8233 		add	r3, r3, r2, lsl #14
1331:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
 2505              		.loc 1 1331 19 view .LVU821
 2506 0290 43F38F03 		sbfx	r3, r3, #2, #16
 2507              	.LVL236:
 2508              	.L191:
1333:Src/BLDC_controller.c ****     } else {
1334:Src/BLDC_controller.c ****       if (rtDW->Switch2_e == 1) {
1335:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
1336:Src/BLDC_controller.c ****          *  Constant: '<S11>/vec_hallToPos'
1337:Src/BLDC_controller.c ****          *  Selector: '<S11>/Selector'
1338:Src/BLDC_controller.c ****          */
1339:Src/BLDC_controller.c ****         rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
1340:Src/BLDC_controller.c ****       } else {
1341:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
1342:Src/BLDC_controller.c ****          *  Constant: '<S11>/vec_hallToPos'
1343:Src/BLDC_controller.c ****          *  Selector: '<S11>/Selector'
1344:Src/BLDC_controller.c ****          *  Sum: '<S14>/Sum1'
1345:Src/BLDC_controller.c ****          */
1346:Src/BLDC_controller.c ****         rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] + 1);
1347:Src/BLDC_controller.c ****       }
1348:Src/BLDC_controller.c **** 
1349:Src/BLDC_controller.c ****       rtb_Merge_m = (int16_T)(rtb_Sum2_h << 12);
1350:Src/BLDC_controller.c ****     }
1351:Src/BLDC_controller.c **** 
1352:Src/BLDC_controller.c ****     /* End of Switch: '<S14>/Switch2' */
1353:Src/BLDC_controller.c **** 
1354:Src/BLDC_controller.c ****     /* MinMax: '<S14>/MinMax1' incorporates:
1355:Src/BLDC_controller.c ****      *  Constant: '<S14>/Constant1'
1356:Src/BLDC_controller.c ****      */
1357:Src/BLDC_controller.c ****     if (!(rtb_Merge_m > 0)) {
 2509              		.loc 1 1357 5 is_stmt 1 view .LVU822
 2510              		.loc 1 1357 8 is_stmt 0 view .LVU823
 2511 0294 002B     		cmp	r3, #0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 71


 2512 0296 6FDD     		ble	.L437
 2513              	.LVL237:
 2514              	.L194:
1358:Src/BLDC_controller.c ****       rtb_Merge_m = 0;
1359:Src/BLDC_controller.c ****     }
1360:Src/BLDC_controller.c **** 
1361:Src/BLDC_controller.c ****     /* End of MinMax: '<S14>/MinMax1' */
1362:Src/BLDC_controller.c **** 
1363:Src/BLDC_controller.c ****     /* SignalConversion: '<S14>/Signal Conversion2' incorporates:
1364:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide2'
1365:Src/BLDC_controller.c ****      */
1366:Src/BLDC_controller.c ****     rtb_Merge_m = (int16_T)((15 * rtb_Merge_m) >> 4);
 2515              		.loc 1 1366 5 is_stmt 1 view .LVU824
 2516              		.loc 1 1366 33 is_stmt 0 view .LVU825
 2517 0298 C3EB0313 		rsb	r3, r3, r3, lsl #4
 2518              	.LVL238:
 2519              		.loc 1 1366 17 view .LVU826
 2520 029c 43F30F13 		sbfx	r3, r3, #4, #16
 2521 02a0 0A93     		str	r3, [sp, #40]
 2522              	.LVL239:
 2523              	.L195:
1367:Src/BLDC_controller.c **** 
1368:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_05_Electrical_Angle_Estimation' */
1369:Src/BLDC_controller.c ****   } else {
1370:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_06_Electrical_Angle_Measurement' incorporates:
1371:Src/BLDC_controller.c ****      *  ActionPort: '<S15>/Action Port'
1372:Src/BLDC_controller.c ****      */
1373:Src/BLDC_controller.c ****     /* Sum: '<S15>/Sum1' incorporates:
1374:Src/BLDC_controller.c ****      *  Constant: '<S15>/Constant2'
1375:Src/BLDC_controller.c ****      *  Constant: '<S15>/n_polePairs'
1376:Src/BLDC_controller.c ****      *  Inport: '<Root>/a_mechAngle'
1377:Src/BLDC_controller.c ****      *  Product: '<S15>/Divide'
1378:Src/BLDC_controller.c ****      */
1379:Src/BLDC_controller.c ****     rtb_Sum1_jt = rtU->a_mechAngle * rtP->n_polePairs - 480;
1380:Src/BLDC_controller.c **** 
1381:Src/BLDC_controller.c ****     /* DataTypeConversion: '<S15>/Data Type Conversion20' incorporates:
1382:Src/BLDC_controller.c ****      *  Constant: '<S15>/a_elecPeriod'
1383:Src/BLDC_controller.c ****      *  Product: '<S19>/Divide2'
1384:Src/BLDC_controller.c ****      *  Product: '<S19>/Divide3'
1385:Src/BLDC_controller.c ****      *  Sum: '<S19>/Sum3'
1386:Src/BLDC_controller.c ****      */
1387:Src/BLDC_controller.c ****     rtb_Merge_m = (int16_T)((int16_T)(rtb_Sum1_jt - ((int16_T)((int16_T)
1388:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
1389:Src/BLDC_controller.c **** 
1390:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_06_Electrical_Angle_Measurement' */
1391:Src/BLDC_controller.c ****   }
1392:Src/BLDC_controller.c **** 
1393:Src/BLDC_controller.c ****   /* End of If: '<S3>/If1' */
1394:Src/BLDC_controller.c **** 
1395:Src/BLDC_controller.c ****   /* If: '<S7>/If1' incorporates:
1396:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
1397:Src/BLDC_controller.c ****    */
1398:Src/BLDC_controller.c ****   rtb_Sum2_h = rtDW->If1_ActiveSubsystem;
 2524              		.loc 1 1398 3 is_stmt 1 view .LVU827
 2525              		.loc 1 1398 14 is_stmt 0 view .LVU828
 2526 02a2 94F99030 		ldrsb	r3, [r4, #144]
 2527              	.LVL240:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 72


1399:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 2528              		.loc 1 1399 3 is_stmt 1 view .LVU829
1400:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 2529              		.loc 1 1400 3 view .LVU830
 2530              		.loc 1 1400 10 is_stmt 0 view .LVU831
 2531 02a6 95F8F920 		ldrb	r2, [r5, #249]	@ zero_extendqisi2
 2532              		.loc 1 1400 6 view .LVU832
 2533 02aa 022A     		cmp	r2, #2
 2534 02ac 00F08680 		beq	.L359
1399:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 2535              		.loc 1 1399 14 view .LVU833
 2536 02b0 4FF0FF39 		mov	r9, #-1
 2537              	.L196:
 2538              	.LVL241:
1401:Src/BLDC_controller.c ****     UnitDelay3 = 0;
1402:Src/BLDC_controller.c ****   }
1403:Src/BLDC_controller.c **** 
1404:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem = UnitDelay3;
 2539              		.loc 1 1404 3 is_stmt 1 view .LVU834
 2540              		.loc 1 1404 29 is_stmt 0 view .LVU835
 2541 02b4 84F89090 		strb	r9, [r4, #144]
1405:Src/BLDC_controller.c ****   if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 2542              		.loc 1 1405 3 is_stmt 1 view .LVU836
 2543              		.loc 1 1405 6 is_stmt 0 view .LVU837
 2544 02b8 9945     		cmp	r9, r3
 2545 02ba 17D0     		beq	.L197
 2546              		.loc 1 1405 34 discriminator 1 view .LVU838
 2547 02bc B3B9     		cbnz	r3, .L197
1406:Src/BLDC_controller.c ****     /* Disable for If: '<S45>/If2' */
1407:Src/BLDC_controller.c ****     if (rtDW->If2_ActiveSubsystem_a == 0) {
 2548              		.loc 1 1407 5 is_stmt 1 view .LVU839
 2549              		.loc 1 1407 13 is_stmt 0 view .LVU840
 2550 02be 94F99830 		ldrsb	r3, [r4, #152]
 2551              	.LVL242:
 2552              		.loc 1 1407 8 view .LVU841
 2553 02c2 2BB9     		cbnz	r3, .L198
1408:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iq' */
1409:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[0] = 0;
 2554              		.loc 1 1409 7 is_stmt 1 view .LVU842
 2555              		.loc 1 1409 35 is_stmt 0 view .LVU843
 2556 02c4 A4F85230 		strh	r3, [r4, #82]	@ movhi
1410:Src/BLDC_controller.c **** 
1411:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iqAbs' */
1412:Src/BLDC_controller.c ****       rtDW->Abs5_h = 0;
 2557              		.loc 1 1412 7 is_stmt 1 view .LVU844
 2558              		.loc 1 1412 20 is_stmt 0 view .LVU845
 2559 02c8 A4F87830 		strh	r3, [r4, #120]	@ movhi
1413:Src/BLDC_controller.c **** 
1414:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/id' */
1415:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[1] = 0;
 2560              		.loc 1 1415 7 is_stmt 1 view .LVU846
 2561              		.loc 1 1415 35 is_stmt 0 view .LVU847
 2562 02cc A4F85430 		strh	r3, [r4, #84]	@ movhi
 2563              	.L198:
1416:Src/BLDC_controller.c ****     }
1417:Src/BLDC_controller.c **** 
1418:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_a = -1;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 73


 2564              		.loc 1 1418 5 is_stmt 1 view .LVU848
 2565              		.loc 1 1418 33 is_stmt 0 view .LVU849
 2566 02d0 FF23     		movs	r3, #255
 2567 02d2 84F89830 		strb	r3, [r4, #152]
1419:Src/BLDC_controller.c **** 
1420:Src/BLDC_controller.c ****     /* End of Disable for If: '<S45>/If2' */
1421:Src/BLDC_controller.c **** 
1422:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/r_sin' */
1423:Src/BLDC_controller.c ****     rtDW->r_sin_M1 = 0;
 2568              		.loc 1 1423 5 is_stmt 1 view .LVU850
 2569              		.loc 1 1423 20 is_stmt 0 view .LVU851
 2570 02d6 0023     		movs	r3, #0
 2571 02d8 A4F87C30 		strh	r3, [r4, #124]	@ movhi
1424:Src/BLDC_controller.c **** 
1425:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/r_cos' */
1426:Src/BLDC_controller.c ****     rtDW->r_cos_M1 = 0;
 2572              		.loc 1 1426 5 is_stmt 1 view .LVU852
 2573              		.loc 1 1426 20 is_stmt 0 view .LVU853
 2574 02dc A4F87E30 		strh	r3, [r4, #126]	@ movhi
1427:Src/BLDC_controller.c **** 
1428:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/iq' */
1429:Src/BLDC_controller.c ****     rtDW->DataTypeConversion[0] = 0;
 2575              		.loc 1 1429 5 is_stmt 1 view .LVU854
 2576              		.loc 1 1429 33 is_stmt 0 view .LVU855
 2577 02e0 A4F85230 		strh	r3, [r4, #82]	@ movhi
1430:Src/BLDC_controller.c **** 
1431:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/id' */
1432:Src/BLDC_controller.c ****     rtDW->DataTypeConversion[1] = 0;
 2578              		.loc 1 1432 5 is_stmt 1 view .LVU856
 2579              		.loc 1 1432 33 is_stmt 0 view .LVU857
 2580 02e4 A4F85430 		strh	r3, [r4, #84]	@ movhi
1433:Src/BLDC_controller.c **** 
1434:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/iqAbs' */
1435:Src/BLDC_controller.c ****     rtDW->Abs5_h = 0;
 2581              		.loc 1 1435 5 is_stmt 1 view .LVU858
 2582              		.loc 1 1435 18 is_stmt 0 view .LVU859
 2583 02e8 A4F87830 		strh	r3, [r4, #120]	@ movhi
 2584              	.L197:
1436:Src/BLDC_controller.c ****   }
1437:Src/BLDC_controller.c **** 
1438:Src/BLDC_controller.c ****   if (UnitDelay3 == 0) {
 2585              		.loc 1 1438 3 is_stmt 1 view .LVU860
 2586              		.loc 1 1438 6 is_stmt 0 view .LVU861
 2587 02ec B9F1000F 		cmp	r9, #0
 2588 02f0 40F03881 		bne	.L199
1439:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Forward' incorporates:
1440:Src/BLDC_controller.c ****      *  ActionPort: '<S45>/Action Port'
1441:Src/BLDC_controller.c ****      */
1442:Src/BLDC_controller.c ****     /* If: '<S49>/If1' incorporates:
1443:Src/BLDC_controller.c ****      *  Constant: '<S49>/z_selPhaCurMeasABC'
1444:Src/BLDC_controller.c ****      */
1445:Src/BLDC_controller.c ****     if (rtP->z_selPhaCurMeasABC == 0) {
 2589              		.loc 1 1445 5 is_stmt 1 view .LVU862
 2590              		.loc 1 1445 12 is_stmt 0 view .LVU863
 2591 02f4 95F8FA30 		ldrb	r3, [r5, #250]	@ zero_extendqisi2
 2592              		.loc 1 1445 8 view .LVU864
 2593 02f8 002B     		cmp	r3, #0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 74


 2594 02fa 40F0AF80 		bne	.L200
1446:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesAB' incorporates:
1447:Src/BLDC_controller.c ****        *  ActionPort: '<S53>/Action Port'
1448:Src/BLDC_controller.c ****        */
1449:Src/BLDC_controller.c ****       /* Gain: '<S53>/Gain4' */
1450:Src/BLDC_controller.c ****       rtb_Gain3 = 18919 * rtb_Saturation;
 2595              		.loc 1 1450 7 is_stmt 1 view .LVU865
 2596              		.loc 1 1450 17 is_stmt 0 view .LVU866
 2597 02fe 44F6E712 		movw	r2, #18919
 2598 0302 02FB0AF1 		mul	r1, r2, r10
 2599              	.LVL243:
1451:Src/BLDC_controller.c **** 
1452:Src/BLDC_controller.c ****       /* Gain: '<S53>/Gain2' */
1453:Src/BLDC_controller.c ****       rtb_Sum1_jt = 18919 * rtb_Saturation1;
 2600              		.loc 1 1453 7 is_stmt 1 view .LVU867
 2601              		.loc 1 1453 19 is_stmt 0 view .LVU868
 2602 0306 02FB08F8 		mul	r8, r2, r8
 2603              	.LVL244:
1454:Src/BLDC_controller.c **** 
1455:Src/BLDC_controller.c ****       /* Sum: '<S53>/Sum1' incorporates:
1456:Src/BLDC_controller.c ****        *  Gain: '<S53>/Gain2'
1457:Src/BLDC_controller.c ****        *  Gain: '<S53>/Gain4'
1458:Src/BLDC_controller.c ****        */
1459:Src/BLDC_controller.c ****       rtb_Gain3 = (((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15) + (int16_T)
 2604              		.loc 1 1459 7 is_stmt 1 view .LVU869
 2605              		.loc 1 1459 44 is_stmt 0 view .LVU870
 2606 030a 0029     		cmp	r1, #0
 2607 030c 59DB     		blt	.L438
 2608 030e 0023     		movs	r3, #0
 2609              	.L201:
 2610              		.loc 1 1459 49 discriminator 4 view .LVU871
 2611 0310 0B44     		add	r3, r3, r1
 2612              		.loc 1 1459 62 discriminator 4 view .LVU872
 2613 0312 DB13     		asrs	r3, r3, #15
1460:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2614              		.loc 1 1460 36 discriminator 4 view .LVU873
 2615 0314 B8F1000F 		cmp	r8, #0
 2616 0318 56DB     		blt	.L439
 2617              		.loc 1 1460 36 view .LVU874
 2618 031a 0022     		movs	r2, #0
 2619              	.L202:
 2620              		.loc 1 1460 41 discriminator 4 view .LVU875
 2621 031c 9044     		add	r8, r8, r2
 2622              	.LVL245:
1459:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2623              		.loc 1 1459 71 discriminator 4 view .LVU876
 2624 031e 48F38F38 		sbfx	r8, r8, #14, #16
1459:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2625              		.loc 1 1459 17 discriminator 4 view .LVU877
 2626 0322 4344     		add	r3, r3, r8
 2627              	.LVL246:
1461:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2628              		.loc 1 1461 7 is_stmt 1 discriminator 4 view .LVU878
 2629              		.loc 1 1461 10 is_stmt 0 discriminator 4 view .LVU879
 2630 0324 B3F5004F 		cmp	r3, #32768
 2631 0328 51DA     		bge	.L362
1462:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 75


1463:Src/BLDC_controller.c ****       } else {
1464:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 2632              		.loc 1 1464 9 is_stmt 1 view .LVU880
 2633              		.loc 1 1464 12 is_stmt 0 view .LVU881
 2634 032a 13F5004F 		cmn	r3, #32768
 2635 032e 50DA     		bge	.L203
1465:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2636              		.loc 1 1465 21 view .LVU882
 2637 0330 074B     		ldr	r3, .L468+12
 2638              	.LVL247:
 2639              		.loc 1 1465 21 view .LVU883
 2640 0332 4EE0     		b	.L203
 2641              	.LVL248:
 2642              	.L356:
1287:Src/BLDC_controller.c ****   } else {
 2643              		.loc 1 1287 21 view .LVU884
 2644 0334 DFF81480 		ldr	r8, .L468+8
 2645              	.LVL249:
1287:Src/BLDC_controller.c ****   } else {
 2646              		.loc 1 1287 21 view .LVU885
 2647 0338 8AE7     		b	.L185
 2648              	.LVL250:
 2649              	.L436:
1326:Src/BLDC_controller.c ****       } else {
 2650              		.loc 1 1326 9 is_stmt 1 view .LVU886
1326:Src/BLDC_controller.c ****       } else {
 2651              		.loc 1 1326 20 is_stmt 0 view .LVU887
 2652 033a 024A     		ldr	r2, .L468
 2653 033c 5A44     		add	r2, r2, fp
 2654 033e 92F98827 		ldrsb	r2, [r2, #1928]
 2655              	.LVL251:
1326:Src/BLDC_controller.c ****       } else {
 2656              		.loc 1 1326 20 view .LVU888
 2657 0342 9BE7     		b	.L190
 2658              	.L469:
 2659              		.align	2
 2660              	.L468:
 2661 0344 00000000 		.word	rtConstP
 2662 0348 C195FFFF 		.word	-27199
 2663 034c C095FFFF 		.word	-27200
 2664 0350 0080FFFF 		.word	-32768
 2665              	.LVL252:
 2666              	.L187:
1334:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2667              		.loc 1 1334 7 is_stmt 1 view .LVU889
1334:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2668              		.loc 1 1334 15 is_stmt 0 view .LVU890
 2669 0354 94F98E30 		ldrsb	r3, [r4, #142]
1334:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2670              		.loc 1 1334 10 view .LVU891
 2671 0358 012B     		cmp	r3, #1
 2672 035a 08D0     		beq	.L440
1346:Src/BLDC_controller.c ****       }
 2673              		.loc 1 1346 9 is_stmt 1 view .LVU892
1346:Src/BLDC_controller.c ****       }
 2674              		.loc 1 1346 59 is_stmt 0 view .LVU893
 2675 035c BB4B     		ldr	r3, .L470
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 76


 2676 035e 5B44     		add	r3, r3, fp
 2677 0360 93F88837 		ldrb	r3, [r3, #1928]	@ zero_extendqisi2
1346:Src/BLDC_controller.c ****       }
 2678              		.loc 1 1346 65 view .LVU894
 2679 0364 0133     		adds	r3, r3, #1
1346:Src/BLDC_controller.c ****       }
 2680              		.loc 1 1346 20 view .LVU895
 2681 0366 5BB2     		sxtb	r3, r3
 2682              	.LVL253:
 2683              	.L193:
1349:Src/BLDC_controller.c ****     }
 2684              		.loc 1 1349 7 is_stmt 1 view .LVU896
1349:Src/BLDC_controller.c ****     }
 2685              		.loc 1 1349 42 is_stmt 0 view .LVU897
 2686 0368 1B03     		lsls	r3, r3, #12
 2687              	.LVL254:
1349:Src/BLDC_controller.c ****     }
 2688              		.loc 1 1349 19 view .LVU898
 2689 036a 1BB2     		sxth	r3, r3
 2690              	.LVL255:
1349:Src/BLDC_controller.c ****     }
 2691              		.loc 1 1349 19 view .LVU899
 2692 036c 92E7     		b	.L191
 2693              	.LVL256:
 2694              	.L440:
1339:Src/BLDC_controller.c ****       } else {
 2695              		.loc 1 1339 9 is_stmt 1 view .LVU900
1339:Src/BLDC_controller.c ****       } else {
 2696              		.loc 1 1339 20 is_stmt 0 view .LVU901
 2697 036e B74B     		ldr	r3, .L470
 2698 0370 5B44     		add	r3, r3, fp
 2699 0372 93F98837 		ldrsb	r3, [r3, #1928]
 2700              	.LVL257:
1339:Src/BLDC_controller.c ****       } else {
 2701              		.loc 1 1339 20 view .LVU902
 2702 0376 F7E7     		b	.L193
 2703              	.LVL258:
 2704              	.L437:
1358:Src/BLDC_controller.c ****     }
 2705              		.loc 1 1358 19 view .LVU903
 2706 0378 0023     		movs	r3, #0
 2707              	.LVL259:
1358:Src/BLDC_controller.c ****     }
 2708              		.loc 1 1358 19 view .LVU904
 2709 037a 8DE7     		b	.L194
 2710              	.LVL260:
 2711              	.L186:
1379:Src/BLDC_controller.c **** 
 2712              		.loc 1 1379 5 is_stmt 1 view .LVU905
1379:Src/BLDC_controller.c **** 
 2713              		.loc 1 1379 22 is_stmt 0 view .LVU906
 2714 037c B6F90E90 		ldrsh	r9, [r6, #14]
1379:Src/BLDC_controller.c **** 
 2715              		.loc 1 1379 41 view .LVU907
 2716 0380 95F8F830 		ldrb	r3, [r5, #248]	@ zero_extendqisi2
1379:Src/BLDC_controller.c **** 
 2717              		.loc 1 1379 36 view .LVU908
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 77


 2718 0384 03FB09F9 		mul	r9, r3, r9
1379:Src/BLDC_controller.c **** 
 2719              		.loc 1 1379 17 view .LVU909
 2720 0388 A9F5F079 		sub	r9, r9, #480
 2721              	.LVL261:
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2722              		.loc 1 1387 5 is_stmt 1 view .LVU910
1388:Src/BLDC_controller.c **** 
 2723              		.loc 1 1388 7 is_stmt 0 view .LVU911
 2724 038c 4FF4B451 		mov	r1, #5760
 2725 0390 4846     		mov	r0, r9
 2726              	.LVL262:
1388:Src/BLDC_controller.c **** 
 2727              		.loc 1 1388 7 view .LVU912
 2728 0392 FFF7FEFF 		bl	div_nde_s32_floor
 2729              	.LVL263:
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2730              		.loc 1 1387 64 view .LVU913
 2731 0396 80B2     		uxth	r0, r0
1388:Src/BLDC_controller.c **** 
 2732              		.loc 1 1388 44 view .LVU914
 2733 0398 00EB4000 		add	r0, r0, r0, lsl #1
 2734 039c C0EB0013 		rsb	r3, r0, r0, lsl #4
 2735 03a0 DB00     		lsls	r3, r3, #3
 2736 03a2 9BB2     		uxth	r3, r3
1388:Src/BLDC_controller.c **** 
 2737              		.loc 1 1388 51 view .LVU915
 2738 03a4 1B01     		lsls	r3, r3, #4
 2739 03a6 9BB2     		uxth	r3, r3
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2740              		.loc 1 1387 51 view .LVU916
 2741 03a8 A9EB0309 		sub	r9, r9, r3
 2742              	.LVL264:
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2743              		.loc 1 1387 29 view .LVU917
 2744 03ac 0FFA89F9 		sxth	r9, r9
1388:Src/BLDC_controller.c **** 
 2745              		.loc 1 1388 58 view .LVU918
 2746 03b0 4FEA8909 		lsl	r9, r9, #2
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2747              		.loc 1 1387 17 view .LVU919
 2748 03b4 0FFA89F3 		sxth	r3, r9
 2749 03b8 0A93     		str	r3, [sp, #40]
 2750              	.LVL265:
1387:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2751              		.loc 1 1387 17 view .LVU920
 2752 03ba 72E7     		b	.L195
 2753              	.LVL266:
 2754              	.L359:
1401:Src/BLDC_controller.c ****   }
 2755              		.loc 1 1401 16 view .LVU921
 2756 03bc 4FF00009 		mov	r9, #0
 2757 03c0 78E7     		b	.L196
 2758              	.LVL267:
 2759              	.L438:
1459:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2760              		.loc 1 1459 44 view .LVU922
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 78


 2761 03c2 47F6FF73 		movw	r3, #32767
 2762 03c6 A3E7     		b	.L201
 2763              	.L439:
1460:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2764              		.loc 1 1460 36 view .LVU923
 2765 03c8 43F6FF72 		movw	r2, #16383
 2766 03cc A6E7     		b	.L202
 2767              	.LVL268:
 2768              	.L362:
1462:Src/BLDC_controller.c ****       } else {
 2769              		.loc 1 1462 19 view .LVU924
 2770 03ce 47F6FF73 		movw	r3, #32767
 2771              	.LVL269:
 2772              	.L203:
1466:Src/BLDC_controller.c ****         }
1467:Src/BLDC_controller.c ****       }
1468:Src/BLDC_controller.c **** 
1469:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)rtb_Gain3;
 2773              		.loc 1 1469 7 is_stmt 1 view .LVU925
 2774              		.loc 1 1469 18 is_stmt 0 view .LVU926
 2775 03d2 0FFA83F8 		sxth	r8, r3
 2776              	.LVL270:
 2777              	.L204:
1470:Src/BLDC_controller.c **** 
1471:Src/BLDC_controller.c ****       /* End of Sum: '<S53>/Sum1' */
1472:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesAB' */
1473:Src/BLDC_controller.c ****     } else if (rtP->z_selPhaCurMeasABC == 1) {
1474:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
1475:Src/BLDC_controller.c ****        *  ActionPort: '<S55>/Action Port'
1476:Src/BLDC_controller.c ****        */
1477:Src/BLDC_controller.c ****       /* Sum: '<S55>/Sum3' */
1478:Src/BLDC_controller.c ****       rtb_Gain3 = rtb_Saturation - rtb_Saturation1;
1479:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
1480:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1481:Src/BLDC_controller.c ****       } else {
1482:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1483:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1484:Src/BLDC_controller.c ****         }
1485:Src/BLDC_controller.c ****       }
1486:Src/BLDC_controller.c **** 
1487:Src/BLDC_controller.c ****       /* Gain: '<S55>/Gain2' incorporates:
1488:Src/BLDC_controller.c ****        *  Sum: '<S55>/Sum3'
1489:Src/BLDC_controller.c ****        */
1490:Src/BLDC_controller.c ****       rtb_Gain3 *= 18919;
1491:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
1492:Src/BLDC_controller.c **** 
1493:Src/BLDC_controller.c ****       /* Sum: '<S55>/Sum1' */
1494:Src/BLDC_controller.c ****       rtb_Gain3 = -rtb_Saturation - rtb_Saturation1;
1495:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
1496:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1497:Src/BLDC_controller.c ****       } else {
1498:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1499:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1500:Src/BLDC_controller.c ****         }
1501:Src/BLDC_controller.c ****       }
1502:Src/BLDC_controller.c **** 
1503:Src/BLDC_controller.c ****       rtb_Saturation = (int16_T)rtb_Gain3;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 79


1504:Src/BLDC_controller.c **** 
1505:Src/BLDC_controller.c ****       /* End of Sum: '<S55>/Sum1' */
1506:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesBC' */
1507:Src/BLDC_controller.c ****     } else {
1508:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesAC' incorporates:
1509:Src/BLDC_controller.c ****        *  ActionPort: '<S54>/Action Port'
1510:Src/BLDC_controller.c ****        */
1511:Src/BLDC_controller.c ****       /* Gain: '<S54>/Gain4' */
1512:Src/BLDC_controller.c ****       rtb_Gain3 = 18919 * rtb_Saturation;
1513:Src/BLDC_controller.c **** 
1514:Src/BLDC_controller.c ****       /* Gain: '<S54>/Gain2' */
1515:Src/BLDC_controller.c ****       rtb_Sum1_jt = 18919 * rtb_Saturation1;
1516:Src/BLDC_controller.c **** 
1517:Src/BLDC_controller.c ****       /* Sum: '<S54>/Sum1' incorporates:
1518:Src/BLDC_controller.c ****        *  Gain: '<S54>/Gain2'
1519:Src/BLDC_controller.c ****        *  Gain: '<S54>/Gain4'
1520:Src/BLDC_controller.c ****        */
1521:Src/BLDC_controller.c ****       rtb_Gain3 = -(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15) - (int16_T)
1522:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
1523:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
1524:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1525:Src/BLDC_controller.c ****       } else {
1526:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1527:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1528:Src/BLDC_controller.c ****         }
1529:Src/BLDC_controller.c ****       }
1530:Src/BLDC_controller.c **** 
1531:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)rtb_Gain3;
1532:Src/BLDC_controller.c **** 
1533:Src/BLDC_controller.c ****       /* End of Sum: '<S54>/Sum1' */
1534:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesAC' */
1535:Src/BLDC_controller.c ****     }
1536:Src/BLDC_controller.c **** 
1537:Src/BLDC_controller.c ****     /* End of If: '<S49>/If1' */
1538:Src/BLDC_controller.c **** 
1539:Src/BLDC_controller.c ****     /* PreLookup: '<S52>/a_elecAngle_XA' */
1540:Src/BLDC_controller.c ****     rtb_a_elecAngle_XA_g = plook_u8s16_evencka(rtb_Merge_m, 0, 128U, 180U);
 2778              		.loc 1 1540 5 is_stmt 1 view .LVU927
 2779              		.loc 1 1540 28 is_stmt 0 view .LVU928
 2780 03d6 B423     		movs	r3, #180
 2781 03d8 8022     		movs	r2, #128
 2782 03da 0021     		movs	r1, #0
 2783 03dc 0A98     		ldr	r0, [sp, #40]
 2784 03de FFF7FEFF 		bl	plook_u8s16_evencka
 2785              	.LVL271:
1541:Src/BLDC_controller.c **** 
1542:Src/BLDC_controller.c ****     /* Interpolation_n-D: '<S52>/r_sin_M1' */
1543:Src/BLDC_controller.c ****     rtDW->r_sin_M1 = rtConstP.r_sin_M1_Table[rtb_a_elecAngle_XA_g];
 2786              		.loc 1 1543 5 is_stmt 1 view .LVU929
 2787              		.loc 1 1543 45 is_stmt 0 view .LVU930
 2788 03e2 9A4B     		ldr	r3, .L470
 2789 03e4 33F91020 		ldrsh	r2, [r3, r0, lsl #1]
 2790              		.loc 1 1543 20 view .LVU931
 2791 03e8 A4F87C20 		strh	r2, [r4, #124]	@ movhi
1544:Src/BLDC_controller.c **** 
1545:Src/BLDC_controller.c ****     /* Interpolation_n-D: '<S52>/r_cos_M1' */
1546:Src/BLDC_controller.c ****     rtDW->r_cos_M1 = rtConstP.r_cos_M1_Table[rtb_a_elecAngle_XA_g];
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 80


 2792              		.loc 1 1546 5 is_stmt 1 view .LVU932
 2793              		.loc 1 1546 45 is_stmt 0 view .LVU933
 2794 03ec B430     		adds	r0, r0, #180
 2795              	.LVL272:
 2796              		.loc 1 1546 45 view .LVU934
 2797 03ee 03EB4000 		add	r0, r3, r0, lsl #1
 2798 03f2 B0F90230 		ldrsh	r3, [r0, #2]
 2799              		.loc 1 1546 20 view .LVU935
 2800 03f6 A4F87E30 		strh	r3, [r4, #126]	@ movhi
1547:Src/BLDC_controller.c **** 
1548:Src/BLDC_controller.c ****     /* If: '<S45>/If2' incorporates:
1549:Src/BLDC_controller.c ****      *  Constant: '<S50>/cf_currFilt'
1550:Src/BLDC_controller.c ****      *  Inport: '<Root>/b_motEna'
1551:Src/BLDC_controller.c ****      */
1552:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If2_ActiveSubsystem_a;
 2801              		.loc 1 1552 5 is_stmt 1 view .LVU936
 2802              		.loc 1 1552 16 is_stmt 0 view .LVU937
 2803 03fa 94F99830 		ldrsb	r3, [r4, #152]
 2804              	.LVL273:
1553:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 2805              		.loc 1 1553 5 is_stmt 1 view .LVU938
1554:Src/BLDC_controller.c ****     if (rtU->b_motEna) {
 2806              		.loc 1 1554 5 view .LVU939
 2807              		.loc 1 1554 12 is_stmt 0 view .LVU940
 2808 03fe 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 2809              		.loc 1 1554 8 view .LVU941
 2810 0400 0AB9     		cbnz	r2, .L212
1553:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 2811              		.loc 1 1553 16 view .LVU942
 2812 0402 4FF0FF39 		mov	r9, #-1
 2813              	.L212:
 2814              	.LVL274:
1555:Src/BLDC_controller.c ****       UnitDelay3 = 0;
1556:Src/BLDC_controller.c ****     }
1557:Src/BLDC_controller.c **** 
1558:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_a = UnitDelay3;
 2815              		.loc 1 1558 5 is_stmt 1 view .LVU943
 2816              		.loc 1 1558 33 is_stmt 0 view .LVU944
 2817 0406 84F89890 		strb	r9, [r4, #152]
1559:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 2818              		.loc 1 1559 5 is_stmt 1 view .LVU945
 2819              		.loc 1 1559 8 is_stmt 0 view .LVU946
 2820 040a 9945     		cmp	r9, r3
 2821 040c 07D0     		beq	.L213
 2822              		.loc 1 1559 36 discriminator 1 view .LVU947
 2823 040e 33B9     		cbnz	r3, .L213
1560:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iq' */
1561:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[0] = 0;
 2824              		.loc 1 1561 7 is_stmt 1 view .LVU948
 2825              		.loc 1 1561 35 is_stmt 0 view .LVU949
 2826 0410 0022     		movs	r2, #0
 2827 0412 A4F85220 		strh	r2, [r4, #82]	@ movhi
1562:Src/BLDC_controller.c **** 
1563:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iqAbs' */
1564:Src/BLDC_controller.c ****       rtDW->Abs5_h = 0;
 2828              		.loc 1 1564 7 is_stmt 1 view .LVU950
 2829              		.loc 1 1564 20 is_stmt 0 view .LVU951
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 81


 2830 0416 A4F87820 		strh	r2, [r4, #120]	@ movhi
1565:Src/BLDC_controller.c **** 
1566:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/id' */
1567:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[1] = 0;
 2831              		.loc 1 1567 7 is_stmt 1 view .LVU952
 2832              		.loc 1 1567 35 is_stmt 0 view .LVU953
 2833 041a A4F85420 		strh	r2, [r4, #84]	@ movhi
 2834              	.L213:
1568:Src/BLDC_controller.c ****     }
1569:Src/BLDC_controller.c **** 
1570:Src/BLDC_controller.c ****     if (UnitDelay3 == 0) {
 2835              		.loc 1 1570 5 is_stmt 1 view .LVU954
 2836              		.loc 1 1570 8 is_stmt 0 view .LVU955
 2837 041e B9F1000F 		cmp	r9, #0
 2838 0422 40F09F80 		bne	.L199
1571:Src/BLDC_controller.c ****       if (0 != rtb_Sum2_h) {
 2839              		.loc 1 1571 7 is_stmt 1 view .LVU956
 2840              		.loc 1 1571 10 is_stmt 0 view .LVU957
 2841 0426 002B     		cmp	r3, #0
 2842 0428 6FD1     		bne	.L441
 2843              	.LVL275:
 2844              	.L214:
1572:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1573:Src/BLDC_controller.c ****          *  ActionPort: '<S50>/Action Port'
1574:Src/BLDC_controller.c ****          */
1575:Src/BLDC_controller.c **** 
1576:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S50>/Low_Pass_Filter' */
1577:Src/BLDC_controller.c **** 
1578:Src/BLDC_controller.c ****         /* SystemReset for If: '<S45>/If2' */
1579:Src/BLDC_controller.c ****         Low_Pass_Filter_Reset(&rtDW->Low_Pass_Filter_m);
1580:Src/BLDC_controller.c **** 
1581:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S50>/Low_Pass_Filter' */
1582:Src/BLDC_controller.c **** 
1583:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S45>/Current_Filtering' */
1584:Src/BLDC_controller.c ****       }
1585:Src/BLDC_controller.c **** 
1586:Src/BLDC_controller.c ****       /* Sum: '<S51>/Sum6' incorporates:
1587:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide1'
1588:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide4'
1589:Src/BLDC_controller.c ****        */
1590:Src/BLDC_controller.c ****       rtb_Gain3 = (int16_T)((rtb_Merge1 * rtDW->r_cos_M1) >> 14) - (int16_T)
 2845              		.loc 1 1590 7 is_stmt 1 view .LVU958
 2846              		.loc 1 1590 41 is_stmt 0 view .LVU959
 2847 042a 4246     		mov	r2, r8
 2848              		.loc 1 1590 47 view .LVU960
 2849 042c B4F97E30 		ldrsh	r3, [r4, #126]
 2850              		.loc 1 1590 41 view .LVU961
 2851 0430 03FB08F8 		mul	r8, r3, r8
 2852              	.LVL276:
 2853              		.loc 1 1590 19 view .LVU962
 2854 0434 48F38F38 		sbfx	r8, r8, #14, #16
1591:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2855              		.loc 1 1591 26 view .LVU963
 2856 0438 5046     		mov	r0, r10
 2857              		.loc 1 1591 32 view .LVU964
 2858 043a B4F97C10 		ldrsh	r1, [r4, #124]
 2859              		.loc 1 1591 26 view .LVU965
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 82


 2860 043e 01FB0AFA 		mul	r10, r1, r10
 2861              	.LVL277:
1590:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2862              		.loc 1 1590 68 view .LVU966
 2863 0442 4AF38F3A 		sbfx	r10, r10, #14, #16
1590:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2864              		.loc 1 1590 17 view .LVU967
 2865 0446 A8EB0A08 		sub	r8, r8, r10
 2866              	.LVL278:
1592:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2867              		.loc 1 1592 7 is_stmt 1 view .LVU968
 2868              		.loc 1 1592 10 is_stmt 0 view .LVU969
 2869 044a B8F5004F 		cmp	r8, #32768
 2870 044e 61DA     		bge	.L373
1593:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1594:Src/BLDC_controller.c ****       } else {
1595:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 2871              		.loc 1 1595 9 is_stmt 1 view .LVU970
 2872              		.loc 1 1595 12 is_stmt 0 view .LVU971
 2873 0450 18F5004F 		cmn	r8, #32768
 2874 0454 60DA     		bge	.L215
1596:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2875              		.loc 1 1596 21 view .LVU972
 2876 0456 DFF8F881 		ldr	r8, .L470+4
 2877              	.LVL279:
 2878              		.loc 1 1596 21 view .LVU973
 2879 045a 5DE0     		b	.L215
 2880              	.LVL280:
 2881              	.L200:
1473:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
 2882              		.loc 1 1473 12 is_stmt 1 view .LVU974
1473:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
 2883              		.loc 1 1473 15 is_stmt 0 view .LVU975
 2884 045c 012B     		cmp	r3, #1
 2885 045e 1CD0     		beq	.L442
1512:Src/BLDC_controller.c **** 
 2886              		.loc 1 1512 7 is_stmt 1 view .LVU976
1512:Src/BLDC_controller.c **** 
 2887              		.loc 1 1512 17 is_stmt 0 view .LVU977
 2888 0460 44F6E712 		movw	r2, #18919
 2889 0464 02FB0AF1 		mul	r1, r2, r10
 2890              	.LVL281:
1515:Src/BLDC_controller.c **** 
 2891              		.loc 1 1515 7 is_stmt 1 view .LVU978
1515:Src/BLDC_controller.c **** 
 2892              		.loc 1 1515 19 is_stmt 0 view .LVU979
 2893 0468 02FB08F2 		mul	r2, r2, r8
 2894              	.LVL282:
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2895              		.loc 1 1521 7 is_stmt 1 view .LVU980
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2896              		.loc 1 1521 45 is_stmt 0 view .LVU981
 2897 046c 0029     		cmp	r1, #0
 2898 046e 41DB     		blt	.L443
 2899 0470 0023     		movs	r3, #0
 2900              	.L209:
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 83


 2901              		.loc 1 1521 50 discriminator 4 view .LVU982
 2902 0472 0B44     		add	r3, r3, r1
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2903              		.loc 1 1521 63 discriminator 4 view .LVU983
 2904 0474 DB13     		asrs	r3, r3, #15
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2905              		.loc 1 1521 19 discriminator 4 view .LVU984
 2906 0476 5B42     		rsbs	r3, r3, #0
1522:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2907              		.loc 1 1522 36 discriminator 4 view .LVU985
 2908 0478 002A     		cmp	r2, #0
 2909 047a 3EDB     		blt	.L444
1522:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2910              		.loc 1 1522 36 view .LVU986
 2911 047c 4FF00008 		mov	r8, #0
 2912              	.LVL283:
 2913              	.L210:
1522:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2914              		.loc 1 1522 41 discriminator 4 view .LVU987
 2915 0480 9044     		add	r8, r8, r2
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2916              		.loc 1 1521 72 discriminator 4 view .LVU988
 2917 0482 48F38F38 		sbfx	r8, r8, #14, #16
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2918              		.loc 1 1521 17 discriminator 4 view .LVU989
 2919 0486 A3EB0803 		sub	r3, r3, r8
 2920              	.LVL284:
1523:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2921              		.loc 1 1523 7 is_stmt 1 discriminator 4 view .LVU990
1523:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2922              		.loc 1 1523 10 is_stmt 0 discriminator 4 view .LVU991
 2923 048a B3F5004F 		cmp	r3, #32768
 2924 048e 37DA     		bge	.L371
1526:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2925              		.loc 1 1526 9 is_stmt 1 view .LVU992
1526:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2926              		.loc 1 1526 12 is_stmt 0 view .LVU993
 2927 0490 13F5004F 		cmn	r3, #32768
 2928 0494 36DA     		bge	.L211
1527:Src/BLDC_controller.c ****         }
 2929              		.loc 1 1527 21 view .LVU994
 2930 0496 6E4B     		ldr	r3, .L470+4
 2931              	.LVL285:
1527:Src/BLDC_controller.c ****         }
 2932              		.loc 1 1527 21 view .LVU995
 2933 0498 34E0     		b	.L211
 2934              	.LVL286:
 2935              	.L442:
1478:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2936              		.loc 1 1478 7 is_stmt 1 view .LVU996
1478:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2937              		.loc 1 1478 34 is_stmt 0 view .LVU997
 2938 049a 5346     		mov	r3, r10
 2939 049c 4146     		mov	r1, r8
1478:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2940              		.loc 1 1478 17 view .LVU998
 2941 049e AAEB0802 		sub	r2, r10, r8
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 84


 2942              	.LVL287:
1479:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2943              		.loc 1 1479 7 is_stmt 1 view .LVU999
1479:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2944              		.loc 1 1479 10 is_stmt 0 view .LVU1000
 2945 04a2 B2F5004F 		cmp	r2, #32768
 2946 04a6 04DA     		bge	.L364
1482:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2947              		.loc 1 1482 9 is_stmt 1 view .LVU1001
1482:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2948              		.loc 1 1482 12 is_stmt 0 view .LVU1002
 2949 04a8 12F5004F 		cmn	r2, #32768
 2950 04ac 03DA     		bge	.L206
1483:Src/BLDC_controller.c ****         }
 2951              		.loc 1 1483 21 view .LVU1003
 2952 04ae 684A     		ldr	r2, .L470+4
 2953              	.LVL288:
1483:Src/BLDC_controller.c ****         }
 2954              		.loc 1 1483 21 view .LVU1004
 2955 04b0 01E0     		b	.L206
 2956              	.LVL289:
 2957              	.L364:
1480:Src/BLDC_controller.c ****       } else {
 2958              		.loc 1 1480 19 view .LVU1005
 2959 04b2 47F6FF72 		movw	r2, #32767
 2960              	.LVL290:
 2961              	.L206:
1490:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2962              		.loc 1 1490 7 is_stmt 1 view .LVU1006
1490:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2963              		.loc 1 1490 17 is_stmt 0 view .LVU1007
 2964 04b6 44F6E718 		movw	r8, #18919
 2965              	.LVL291:
1490:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2966              		.loc 1 1490 17 view .LVU1008
 2967 04ba 08FB02F8 		mul	r8, r8, r2
 2968              	.LVL292:
1491:Src/BLDC_controller.c **** 
 2969              		.loc 1 1491 7 is_stmt 1 view .LVU1009
1491:Src/BLDC_controller.c **** 
 2970              		.loc 1 1491 54 is_stmt 0 view .LVU1010
 2971 04be B8F1000F 		cmp	r8, #0
 2972 04c2 0FDB     		blt	.L445
 2973 04c4 0022     		movs	r2, #0
 2974              	.L207:
1491:Src/BLDC_controller.c **** 
 2975              		.loc 1 1491 59 discriminator 4 view .LVU1011
 2976 04c6 9044     		add	r8, r8, r2
 2977              	.LVL293:
1491:Src/BLDC_controller.c **** 
 2978              		.loc 1 1491 18 discriminator 4 view .LVU1012
 2979 04c8 48F3CF38 		sbfx	r8, r8, #15, #16
 2980              	.LVL294:
1494:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2981              		.loc 1 1494 7 is_stmt 1 discriminator 4 view .LVU1013
1494:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2982              		.loc 1 1494 19 is_stmt 0 discriminator 4 view .LVU1014
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 85


 2983 04cc C3F1000A 		rsb	r10, r3, #0
 2984              	.LVL295:
1494:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2985              		.loc 1 1494 17 discriminator 4 view .LVU1015
 2986 04d0 AAEB0101 		sub	r1, r10, r1
 2987              	.LVL296:
1495:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2988              		.loc 1 1495 7 is_stmt 1 discriminator 4 view .LVU1016
1495:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2989              		.loc 1 1495 10 is_stmt 0 discriminator 4 view .LVU1017
 2990 04d4 B1F5004F 		cmp	r1, #32768
 2991 04d8 07DA     		bge	.L367
1498:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2992              		.loc 1 1498 9 is_stmt 1 view .LVU1018
1498:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2993              		.loc 1 1498 12 is_stmt 0 view .LVU1019
 2994 04da 11F5004F 		cmn	r1, #32768
 2995 04de 06DA     		bge	.L208
1499:Src/BLDC_controller.c ****         }
 2996              		.loc 1 1499 21 view .LVU1020
 2997 04e0 5B49     		ldr	r1, .L470+4
 2998              	.LVL297:
1499:Src/BLDC_controller.c ****         }
 2999              		.loc 1 1499 21 view .LVU1021
 3000 04e2 04E0     		b	.L208
 3001              	.LVL298:
 3002              	.L445:
1491:Src/BLDC_controller.c **** 
 3003              		.loc 1 1491 54 view .LVU1022
 3004 04e4 47F6FF72 		movw	r2, #32767
 3005 04e8 EDE7     		b	.L207
 3006              	.LVL299:
 3007              	.L367:
1496:Src/BLDC_controller.c ****       } else {
 3008              		.loc 1 1496 19 view .LVU1023
 3009 04ea 47F6FF71 		movw	r1, #32767
 3010              	.LVL300:
 3011              	.L208:
1503:Src/BLDC_controller.c **** 
 3012              		.loc 1 1503 7 is_stmt 1 view .LVU1024
1503:Src/BLDC_controller.c **** 
 3013              		.loc 1 1503 22 is_stmt 0 view .LVU1025
 3014 04ee 0FFA81FA 		sxth	r10, r1
 3015              	.LVL301:
1503:Src/BLDC_controller.c **** 
 3016              		.loc 1 1503 22 view .LVU1026
 3017 04f2 70E7     		b	.L204
 3018              	.LVL302:
 3019              	.L443:
1521:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 3020              		.loc 1 1521 45 view .LVU1027
 3021 04f4 47F6FF73 		movw	r3, #32767
 3022 04f8 BBE7     		b	.L209
 3023              	.L444:
1522:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3024              		.loc 1 1522 36 view .LVU1028
 3025 04fa 43F6FF78 		movw	r8, #16383
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 86


 3026              	.LVL303:
1522:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3027              		.loc 1 1522 36 view .LVU1029
 3028 04fe BFE7     		b	.L210
 3029              	.LVL304:
 3030              	.L371:
1524:Src/BLDC_controller.c ****       } else {
 3031              		.loc 1 1524 19 view .LVU1030
 3032 0500 47F6FF73 		movw	r3, #32767
 3033              	.LVL305:
 3034              	.L211:
1531:Src/BLDC_controller.c **** 
 3035              		.loc 1 1531 7 is_stmt 1 view .LVU1031
1531:Src/BLDC_controller.c **** 
 3036              		.loc 1 1531 18 is_stmt 0 view .LVU1032
 3037 0504 0FFA83F8 		sxth	r8, r3
 3038              	.LVL306:
1531:Src/BLDC_controller.c **** 
 3039              		.loc 1 1531 18 view .LVU1033
 3040 0508 65E7     		b	.L204
 3041              	.LVL307:
 3042              	.L441:
1579:Src/BLDC_controller.c **** 
 3043              		.loc 1 1579 9 is_stmt 1 view .LVU1034
 3044 050a 04F13800 		add	r0, r4, #56
 3045 050e FFF7FEFF 		bl	Low_Pass_Filter_Reset
 3046              	.LVL308:
1579:Src/BLDC_controller.c **** 
 3047              		.loc 1 1579 9 is_stmt 0 view .LVU1035
 3048 0512 8AE7     		b	.L214
 3049              	.LVL309:
 3050              	.L373:
1593:Src/BLDC_controller.c ****       } else {
 3051              		.loc 1 1593 19 view .LVU1036
 3052 0514 47F6FF78 		movw	r8, #32767
 3053              	.LVL310:
 3054              	.L215:
1597:Src/BLDC_controller.c ****         }
1598:Src/BLDC_controller.c ****       }
1599:Src/BLDC_controller.c **** 
1600:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1601:Src/BLDC_controller.c ****        *  ActionPort: '<S50>/Action Port'
1602:Src/BLDC_controller.c ****        */
1603:Src/BLDC_controller.c ****       /* SignalConversion: '<S50>/TmpSignal ConversionAtLow_Pass_FilterInport1' incorporates:
1604:Src/BLDC_controller.c ****        *  Sum: '<S51>/Sum6'
1605:Src/BLDC_controller.c ****        */
1606:Src/BLDC_controller.c ****       rtb_TmpSignalConversionAtLow_Pa[0] = (int16_T)rtb_Gain3;
 3055              		.loc 1 1606 7 is_stmt 1 view .LVU1037
 3056              		.loc 1 1606 42 is_stmt 0 view .LVU1038
 3057 0518 ADF84880 		strh	r8, [sp, #72]	@ movhi
1607:Src/BLDC_controller.c **** 
1608:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S45>/Current_Filtering' */
1609:Src/BLDC_controller.c **** 
1610:Src/BLDC_controller.c ****       /* Sum: '<S51>/Sum1' incorporates:
1611:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide2'
1612:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide3'
1613:Src/BLDC_controller.c ****        */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 87


1614:Src/BLDC_controller.c ****       rtb_Gain3 = (int16_T)((rtb_Saturation * rtDW->r_cos_M1) >> 14) + (int16_T)
 3058              		.loc 1 1614 7 is_stmt 1 view .LVU1039
 3059              		.loc 1 1614 45 is_stmt 0 view .LVU1040
 3060 051c 00FB03F3 		mul	r3, r0, r3
 3061              		.loc 1 1614 19 view .LVU1041
 3062 0520 43F38F33 		sbfx	r3, r3, #14, #16
1615:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3063              		.loc 1 1615 22 view .LVU1042
 3064 0524 01FB02F2 		mul	r2, r1, r2
1614:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3065              		.loc 1 1614 72 view .LVU1043
 3066 0528 42F38F32 		sbfx	r2, r2, #14, #16
1614:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3067              		.loc 1 1614 17 view .LVU1044
 3068 052c 1344     		add	r3, r3, r2
 3069              	.LVL311:
1616:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3070              		.loc 1 1616 7 is_stmt 1 view .LVU1045
 3071              		.loc 1 1616 10 is_stmt 0 view .LVU1046
 3072 052e B3F5004F 		cmp	r3, #32768
 3073 0532 04DA     		bge	.L375
1617:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1618:Src/BLDC_controller.c ****       } else {
1619:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 3074              		.loc 1 1619 9 is_stmt 1 view .LVU1047
 3075              		.loc 1 1619 12 is_stmt 0 view .LVU1048
 3076 0534 13F5004F 		cmn	r3, #32768
 3077 0538 03DA     		bge	.L216
1620:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 3078              		.loc 1 1620 21 view .LVU1049
 3079 053a 454B     		ldr	r3, .L470+4
 3080              	.LVL312:
 3081              		.loc 1 1620 21 view .LVU1050
 3082 053c 01E0     		b	.L216
 3083              	.LVL313:
 3084              	.L375:
1617:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 3085              		.loc 1 1617 19 view .LVU1051
 3086 053e 47F6FF73 		movw	r3, #32767
 3087              	.LVL314:
 3088              	.L216:
1621:Src/BLDC_controller.c ****         }
1622:Src/BLDC_controller.c ****       }
1623:Src/BLDC_controller.c **** 
1624:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1625:Src/BLDC_controller.c ****        *  ActionPort: '<S50>/Action Port'
1626:Src/BLDC_controller.c ****        */
1627:Src/BLDC_controller.c ****       /* SignalConversion: '<S50>/TmpSignal ConversionAtLow_Pass_FilterInport1' incorporates:
1628:Src/BLDC_controller.c ****        *  Sum: '<S51>/Sum1'
1629:Src/BLDC_controller.c ****        */
1630:Src/BLDC_controller.c ****       rtb_TmpSignalConversionAtLow_Pa[1] = (int16_T)rtb_Gain3;
 3089              		.loc 1 1630 7 is_stmt 1 view .LVU1052
 3090              		.loc 1 1630 42 is_stmt 0 view .LVU1053
 3091 0542 ADF84A30 		strh	r3, [sp, #74]	@ movhi
1631:Src/BLDC_controller.c **** 
1632:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S50>/Low_Pass_Filter' */
1633:Src/BLDC_controller.c ****       Low_Pass_Filter(rtb_TmpSignalConversionAtLow_Pa, rtP->cf_currFilt,
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 88


 3092              		.loc 1 1633 7 is_stmt 1 view .LVU1054
 3093 0546 04F13803 		add	r3, r4, #56
 3094              	.LVL315:
 3095              		.loc 1 1633 7 is_stmt 0 view .LVU1055
 3096 054a 04F15202 		add	r2, r4, #82
 3097 054e B5F8EC10 		ldrh	r1, [r5, #236]
 3098 0552 12A8     		add	r0, sp, #72
 3099 0554 FFF7FEFF 		bl	Low_Pass_Filter
 3100              	.LVL316:
1634:Src/BLDC_controller.c ****                       rtDW->DataTypeConversion, &rtDW->Low_Pass_Filter_m);
1635:Src/BLDC_controller.c **** 
1636:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S50>/Low_Pass_Filter' */
1637:Src/BLDC_controller.c **** 
1638:Src/BLDC_controller.c ****       /* Abs: '<S50>/Abs5' incorporates:
1639:Src/BLDC_controller.c ****        *  Constant: '<S50>/cf_currFilt'
1640:Src/BLDC_controller.c ****        */
1641:Src/BLDC_controller.c ****       if (rtDW->DataTypeConversion[0] < 0) {
 3101              		.loc 1 1641 7 is_stmt 1 view .LVU1056
 3102              		.loc 1 1641 35 is_stmt 0 view .LVU1057
 3103 0558 B4F95230 		ldrsh	r3, [r4, #82]
 3104              		.loc 1 1641 10 view .LVU1058
 3105 055c 002B     		cmp	r3, #0
 3106 055e 4CDB     		blt	.L446
1642:Src/BLDC_controller.c ****         rtDW->Abs5_h = (int16_T)-rtDW->DataTypeConversion[0];
1643:Src/BLDC_controller.c ****       } else {
1644:Src/BLDC_controller.c ****         rtDW->Abs5_h = rtDW->DataTypeConversion[0];
 3107              		.loc 1 1644 9 is_stmt 1 view .LVU1059
 3108              		.loc 1 1644 22 is_stmt 0 view .LVU1060
 3109 0560 A4F87830 		strh	r3, [r4, #120]	@ movhi
 3110              	.L199:
1645:Src/BLDC_controller.c ****       }
1646:Src/BLDC_controller.c **** 
1647:Src/BLDC_controller.c ****       /* End of Abs: '<S50>/Abs5' */
1648:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S45>/Current_Filtering' */
1649:Src/BLDC_controller.c ****     }
1650:Src/BLDC_controller.c **** 
1651:Src/BLDC_controller.c ****     /* End of If: '<S45>/If2' */
1652:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
1653:Src/BLDC_controller.c ****   }
1654:Src/BLDC_controller.c **** 
1655:Src/BLDC_controller.c ****   /* End of If: '<S7>/If1' */
1656:Src/BLDC_controller.c **** 
1657:Src/BLDC_controller.c ****   /* Chart: '<S1>/Task_Scheduler' incorporates:
1658:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay2'
1659:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay5'
1660:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay6'
1661:Src/BLDC_controller.c ****    */
1662:Src/BLDC_controller.c ****   if (rtDW->UnitDelay2_DSTATE_c) {
 3111              		.loc 1 1662 3 is_stmt 1 view .LVU1061
 3112              		.loc 1 1662 11 is_stmt 0 view .LVU1062
 3113 0564 94F8A330 		ldrb	r3, [r4, #163]	@ zero_extendqisi2
 3114              		.loc 1 1662 6 view .LVU1063
 3115 0568 002B     		cmp	r3, #0
 3116 056a 00F00782 		beq	.L218
1663:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F02_Diagnostics' */
1664:Src/BLDC_controller.c ****     /* If: '<S4>/If2' incorporates:
1665:Src/BLDC_controller.c ****      *  Constant: '<S20>/CTRL_COMM2'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 89


1666:Src/BLDC_controller.c ****      *  Constant: '<S20>/t_errDequal'
1667:Src/BLDC_controller.c ****      *  Constant: '<S20>/t_errQual'
1668:Src/BLDC_controller.c ****      *  Constant: '<S4>/b_diagEna'
1669:Src/BLDC_controller.c ****      *  RelationalOperator: '<S20>/Relational Operator2'
1670:Src/BLDC_controller.c ****      */
1671:Src/BLDC_controller.c ****     if (rtP->b_diagEna) {
 3117              		.loc 1 1671 5 is_stmt 1 view .LVU1064
 3118              		.loc 1 1671 12 is_stmt 0 view .LVU1065
 3119 056e 95F8FD30 		ldrb	r3, [r5, #253]	@ zero_extendqisi2
 3120              		.loc 1 1671 8 view .LVU1066
 3121 0572 002B     		cmp	r3, #0
 3122 0574 35D0     		beq	.L219
1672:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S4>/Diagnostics_Enabled' incorporates:
1673:Src/BLDC_controller.c ****        *  ActionPort: '<S20>/Action Port'
1674:Src/BLDC_controller.c ****        */
1675:Src/BLDC_controller.c ****       /* Switch: '<S20>/Switch3' incorporates:
1676:Src/BLDC_controller.c ****        *  Abs: '<S20>/Abs4'
1677:Src/BLDC_controller.c ****        *  Constant: '<S13>/n_stdStillDet'
1678:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM4'
1679:Src/BLDC_controller.c ****        *  Constant: '<S20>/r_errInpTgtThres'
1680:Src/BLDC_controller.c ****        *  Inport: '<Root>/b_motEna'
1681:Src/BLDC_controller.c ****        *  Logic: '<S20>/Logical Operator1'
1682:Src/BLDC_controller.c ****        *  RelationalOperator: '<S13>/Relational Operator9'
1683:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator7'
1684:Src/BLDC_controller.c ****        *  S-Function (sfix_bitop): '<S20>/Bitwise Operator1'
1685:Src/BLDC_controller.c ****        *  UnitDelay: '<S20>/UnitDelay'
1686:Src/BLDC_controller.c ****        *  UnitDelay: '<S8>/UnitDelay4'
1687:Src/BLDC_controller.c ****        */
1688:Src/BLDC_controller.c ****       if ((rtDW->UnitDelay_DSTATE_e & 4) != 0) {
 3123              		.loc 1 1688 7 is_stmt 1 view .LVU1067
 3124              		.loc 1 1688 16 is_stmt 0 view .LVU1068
 3125 0576 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
 3126              		.loc 1 1688 10 view .LVU1069
 3127 057a 13F0040F 		tst	r3, #4
 3128 057e 41D0     		beq	.L220
1689:Src/BLDC_controller.c ****         rtb_RelationalOperator1_mv = true;
 3129              		.loc 1 1689 9 is_stmt 1 view .LVU1070
 3130              		.loc 1 1689 36 is_stmt 0 view .LVU1071
 3131 0580 0123     		movs	r3, #1
 3132 0582 8DF84F30 		strb	r3, [sp, #79]
 3133              	.L221:
1690:Src/BLDC_controller.c ****       } else {
1691:Src/BLDC_controller.c ****         if (rtDW->UnitDelay4_DSTATE_eu < 0) {
1692:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
1693:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
1694:Src/BLDC_controller.c ****            */
1695:Src/BLDC_controller.c ****           rtb_Saturation1 = (int16_T)-rtDW->UnitDelay4_DSTATE_eu;
1696:Src/BLDC_controller.c ****         } else {
1697:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
1698:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
1699:Src/BLDC_controller.c ****            */
1700:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->UnitDelay4_DSTATE_eu;
1701:Src/BLDC_controller.c ****         }
1702:Src/BLDC_controller.c **** 
1703:Src/BLDC_controller.c ****         rtb_RelationalOperator1_mv = (rtU->b_motEna && (Abs5 <
1704:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
1705:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 90


1706:Src/BLDC_controller.c **** 
1707:Src/BLDC_controller.c ****       /* End of Switch: '<S20>/Switch3' */
1708:Src/BLDC_controller.c **** 
1709:Src/BLDC_controller.c ****       /* Sum: '<S20>/Sum' incorporates:
1710:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM'
1711:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM1'
1712:Src/BLDC_controller.c ****        *  DataTypeConversion: '<S20>/Data Type Conversion3'
1713:Src/BLDC_controller.c ****        *  Gain: '<S20>/g_Hb'
1714:Src/BLDC_controller.c ****        *  Gain: '<S20>/g_Hb1'
1715:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator1'
1716:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator3'
1717:Src/BLDC_controller.c ****        */
1718:Src/BLDC_controller.c ****       rtb_a_elecAngle_XA_g = (uint8_T)(((uint32_T)((Sum == 7) << 1) + (Sum == 0))
 3134              		.loc 1 1718 7 is_stmt 1 view .LVU1072
 3135              		.loc 1 1718 63 is_stmt 0 view .LVU1073
 3136 0586 BBF1070F 		cmp	fp, #7
 3137 058a 58D0     		beq	.L447
 3138 058c 4FF00008 		mov	r8, #0
 3139              	.L224:
 3140              		.loc 1 1718 69 discriminator 4 view .LVU1074
 3141 0590 BBF1000F 		cmp	fp, #0
 3142 0594 08BF     		it	eq
 3143 0596 08F10108 		addeq	r8, r8, #1
1719:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3144              		.loc 1 1719 39 discriminator 4 view .LVU1075
 3145 059a 9DF84F30 		ldrb	r3, [sp, #79]	@ zero_extendqisi2
 3146 059e 9B00     		lsls	r3, r3, #2
 3147 05a0 DBB2     		uxtb	r3, r3
1718:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3148              		.loc 1 1718 28 discriminator 4 view .LVU1076
 3149 05a2 9844     		add	r8, r8, r3
 3150              	.LVL317:
1720:Src/BLDC_controller.c **** 
1721:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S20>/Debounce_Filter' */
1722:Src/BLDC_controller.c ****       Debounce_Filter(rtb_a_elecAngle_XA_g != 0, rtP->t_errQual,
 3151              		.loc 1 1722 7 is_stmt 1 discriminator 4 view .LVU1077
 3152 05a4 EA89     		ldrh	r2, [r5, #14]
 3153 05a6 298A     		ldrh	r1, [r5, #16]
 3154 05a8 18F0FF08 		ands	r8, r8, #255
 3155              	.LVL318:
 3156              		.loc 1 1722 7 is_stmt 0 discriminator 4 view .LVU1078
 3157 05ac 04F12E03 		add	r3, r4, #46
 3158 05b0 0093     		str	r3, [sp]
 3159 05b2 04F1A103 		add	r3, r4, #161
 3160 05b6 14BF     		ite	ne
 3161 05b8 0120     		movne	r0, #1
 3162 05ba 0020     		moveq	r0, #0
 3163 05bc FFF7FEFF 		bl	Debounce_Filter
 3164              	.LVL319:
1723:Src/BLDC_controller.c ****                       rtP->t_errDequal, &rtDW->Merge_p, &rtDW->Debounce_Filter_k);
1724:Src/BLDC_controller.c **** 
1725:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S20>/Debounce_Filter' */
1726:Src/BLDC_controller.c **** 
1727:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S20>/either_edge' */
1728:Src/BLDC_controller.c ****       either_edge(rtDW->Merge_p, &rtb_RelationalOperator1_mv,
 3165              		.loc 1 1728 7 is_stmt 1 discriminator 4 view .LVU1079
 3166 05c0 04F12C02 		add	r2, r4, #44
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 91


 3167 05c4 0DF14F01 		add	r1, sp, #79
 3168 05c8 94F8A100 		ldrb	r0, [r4, #161]	@ zero_extendqisi2
 3169 05cc FFF7FEFF 		bl	either_edge
 3170              	.LVL320:
1729:Src/BLDC_controller.c ****                   &rtDW->either_edge_i);
1730:Src/BLDC_controller.c **** 
1731:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S20>/either_edge' */
1732:Src/BLDC_controller.c **** 
1733:Src/BLDC_controller.c ****       /* Switch: '<S20>/Switch1' incorporates:
1734:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM2'
1735:Src/BLDC_controller.c ****        *  Constant: '<S20>/t_errDequal'
1736:Src/BLDC_controller.c ****        *  Constant: '<S20>/t_errQual'
1737:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator2'
1738:Src/BLDC_controller.c ****        */
1739:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3171              		.loc 1 1739 7 discriminator 4 view .LVU1080
 3172              		.loc 1 1739 11 is_stmt 0 discriminator 4 view .LVU1081
 3173 05d0 9DF84F30 		ldrb	r3, [sp, #79]	@ zero_extendqisi2
 3174              		.loc 1 1739 10 discriminator 4 view .LVU1082
 3175 05d4 002B     		cmp	r3, #0
 3176 05d6 35D0     		beq	.L225
1740:Src/BLDC_controller.c ****         /* Outport: '<Root>/z_errCode' */
1741:Src/BLDC_controller.c ****         rtY->z_errCode = rtb_a_elecAngle_XA_g;
 3177              		.loc 1 1741 9 is_stmt 1 view .LVU1083
 3178              		.loc 1 1741 24 is_stmt 0 view .LVU1084
 3179 05d8 87F80680 		strb	r8, [r7, #6]
 3180              	.L226:
1742:Src/BLDC_controller.c ****       } else {
1743:Src/BLDC_controller.c ****         /* Outport: '<Root>/z_errCode' incorporates:
1744:Src/BLDC_controller.c ****          *  UnitDelay: '<S20>/UnitDelay'
1745:Src/BLDC_controller.c ****          */
1746:Src/BLDC_controller.c ****         rtY->z_errCode = rtDW->UnitDelay_DSTATE_e;
1747:Src/BLDC_controller.c ****       }
1748:Src/BLDC_controller.c **** 
1749:Src/BLDC_controller.c ****       /* End of Switch: '<S20>/Switch1' */
1750:Src/BLDC_controller.c **** 
1751:Src/BLDC_controller.c ****       /* Update for UnitDelay: '<S20>/UnitDelay' incorporates:
1752:Src/BLDC_controller.c ****        *  Outport: '<Root>/z_errCode'
1753:Src/BLDC_controller.c ****        */
1754:Src/BLDC_controller.c ****       rtDW->UnitDelay_DSTATE_e = rtY->z_errCode;
 3181              		.loc 1 1754 7 is_stmt 1 view .LVU1085
 3182              		.loc 1 1754 37 is_stmt 0 view .LVU1086
 3183 05dc BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3184              		.loc 1 1754 32 view .LVU1087
 3185 05de 84F89D30 		strb	r3, [r4, #157]
 3186              	.L219:
1755:Src/BLDC_controller.c **** 
1756:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S4>/Diagnostics_Enabled' */
1757:Src/BLDC_controller.c ****     }
1758:Src/BLDC_controller.c **** 
1759:Src/BLDC_controller.c ****     /* End of If: '<S4>/If2' */
1760:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F02_Diagnostics' */
1761:Src/BLDC_controller.c **** 
1762:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F03_Control_Mode_Manager' */
1763:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator4' incorporates:
1764:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant8'
1765:Src/BLDC_controller.c ****      *  Inport: '<Root>/b_motEna'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 92


1766:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1767:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator7'
1768:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator10'
1769:Src/BLDC_controller.c ****      */
1770:Src/BLDC_controller.c ****     rtb_RelationalOperator1_mv = (rtDW->Merge_p || (!rtU->b_motEna) ||
 3187              		.loc 1 1770 5 is_stmt 1 view .LVU1088
 3188              		.loc 1 1770 39 is_stmt 0 view .LVU1089
 3189 05e2 94F8A130 		ldrb	r3, [r4, #161]	@ zero_extendqisi2
 3190              		.loc 1 1770 69 view .LVU1090
 3191 05e6 002B     		cmp	r3, #0
 3192 05e8 34D1     		bne	.L381
 3193              		.loc 1 1770 57 discriminator 2 view .LVU1091
 3194 05ea 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 3195              		.loc 1 1770 49 discriminator 2 view .LVU1092
 3196 05ec 002B     		cmp	r3, #0
 3197 05ee 3DD0     		beq	.L382
1771:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3198              		.loc 1 1771 11 discriminator 4 view .LVU1093
 3199 05f0 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1770:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3200              		.loc 1 1770 69 discriminator 4 view .LVU1094
 3201 05f2 002B     		cmp	r3, #0
 3202 05f4 3CD1     		bne	.L383
1770:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3203              		.loc 1 1770 69 view .LVU1095
 3204 05f6 0123     		movs	r3, #1
 3205 05f8 2DE0     		b	.L227
 3206              	.L446:
1642:Src/BLDC_controller.c ****       } else {
 3207              		.loc 1 1642 9 is_stmt 1 view .LVU1096
1642:Src/BLDC_controller.c ****       } else {
 3208              		.loc 1 1642 58 is_stmt 0 view .LVU1097
 3209 05fa 9BB2     		uxth	r3, r3
1642:Src/BLDC_controller.c ****       } else {
 3210              		.loc 1 1642 24 view .LVU1098
 3211 05fc 5B42     		rsbs	r3, r3, #0
1642:Src/BLDC_controller.c ****       } else {
 3212              		.loc 1 1642 22 view .LVU1099
 3213 05fe A4F87830 		strh	r3, [r4, #120]	@ movhi
 3214 0602 AFE7     		b	.L199
 3215              	.L220:
1691:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3216              		.loc 1 1691 9 is_stmt 1 view .LVU1100
1691:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3217              		.loc 1 1691 17 is_stmt 0 view .LVU1101
 3218 0604 B4F98C30 		ldrsh	r3, [r4, #140]
1691:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3219              		.loc 1 1691 12 view .LVU1102
 3220 0608 002B     		cmp	r3, #0
 3221 060a 0CDB     		blt	.L448
 3222              	.L222:
 3223              	.LVL321:
1703:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3224              		.loc 1 1703 9 is_stmt 1 view .LVU1103
1703:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3225              		.loc 1 1703 42 is_stmt 0 view .LVU1104
 3226 060c 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 93


1704:Src/BLDC_controller.c ****       }
 3227              		.loc 1 1704 31 view .LVU1105
 3228 060e 72B1     		cbz	r2, .L377
1704:Src/BLDC_controller.c ****       }
 3229              		.loc 1 1704 14 discriminator 1 view .LVU1106
 3230 0610 B5F9DC20 		ldrsh	r2, [r5, #220]
1703:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3231              		.loc 1 1703 53 discriminator 1 view .LVU1107
 3232 0614 0799     		ldr	r1, [sp, #28]
 3233 0616 8A42     		cmp	r2, r1
 3234 0618 0DDD     		ble	.L378
1704:Src/BLDC_controller.c ****       }
 3235              		.loc 1 1704 56 discriminator 4 view .LVU1108
 3236 061a B5F9DE20 		ldrsh	r2, [r5, #222]
1704:Src/BLDC_controller.c ****       }
 3237              		.loc 1 1704 31 discriminator 4 view .LVU1109
 3238 061e 9A42     		cmp	r2, r3
 3239 0620 0BDB     		blt	.L379
1704:Src/BLDC_controller.c ****       }
 3240              		.loc 1 1704 31 view .LVU1110
 3241 0622 0023     		movs	r3, #0
 3242              	.LVL322:
1704:Src/BLDC_controller.c ****       }
 3243              		.loc 1 1704 31 view .LVU1111
 3244 0624 04E0     		b	.L223
 3245              	.L448:
1695:Src/BLDC_controller.c ****         } else {
 3246              		.loc 1 1695 11 is_stmt 1 view .LVU1112
1695:Src/BLDC_controller.c ****         } else {
 3247              		.loc 1 1695 43 is_stmt 0 view .LVU1113
 3248 0626 9BB2     		uxth	r3, r3
1695:Src/BLDC_controller.c ****         } else {
 3249              		.loc 1 1695 29 view .LVU1114
 3250 0628 5B42     		rsbs	r3, r3, #0
1695:Src/BLDC_controller.c ****         } else {
 3251              		.loc 1 1695 27 view .LVU1115
 3252 062a 1BB2     		sxth	r3, r3
 3253              	.LVL323:
1695:Src/BLDC_controller.c ****         } else {
 3254              		.loc 1 1695 27 view .LVU1116
 3255 062c EEE7     		b	.L222
 3256              	.L377:
1704:Src/BLDC_controller.c ****       }
 3257              		.loc 1 1704 31 view .LVU1117
 3258 062e 0023     		movs	r3, #0
 3259              	.LVL324:
 3260              	.L223:
1703:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3261              		.loc 1 1703 36 view .LVU1118
 3262 0630 8DF84F30 		strb	r3, [sp, #79]
 3263 0634 A7E7     		b	.L221
 3264              	.LVL325:
 3265              	.L378:
1704:Src/BLDC_controller.c ****       }
 3266              		.loc 1 1704 31 view .LVU1119
 3267 0636 0023     		movs	r3, #0
 3268              	.LVL326:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 94


1704:Src/BLDC_controller.c ****       }
 3269              		.loc 1 1704 31 view .LVU1120
 3270 0638 FAE7     		b	.L223
 3271              	.LVL327:
 3272              	.L379:
1704:Src/BLDC_controller.c ****       }
 3273              		.loc 1 1704 31 view .LVU1121
 3274 063a 0123     		movs	r3, #1
 3275              	.LVL328:
1704:Src/BLDC_controller.c ****       }
 3276              		.loc 1 1704 31 view .LVU1122
 3277 063c F8E7     		b	.L223
 3278              	.L447:
1718:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3279              		.loc 1 1718 63 view .LVU1123
 3280 063e 4FF00208 		mov	r8, #2
 3281 0642 A5E7     		b	.L224
 3282              	.L225:
1746:Src/BLDC_controller.c ****       }
 3283              		.loc 1 1746 9 is_stmt 1 view .LVU1124
1746:Src/BLDC_controller.c ****       }
 3284              		.loc 1 1746 30 is_stmt 0 view .LVU1125
 3285 0644 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
1746:Src/BLDC_controller.c ****       }
 3286              		.loc 1 1746 24 view .LVU1126
 3287 0648 BB71     		strb	r3, [r7, #6]
 3288 064a C7E7     		b	.L226
 3289              	.L471:
 3290              		.align	2
 3291              	.L470:
 3292 064c 00000000 		.word	rtConstP
 3293 0650 0080FFFF 		.word	-32768
 3294              	.L381:
1770:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3295              		.loc 1 1770 69 view .LVU1127
 3296 0654 0123     		movs	r3, #1
 3297              	.L227:
1770:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3298              		.loc 1 1770 32 discriminator 8 view .LVU1128
 3299 0656 DBB2     		uxtb	r3, r3
 3300 0658 8DF84F30 		strb	r3, [sp, #79]
1772:Src/BLDC_controller.c **** 
1773:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator1' incorporates:
1774:Src/BLDC_controller.c ****      *  Constant: '<S1>/b_cruiseCtrlEna'
1775:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant1'
1776:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1777:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator1'
1778:Src/BLDC_controller.c ****      */
1779:Src/BLDC_controller.c ****     rtb_LogicalOperator1_j = ((rtU->z_ctrlModReq == 2) || rtP->b_cruiseCtrlEna);
 3301              		.loc 1 1779 5 is_stmt 1 discriminator 8 view .LVU1129
 3302              		.loc 1 1779 35 is_stmt 0 discriminator 8 view .LVU1130
 3303 065c 7278     		ldrb	r2, [r6, #1]	@ zero_extendqisi2
 3304              		.loc 1 1779 56 discriminator 8 view .LVU1131
 3305 065e 022A     		cmp	r2, #2
 3306 0660 08D0     		beq	.L384
 3307              		.loc 1 1779 62 discriminator 2 view .LVU1132
 3308 0662 95F8FC10 		ldrb	r1, [r5, #252]	@ zero_extendqisi2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 95


 3309              		.loc 1 1779 56 discriminator 2 view .LVU1133
 3310 0666 41B3     		cbz	r1, .L385
 3311              		.loc 1 1779 56 view .LVU1134
 3312 0668 0121     		movs	r1, #1
 3313 066a 04E0     		b	.L228
 3314              	.L382:
1770:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3315              		.loc 1 1770 69 view .LVU1135
 3316 066c 0123     		movs	r3, #1
 3317 066e F2E7     		b	.L227
 3318              	.L383:
 3319 0670 0023     		movs	r3, #0
 3320 0672 F0E7     		b	.L227
 3321              	.L384:
 3322              		.loc 1 1779 56 view .LVU1136
 3323 0674 0121     		movs	r1, #1
 3324              	.L228:
 3325              		.loc 1 1779 28 discriminator 6 view .LVU1137
 3326 0676 C8B2     		uxtb	r0, r1
 3327              	.LVL329:
1780:Src/BLDC_controller.c **** 
1781:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator2' incorporates:
1782:Src/BLDC_controller.c ****      *  Constant: '<S1>/b_cruiseCtrlEna'
1783:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant'
1784:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1785:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator5'
1786:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator4'
1787:Src/BLDC_controller.c ****      */
1788:Src/BLDC_controller.c ****     rtb_LogicalOperator2_p = ((rtU->z_ctrlModReq == 3) && (!rtP->b_cruiseCtrlEna));
 3328              		.loc 1 1788 5 is_stmt 1 discriminator 6 view .LVU1138
 3329              		.loc 1 1788 56 is_stmt 0 discriminator 6 view .LVU1139
 3330 0678 032A     		cmp	r2, #3
 3331 067a 20D0     		beq	.L449
 3332              		.loc 1 1788 56 view .LVU1140
 3333 067c 0022     		movs	r2, #0
 3334              	.L229:
 3335              		.loc 1 1788 28 discriminator 6 view .LVU1141
 3336 067e D1B2     		uxtb	r1, r2
 3337              	.LVL330:
1789:Src/BLDC_controller.c **** 
1790:Src/BLDC_controller.c ****     /* Chart: '<S5>/F03_02_Control_Mode_Manager' incorporates:
1791:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant5'
1792:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1793:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator3'
1794:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator6'
1795:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator9'
1796:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator5'
1797:Src/BLDC_controller.c ****      */
1798:Src/BLDC_controller.c ****     if (rtDW->is_active_c1_BLDC_controller == 0U) {
 3338              		.loc 1 1798 5 is_stmt 1 discriminator 6 view .LVU1142
 3339              		.loc 1 1798 13 is_stmt 0 discriminator 6 view .LVU1143
 3340 0680 94F89E20 		ldrb	r2, [r4, #158]	@ zero_extendqisi2
 3341              		.loc 1 1798 8 discriminator 6 view .LVU1144
 3342 0684 12BB     		cbnz	r2, .L230
1799:Src/BLDC_controller.c ****       rtDW->is_active_c1_BLDC_controller = 1U;
 3343              		.loc 1 1799 7 is_stmt 1 view .LVU1145
 3344              		.loc 1 1799 42 is_stmt 0 view .LVU1146
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 96


 3345 0686 0123     		movs	r3, #1
 3346 0688 84F89E30 		strb	r3, [r4, #158]
1800:Src/BLDC_controller.c ****       rtDW->is_c1_BLDC_controller = IN_OPEN;
 3347              		.loc 1 1800 7 is_stmt 1 view .LVU1147
 3348              		.loc 1 1800 35 is_stmt 0 view .LVU1148
 3349 068c 0223     		movs	r3, #2
 3350 068e 84F89F30 		strb	r3, [r4, #159]
1801:Src/BLDC_controller.c ****       rtDW->z_ctrlMod = OPEN_MODE;
 3351              		.loc 1 1801 7 is_stmt 1 view .LVU1149
 3352              		.loc 1 1801 23 is_stmt 0 view .LVU1150
 3353 0692 0023     		movs	r3, #0
 3354 0694 84F89930 		strb	r3, [r4, #153]
 3355              	.L231:
1802:Src/BLDC_controller.c ****     } else if (rtDW->is_c1_BLDC_controller == IN_ACTIVE) {
1803:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
1804:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1805:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
1806:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
1807:Src/BLDC_controller.c ****       } else {
1808:Src/BLDC_controller.c ****         switch (rtDW->is_ACTIVE) {
1809:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
1810:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
1811:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
1812:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1813:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
1814:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
1815:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
1816:Src/BLDC_controller.c ****             } else {
1817:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1818:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1819:Src/BLDC_controller.c ****             }
1820:Src/BLDC_controller.c ****           }
1821:Src/BLDC_controller.c ****           break;
1822:Src/BLDC_controller.c **** 
1823:Src/BLDC_controller.c ****          case IN_TORQUE_MODE:
1824:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
1825:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
1826:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1827:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
1828:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
1829:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
1830:Src/BLDC_controller.c ****             } else {
1831:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1832:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1833:Src/BLDC_controller.c ****             }
1834:Src/BLDC_controller.c ****           }
1835:Src/BLDC_controller.c ****           break;
1836:Src/BLDC_controller.c **** 
1837:Src/BLDC_controller.c ****          default:
1838:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
1839:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
1840:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1841:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
1842:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
1843:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
1844:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
1845:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 97


1846:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
1847:Src/BLDC_controller.c ****             } else {
1848:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1849:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1850:Src/BLDC_controller.c ****             }
1851:Src/BLDC_controller.c ****           }
1852:Src/BLDC_controller.c ****           break;
1853:Src/BLDC_controller.c ****         }
1854:Src/BLDC_controller.c ****       }
1855:Src/BLDC_controller.c ****     } else {
1856:Src/BLDC_controller.c ****       rtDW->z_ctrlMod = OPEN_MODE;
1857:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
1858:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
1859:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_ACTIVE;
1860:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
1861:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
1862:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
1863:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
1864:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
1865:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
1866:Src/BLDC_controller.c ****         } else {
1867:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1868:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
1869:Src/BLDC_controller.c ****         }
1870:Src/BLDC_controller.c ****       }
1871:Src/BLDC_controller.c ****     }
1872:Src/BLDC_controller.c **** 
1873:Src/BLDC_controller.c ****     /* End of Chart: '<S5>/F03_02_Control_Mode_Manager' */
1874:Src/BLDC_controller.c **** 
1875:Src/BLDC_controller.c ****     /* If: '<S33>/If1' incorporates:
1876:Src/BLDC_controller.c ****      *  Constant: '<S1>/z_ctrlTypSel'
1877:Src/BLDC_controller.c ****      *  Inport: '<S34>/r_inpTgt'
1878:Src/BLDC_controller.c ****      *  Saturate: '<S33>/Saturation'
1879:Src/BLDC_controller.c ****      */
1880:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 3356              		.loc 1 1880 5 is_stmt 1 view .LVU1151
 3357              		.loc 1 1880 12 is_stmt 0 view .LVU1152
 3358 0698 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 3359              		.loc 1 1880 8 view .LVU1153
 3360 069c 022B     		cmp	r3, #2
 3361 069e 00F09A80 		beq	.L450
1881:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/FOC_Control_Type' incorporates:
1882:Src/BLDC_controller.c ****        *  ActionPort: '<S36>/Action Port'
1883:Src/BLDC_controller.c ****        */
1884:Src/BLDC_controller.c ****       /* SignalConversion: '<S36>/TmpSignal ConversionAtSelectorInport1' incorporates:
1885:Src/BLDC_controller.c ****        *  Constant: '<S36>/Vd_max'
1886:Src/BLDC_controller.c ****        *  Constant: '<S36>/constant1'
1887:Src/BLDC_controller.c ****        *  Constant: '<S36>/i_max'
1888:Src/BLDC_controller.c ****        *  Constant: '<S36>/n_max'
1889:Src/BLDC_controller.c ****        */
1890:Src/BLDC_controller.c ****       tmp[0] = 0;
1891:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
1892:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
1893:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
1894:Src/BLDC_controller.c **** 
1895:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/FOC_Control_Type' */
1896:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 98


1897:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' */
1898:Src/BLDC_controller.c ****       if (DataTypeConversion2 > 16000) {
1899:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
1900:Src/BLDC_controller.c ****       } else {
1901:Src/BLDC_controller.c ****         if (DataTypeConversion2 < -16000) {
1902:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
1903:Src/BLDC_controller.c ****         }
1904:Src/BLDC_controller.c ****       }
1905:Src/BLDC_controller.c **** 
1906:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/FOC_Control_Type' incorporates:
1907:Src/BLDC_controller.c ****        *  ActionPort: '<S36>/Action Port'
1908:Src/BLDC_controller.c ****        */
1909:Src/BLDC_controller.c ****       /* Product: '<S36>/Divide1' incorporates:
1910:Src/BLDC_controller.c ****        *  Inport: '<Root>/z_ctrlModReq'
1911:Src/BLDC_controller.c ****        *  Product: '<S36>/Divide4'
1912:Src/BLDC_controller.c ****        *  Selector: '<S36>/Selector'
1913:Src/BLDC_controller.c ****        */
1914:Src/BLDC_controller.c ****       rtb_Saturation = (int16_T)(((uint16_T)((tmp[rtU->z_ctrlModReq] << 5) / 125)
1915:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
1916:Src/BLDC_controller.c **** 
1917:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/FOC_Control_Type' */
1918:Src/BLDC_controller.c ****     } else if (DataTypeConversion2 > 16000) {
 3362              		.loc 1 1918 12 is_stmt 1 view .LVU1154
 3363              		.loc 1 1918 15 is_stmt 0 view .LVU1155
 3364 06a2 099B     		ldr	r3, [sp, #36]
 3365 06a4 B3F57A5F 		cmp	r3, #16000
 3366 06a8 00F31081 		bgt	.L390
1919:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1920:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
1921:Src/BLDC_controller.c ****        */
1922:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' incorporates:
1923:Src/BLDC_controller.c ****        *  Inport: '<S34>/r_inpTgt'
1924:Src/BLDC_controller.c ****        */
1925:Src/BLDC_controller.c ****       rtb_Saturation = 16000;
1926:Src/BLDC_controller.c **** 
1927:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1928:Src/BLDC_controller.c ****     } else if (DataTypeConversion2 < -16000) {
 3367              		.loc 1 1928 12 is_stmt 1 view .LVU1156
 3368              		.loc 1 1928 15 is_stmt 0 view .LVU1157
 3369 06ac 13F57A5F 		cmn	r3, #16000
 3370 06b0 80F2C180 		bge	.L247
1929:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1930:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
1931:Src/BLDC_controller.c ****        */
1932:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' incorporates:
1933:Src/BLDC_controller.c ****        *  Inport: '<S34>/r_inpTgt'
1934:Src/BLDC_controller.c ****        */
1935:Src/BLDC_controller.c ****       rtb_Saturation = -16000;
 3371              		.loc 1 1935 22 view .LVU1158
 3372 06b4 AE4B     		ldr	r3, .L472
 3373 06b6 0993     		str	r3, [sp, #36]
 3374              	.LVL331:
 3375              		.loc 1 1935 22 view .LVU1159
 3376 06b8 BDE0     		b	.L247
 3377              	.LVL332:
 3378              	.L385:
1779:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 99


 3379              		.loc 1 1779 56 view .LVU1160
 3380 06ba 0021     		movs	r1, #0
 3381 06bc DBE7     		b	.L228
 3382              	.LVL333:
 3383              	.L449:
1788:Src/BLDC_controller.c **** 
 3384              		.loc 1 1788 64 discriminator 1 view .LVU1161
 3385 06be 95F8FC20 		ldrb	r2, [r5, #252]	@ zero_extendqisi2
1788:Src/BLDC_controller.c **** 
 3386              		.loc 1 1788 56 discriminator 1 view .LVU1162
 3387 06c2 0AB1     		cbz	r2, .L387
1788:Src/BLDC_controller.c **** 
 3388              		.loc 1 1788 56 view .LVU1163
 3389 06c4 0022     		movs	r2, #0
 3390 06c6 DAE7     		b	.L229
 3391              	.L387:
 3392 06c8 0122     		movs	r2, #1
 3393 06ca D8E7     		b	.L229
 3394              	.LVL334:
 3395              	.L230:
1802:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3396              		.loc 1 1802 12 is_stmt 1 view .LVU1164
1802:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3397              		.loc 1 1802 20 is_stmt 0 view .LVU1165
 3398 06cc 94F89F20 		ldrb	r2, [r4, #159]	@ zero_extendqisi2
1802:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3399              		.loc 1 1802 15 view .LVU1166
 3400 06d0 012A     		cmp	r2, #1
 3401 06d2 16D0     		beq	.L451
1856:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
 3402              		.loc 1 1856 7 is_stmt 1 view .LVU1167
1856:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
 3403              		.loc 1 1856 23 is_stmt 0 view .LVU1168
 3404 06d4 0022     		movs	r2, #0
 3405 06d6 84F89920 		strb	r2, [r4, #153]
1857:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3406              		.loc 1 1857 7 is_stmt 1 view .LVU1169
1857:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3407              		.loc 1 1857 10 is_stmt 0 view .LVU1170
 3408 06da 002B     		cmp	r3, #0
 3409 06dc DCD1     		bne	.L231
1857:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3410              		.loc 1 1857 49 discriminator 1 view .LVU1171
 3411 06de 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1857:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3412              		.loc 1 1857 41 discriminator 1 view .LVU1172
 3413 06e0 012B     		cmp	r3, #1
 3414 06e2 02D0     		beq	.L242
1857:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3415              		.loc 1 1857 70 discriminator 2 view .LVU1173
 3416 06e4 08B9     		cbnz	r0, .L242
1858:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_ACTIVE;
 3417              		.loc 1 1858 35 view .LVU1174
 3418 06e6 0029     		cmp	r1, #0
 3419 06e8 D6D0     		beq	.L231
 3420              	.L242:
1859:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 100


 3421              		.loc 1 1859 9 is_stmt 1 view .LVU1175
1859:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
 3422              		.loc 1 1859 37 is_stmt 0 view .LVU1176
 3423 06ea 0123     		movs	r3, #1
 3424 06ec 84F89F30 		strb	r3, [r4, #159]
1860:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3425              		.loc 1 1860 9 is_stmt 1 view .LVU1177
1860:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3426              		.loc 1 1860 12 is_stmt 0 view .LVU1178
 3427 06f0 0029     		cmp	r1, #0
 3428 06f2 61D0     		beq	.L243
1861:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
 3429              		.loc 1 1861 11 is_stmt 1 view .LVU1179
1861:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
 3430              		.loc 1 1861 27 is_stmt 0 view .LVU1180
 3431 06f4 0223     		movs	r3, #2
 3432 06f6 84F8A030 		strb	r3, [r4, #160]
1862:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
 3433              		.loc 1 1862 11 is_stmt 1 view .LVU1181
1862:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
 3434              		.loc 1 1862 27 is_stmt 0 view .LVU1182
 3435 06fa 0323     		movs	r3, #3
 3436 06fc 84F89930 		strb	r3, [r4, #153]
 3437 0700 CAE7     		b	.L231
 3438              	.L451:
1803:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3439              		.loc 1 1803 7 is_stmt 1 view .LVU1183
1803:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3440              		.loc 1 1803 10 is_stmt 0 view .LVU1184
 3441 0702 43B1     		cbz	r3, .L233
1804:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
 3442              		.loc 1 1804 9 is_stmt 1 view .LVU1185
1804:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
 3443              		.loc 1 1804 25 is_stmt 0 view .LVU1186
 3444 0704 0023     		movs	r3, #0
 3445 0706 84F8A030 		strb	r3, [r4, #160]
1805:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
 3446              		.loc 1 1805 9 is_stmt 1 view .LVU1187
1805:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
 3447              		.loc 1 1805 37 is_stmt 0 view .LVU1188
 3448 070a 0222     		movs	r2, #2
 3449 070c 84F89F20 		strb	r2, [r4, #159]
1806:Src/BLDC_controller.c ****       } else {
 3450              		.loc 1 1806 9 is_stmt 1 view .LVU1189
1806:Src/BLDC_controller.c ****       } else {
 3451              		.loc 1 1806 25 is_stmt 0 view .LVU1190
 3452 0710 84F89930 		strb	r3, [r4, #153]
 3453 0714 C0E7     		b	.L231
 3454              	.L233:
1808:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3455              		.loc 1 1808 9 is_stmt 1 view .LVU1191
1808:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3456              		.loc 1 1808 21 is_stmt 0 view .LVU1192
 3457 0716 94F8A030 		ldrb	r3, [r4, #160]	@ zero_extendqisi2
1808:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3458              		.loc 1 1808 9 view .LVU1193
 3459 071a 012B     		cmp	r3, #1
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 101


 3460 071c 12D0     		beq	.L234
 3461 071e 022B     		cmp	r3, #2
 3462 0720 27D0     		beq	.L235
1838:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
 3463              		.loc 1 1838 11 is_stmt 1 view .LVU1194
1838:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
 3464              		.loc 1 1838 27 is_stmt 0 view .LVU1195
 3465 0722 0123     		movs	r3, #1
 3466 0724 84F89930 		strb	r3, [r4, #153]
1839:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3467              		.loc 1 1839 11 is_stmt 1 view .LVU1196
1839:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3468              		.loc 1 1839 14 is_stmt 0 view .LVU1197
 3469 0728 09B9     		cbnz	r1, .L239
1839:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3470              		.loc 1 1839 38 discriminator 1 view .LVU1198
 3471 072a 0028     		cmp	r0, #0
 3472 072c B4D0     		beq	.L231
 3473              	.L239:
1840:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3474              		.loc 1 1840 13 is_stmt 1 view .LVU1199
1840:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3475              		.loc 1 1840 29 is_stmt 0 view .LVU1200
 3476 072e 0023     		movs	r3, #0
 3477 0730 84F8A030 		strb	r3, [r4, #160]
1841:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3478              		.loc 1 1841 13 is_stmt 1 view .LVU1201
1841:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3479              		.loc 1 1841 16 is_stmt 0 view .LVU1202
 3480 0734 A1B3     		cbz	r1, .L240
1842:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3481              		.loc 1 1842 15 is_stmt 1 view .LVU1203
1842:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3482              		.loc 1 1842 31 is_stmt 0 view .LVU1204
 3483 0736 0223     		movs	r3, #2
 3484 0738 84F8A030 		strb	r3, [r4, #160]
1843:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
 3485              		.loc 1 1843 15 is_stmt 1 view .LVU1205
1843:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
 3486              		.loc 1 1843 31 is_stmt 0 view .LVU1206
 3487 073c 0323     		movs	r3, #3
 3488 073e 84F89930 		strb	r3, [r4, #153]
 3489 0742 A9E7     		b	.L231
 3490              	.L234:
1810:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
 3491              		.loc 1 1810 11 is_stmt 1 view .LVU1207
1810:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
 3492              		.loc 1 1810 27 is_stmt 0 view .LVU1208
 3493 0744 0223     		movs	r3, #2
 3494 0746 84F89930 		strb	r3, [r4, #153]
1811:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3495              		.loc 1 1811 11 is_stmt 1 view .LVU1209
1811:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3496              		.loc 1 1811 14 is_stmt 0 view .LVU1210
 3497 074a 0028     		cmp	r0, #0
 3498 074c A4D1     		bne	.L231
1812:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 102


 3499              		.loc 1 1812 13 is_stmt 1 view .LVU1211
1812:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3500              		.loc 1 1812 29 is_stmt 0 view .LVU1212
 3501 074e 0023     		movs	r3, #0
 3502 0750 84F8A030 		strb	r3, [r4, #160]
1813:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3503              		.loc 1 1813 13 is_stmt 1 view .LVU1213
1813:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3504              		.loc 1 1813 16 is_stmt 0 view .LVU1214
 3505 0754 31B1     		cbz	r1, .L237
1814:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3506              		.loc 1 1814 15 is_stmt 1 view .LVU1215
1814:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3507              		.loc 1 1814 31 is_stmt 0 view .LVU1216
 3508 0756 0223     		movs	r3, #2
 3509 0758 84F8A030 		strb	r3, [r4, #160]
1815:Src/BLDC_controller.c ****             } else {
 3510              		.loc 1 1815 15 is_stmt 1 view .LVU1217
1815:Src/BLDC_controller.c ****             } else {
 3511              		.loc 1 1815 31 is_stmt 0 view .LVU1218
 3512 075c 0323     		movs	r3, #3
 3513 075e 84F89930 		strb	r3, [r4, #153]
 3514 0762 99E7     		b	.L231
 3515              	.L237:
1817:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3516              		.loc 1 1817 15 is_stmt 1 view .LVU1219
1817:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3517              		.loc 1 1817 31 is_stmt 0 view .LVU1220
 3518 0764 0323     		movs	r3, #3
 3519 0766 84F8A030 		strb	r3, [r4, #160]
1818:Src/BLDC_controller.c ****             }
 3520              		.loc 1 1818 15 is_stmt 1 view .LVU1221
1818:Src/BLDC_controller.c ****             }
 3521              		.loc 1 1818 31 is_stmt 0 view .LVU1222
 3522 076a 0123     		movs	r3, #1
 3523 076c 84F89930 		strb	r3, [r4, #153]
 3524 0770 92E7     		b	.L231
 3525              	.L235:
1824:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
 3526              		.loc 1 1824 11 is_stmt 1 view .LVU1223
1824:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
 3527              		.loc 1 1824 27 is_stmt 0 view .LVU1224
 3528 0772 0323     		movs	r3, #3
 3529 0774 84F89930 		strb	r3, [r4, #153]
1825:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3530              		.loc 1 1825 11 is_stmt 1 view .LVU1225
1825:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3531              		.loc 1 1825 14 is_stmt 0 view .LVU1226
 3532 0778 0029     		cmp	r1, #0
 3533 077a 8DD1     		bne	.L231
1826:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
 3534              		.loc 1 1826 13 is_stmt 1 view .LVU1227
1826:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
 3535              		.loc 1 1826 29 is_stmt 0 view .LVU1228
 3536 077c 0023     		movs	r3, #0
 3537 077e 84F8A030 		strb	r3, [r4, #160]
1827:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 103


 3538              		.loc 1 1827 13 is_stmt 1 view .LVU1229
1827:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3539              		.loc 1 1827 16 is_stmt 0 view .LVU1230
 3540 0782 30B1     		cbz	r0, .L238
1828:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3541              		.loc 1 1828 15 is_stmt 1 view .LVU1231
1828:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3542              		.loc 1 1828 31 is_stmt 0 view .LVU1232
 3543 0784 0123     		movs	r3, #1
 3544 0786 84F8A030 		strb	r3, [r4, #160]
1829:Src/BLDC_controller.c ****             } else {
 3545              		.loc 1 1829 15 is_stmt 1 view .LVU1233
1829:Src/BLDC_controller.c ****             } else {
 3546              		.loc 1 1829 31 is_stmt 0 view .LVU1234
 3547 078a 0223     		movs	r3, #2
 3548 078c 84F89930 		strb	r3, [r4, #153]
 3549 0790 82E7     		b	.L231
 3550              	.L238:
1831:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3551              		.loc 1 1831 15 is_stmt 1 view .LVU1235
1831:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3552              		.loc 1 1831 31 is_stmt 0 view .LVU1236
 3553 0792 0323     		movs	r3, #3
 3554 0794 84F8A030 		strb	r3, [r4, #160]
1832:Src/BLDC_controller.c ****             }
 3555              		.loc 1 1832 15 is_stmt 1 view .LVU1237
1832:Src/BLDC_controller.c ****             }
 3556              		.loc 1 1832 31 is_stmt 0 view .LVU1238
 3557 0798 0123     		movs	r3, #1
 3558 079a 84F89930 		strb	r3, [r4, #153]
 3559 079e 7BE7     		b	.L231
 3560              	.L240:
1844:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3561              		.loc 1 1844 20 is_stmt 1 view .LVU1239
1844:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3562              		.loc 1 1844 23 is_stmt 0 view .LVU1240
 3563 07a0 30B1     		cbz	r0, .L241
1845:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3564              		.loc 1 1845 15 is_stmt 1 view .LVU1241
1845:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3565              		.loc 1 1845 31 is_stmt 0 view .LVU1242
 3566 07a2 0123     		movs	r3, #1
 3567 07a4 84F8A030 		strb	r3, [r4, #160]
1846:Src/BLDC_controller.c ****             } else {
 3568              		.loc 1 1846 15 is_stmt 1 view .LVU1243
1846:Src/BLDC_controller.c ****             } else {
 3569              		.loc 1 1846 31 is_stmt 0 view .LVU1244
 3570 07a8 0223     		movs	r3, #2
 3571 07aa 84F89930 		strb	r3, [r4, #153]
 3572 07ae 73E7     		b	.L231
 3573              	.L241:
1848:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3574              		.loc 1 1848 15 is_stmt 1 view .LVU1245
1848:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3575              		.loc 1 1848 31 is_stmt 0 view .LVU1246
 3576 07b0 0323     		movs	r3, #3
 3577 07b2 84F8A030 		strb	r3, [r4, #160]
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 104


1849:Src/BLDC_controller.c ****             }
 3578              		.loc 1 1849 15 is_stmt 1 view .LVU1247
 3579 07b6 6FE7     		b	.L231
 3580              	.L243:
1863:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
 3581              		.loc 1 1863 16 view .LVU1248
1863:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
 3582              		.loc 1 1863 19 is_stmt 0 view .LVU1249
 3583 07b8 30B1     		cbz	r0, .L244
1864:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
 3584              		.loc 1 1864 11 is_stmt 1 view .LVU1250
1864:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
 3585              		.loc 1 1864 27 is_stmt 0 view .LVU1251
 3586 07ba 0123     		movs	r3, #1
 3587 07bc 84F8A030 		strb	r3, [r4, #160]
1865:Src/BLDC_controller.c ****         } else {
 3588              		.loc 1 1865 11 is_stmt 1 view .LVU1252
1865:Src/BLDC_controller.c ****         } else {
 3589              		.loc 1 1865 27 is_stmt 0 view .LVU1253
 3590 07c0 0223     		movs	r3, #2
 3591 07c2 84F89930 		strb	r3, [r4, #153]
 3592 07c6 67E7     		b	.L231
 3593              	.L244:
1867:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
 3594              		.loc 1 1867 11 is_stmt 1 view .LVU1254
1867:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
 3595              		.loc 1 1867 27 is_stmt 0 view .LVU1255
 3596 07c8 0323     		movs	r3, #3
 3597 07ca 84F8A030 		strb	r3, [r4, #160]
1868:Src/BLDC_controller.c ****         }
 3598              		.loc 1 1868 11 is_stmt 1 view .LVU1256
1868:Src/BLDC_controller.c ****         }
 3599              		.loc 1 1868 27 is_stmt 0 view .LVU1257
 3600 07ce 0123     		movs	r3, #1
 3601 07d0 84F89930 		strb	r3, [r4, #153]
 3602 07d4 60E7     		b	.L231
 3603              	.L450:
1890:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
 3604              		.loc 1 1890 7 is_stmt 1 view .LVU1258
1890:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
 3605              		.loc 1 1890 14 is_stmt 0 view .LVU1259
 3606 07d6 0023     		movs	r3, #0
 3607 07d8 ADF84030 		strh	r3, [sp, #64]	@ movhi
1891:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3608              		.loc 1 1891 7 is_stmt 1 view .LVU1260
1891:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3609              		.loc 1 1891 19 is_stmt 0 view .LVU1261
 3610 07dc B5F91230 		ldrsh	r3, [r5, #18]
1891:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3611              		.loc 1 1891 14 view .LVU1262
 3612 07e0 ADF84230 		strh	r3, [sp, #66]	@ movhi
1892:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
 3613              		.loc 1 1892 7 is_stmt 1 view .LVU1263
1892:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
 3614              		.loc 1 1892 19 is_stmt 0 view .LVU1264
 3615 07e4 B5F9DA30 		ldrsh	r3, [r5, #218]
1892:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 105


 3616              		.loc 1 1892 14 view .LVU1265
 3617 07e8 ADF84430 		strh	r3, [sp, #68]	@ movhi
1893:Src/BLDC_controller.c **** 
 3618              		.loc 1 1893 7 is_stmt 1 view .LVU1266
1893:Src/BLDC_controller.c **** 
 3619              		.loc 1 1893 19 is_stmt 0 view .LVU1267
 3620 07ec B5F9CE30 		ldrsh	r3, [r5, #206]
1893:Src/BLDC_controller.c **** 
 3621              		.loc 1 1893 14 view .LVU1268
 3622 07f0 ADF84630 		strh	r3, [sp, #70]	@ movhi
1898:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
 3623              		.loc 1 1898 7 is_stmt 1 view .LVU1269
1898:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
 3624              		.loc 1 1898 10 is_stmt 0 view .LVU1270
 3625 07f4 099B     		ldr	r3, [sp, #36]
 3626 07f6 B3F57A5F 		cmp	r3, #16000
 3627 07fa 05DC     		bgt	.L388
1901:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
 3628              		.loc 1 1901 9 is_stmt 1 view .LVU1271
1901:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
 3629              		.loc 1 1901 12 is_stmt 0 view .LVU1272
 3630 07fc 13F57A5F 		cmn	r3, #16000
 3631 0800 05DA     		bge	.L246
1902:Src/BLDC_controller.c ****         }
 3632              		.loc 1 1902 31 view .LVU1273
 3633 0802 5B4B     		ldr	r3, .L472
 3634 0804 0993     		str	r3, [sp, #36]
 3635              	.LVL335:
1902:Src/BLDC_controller.c ****         }
 3636              		.loc 1 1902 31 view .LVU1274
 3637 0806 02E0     		b	.L246
 3638              	.LVL336:
 3639              	.L388:
1899:Src/BLDC_controller.c ****       } else {
 3640              		.loc 1 1899 29 view .LVU1275
 3641 0808 4FF47A53 		mov	r3, #16000
 3642 080c 0993     		str	r3, [sp, #36]
 3643              	.LVL337:
 3644              	.L246:
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3645              		.loc 1 1914 7 is_stmt 1 view .LVU1276
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3646              		.loc 1 1914 54 is_stmt 0 view .LVU1277
 3647 080e 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3648              		.loc 1 1914 50 view .LVU1278
 3649 0810 14AA     		add	r2, sp, #80
 3650 0812 02EB4303 		add	r3, r2, r3, lsl #1
 3651 0816 33F9103C 		ldrsh	r3, [r3, #-16]
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3652              		.loc 1 1914 70 view .LVU1279
 3653 081a 5B01     		lsls	r3, r3, #5
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3654              		.loc 1 1914 76 view .LVU1280
 3655 081c 554A     		ldr	r2, .L472+4
 3656 081e 82FB0312 		smull	r1, r2, r2, r3
 3657              	.LVL338:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 106


1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3658              		.loc 1 1914 76 view .LVU1281
 3659 0822 DB17     		asrs	r3, r3, #31
 3660 0824 C3EBE203 		rsb	r3, r3, r2, asr #3
1915:Src/BLDC_controller.c **** 
 3661              		.loc 1 1915 9 view .LVU1282
 3662 0828 9BB2     		uxth	r3, r3
 3663 082a 099A     		ldr	r2, [sp, #36]
 3664 082c 02FB03F3 		mul	r3, r2, r3
1914:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3665              		.loc 1 1914 22 view .LVU1283
 3666 0830 43F30F33 		sbfx	r3, r3, #12, #16
 3667 0834 0993     		str	r3, [sp, #36]
 3668              	.LVL339:
 3669              	.L247:
1936:Src/BLDC_controller.c **** 
1937:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1938:Src/BLDC_controller.c ****     } else {
1939:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1940:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
1941:Src/BLDC_controller.c ****        */
1942:Src/BLDC_controller.c ****       rtb_Saturation = DataTypeConversion2;
1943:Src/BLDC_controller.c **** 
1944:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1945:Src/BLDC_controller.c ****     }
1946:Src/BLDC_controller.c **** 
1947:Src/BLDC_controller.c ****     /* End of If: '<S33>/If1' */
1948:Src/BLDC_controller.c **** 
1949:Src/BLDC_controller.c ****     /* If: '<S33>/If2' incorporates:
1950:Src/BLDC_controller.c ****      *  Inport: '<S35>/r_inpTgtScaRaw'
1951:Src/BLDC_controller.c ****      */
1952:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If2_ActiveSubsystem_f;
 3670              		.loc 1 1952 5 is_stmt 1 view .LVU1284
 3671              		.loc 1 1952 16 is_stmt 0 view .LVU1285
 3672 0836 94F99710 		ldrsb	r1, [r4, #151]
 3673              	.LVL340:
1953:Src/BLDC_controller.c ****     UnitDelay3 = (int8_T)!(rtDW->z_ctrlMod == 0);
 3674              		.loc 1 1953 5 is_stmt 1 view .LVU1286
 3675              		.loc 1 1953 32 is_stmt 0 view .LVU1287
 3676 083a 94F89930 		ldrb	r3, [r4, #153]	@ zero_extendqisi2
 3677              		.loc 1 1953 18 view .LVU1288
 3678 083e 003B     		subs	r3, r3, #0
 3679 0840 18BF     		it	ne
 3680 0842 0123     		movne	r3, #1
 3681              		.loc 1 1953 16 view .LVU1289
 3682 0844 5AB2     		sxtb	r2, r3
 3683              	.LVL341:
1954:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_f = UnitDelay3;
 3684              		.loc 1 1954 5 is_stmt 1 view .LVU1290
 3685              		.loc 1 1954 33 is_stmt 0 view .LVU1291
 3686 0846 84F89720 		strb	r2, [r4, #151]
1955:Src/BLDC_controller.c ****     switch (UnitDelay3) {
 3687              		.loc 1 1955 5 is_stmt 1 view .LVU1292
 3688 084a 002B     		cmp	r3, #0
 3689 084c 42D0     		beq	.L248
 3690 084e 002B     		cmp	r3, #0
 3691 0850 40F08580 		bne	.L249
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 107


 3692              	.LVL342:
 3693              	.L250:
1956:Src/BLDC_controller.c ****      case 0:
1957:Src/BLDC_controller.c ****       if (UnitDelay3 != rtb_Sum2_h) {
1958:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
1959:Src/BLDC_controller.c ****          *  ActionPort: '<S37>/Action Port'
1960:Src/BLDC_controller.c ****          */
1961:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S37>/rising_edge_init' */
1962:Src/BLDC_controller.c ****         /* SystemReset for If: '<S33>/If2' incorporates:
1963:Src/BLDC_controller.c ****          *  UnitDelay: '<S39>/UnitDelay'
1964:Src/BLDC_controller.c ****          *  UnitDelay: '<S40>/UnitDelay'
1965:Src/BLDC_controller.c ****          */
1966:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE_b = true;
1967:Src/BLDC_controller.c **** 
1968:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S37>/rising_edge_init' */
1969:Src/BLDC_controller.c **** 
1970:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S37>/Rate_Limiter' */
1971:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = 0;
1972:Src/BLDC_controller.c **** 
1973:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S37>/Rate_Limiter' */
1974:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S33>/Open_Mode' */
1975:Src/BLDC_controller.c ****       }
1976:Src/BLDC_controller.c **** 
1977:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
1978:Src/BLDC_controller.c ****        *  ActionPort: '<S37>/Action Port'
1979:Src/BLDC_controller.c ****        */
1980:Src/BLDC_controller.c ****       /* DataTypeConversion: '<S37>/Data Type Conversion' incorporates:
1981:Src/BLDC_controller.c ****        *  UnitDelay: '<S8>/UnitDelay4'
1982:Src/BLDC_controller.c ****        */
1983:Src/BLDC_controller.c ****       rtb_Gain3 = rtDW->UnitDelay4_DSTATE_eu << 12;
1984:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
1985:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
1986:Src/BLDC_controller.c **** 
1987:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S37>/rising_edge_init' */
1988:Src/BLDC_controller.c ****       /* UnitDelay: '<S39>/UnitDelay' */
1989:Src/BLDC_controller.c ****       rtb_RelationalOperator1_mv = rtDW->UnitDelay_DSTATE_b;
1990:Src/BLDC_controller.c **** 
1991:Src/BLDC_controller.c ****       /* Update for UnitDelay: '<S39>/UnitDelay' incorporates:
1992:Src/BLDC_controller.c ****        *  Constant: '<S39>/Constant'
1993:Src/BLDC_controller.c ****        */
1994:Src/BLDC_controller.c ****       rtDW->UnitDelay_DSTATE_b = false;
1995:Src/BLDC_controller.c **** 
1996:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S37>/rising_edge_init' */
1997:Src/BLDC_controller.c **** 
1998:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S37>/Rate_Limiter' */
1999:Src/BLDC_controller.c ****       /* Switch: '<S40>/Switch1' incorporates:
2000:Src/BLDC_controller.c ****        *  UnitDelay: '<S40>/UnitDelay'
2001:Src/BLDC_controller.c ****        */
2002:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
2003:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
2004:Src/BLDC_controller.c ****       } else {
2005:Src/BLDC_controller.c ****         rtb_Switch1 = rtDW->UnitDelay_DSTATE;
2006:Src/BLDC_controller.c ****       }
2007:Src/BLDC_controller.c **** 
2008:Src/BLDC_controller.c ****       /* End of Switch: '<S40>/Switch1' */
2009:Src/BLDC_controller.c **** 
2010:Src/BLDC_controller.c ****       /* Sum: '<S38>/Sum1' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 108


2011:Src/BLDC_controller.c ****       rtb_Gain3 = -rtb_Switch1;
2012:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2013:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
2014:Src/BLDC_controller.c **** 
2015:Src/BLDC_controller.c ****       /* Switch: '<S41>/Switch2' incorporates:
2016:Src/BLDC_controller.c ****        *  Constant: '<S37>/dV_openRate'
2017:Src/BLDC_controller.c ****        *  RelationalOperator: '<S41>/LowerRelop1'
2018:Src/BLDC_controller.c ****        */
2019:Src/BLDC_controller.c ****       if (rtb_Sum1 > rtP->dV_openRate) {
2020:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
2021:Src/BLDC_controller.c ****       } else {
2022:Src/BLDC_controller.c ****         /* Gain: '<S37>/Gain3' */
2023:Src/BLDC_controller.c ****         rtb_Gain3 = -rtP->dV_openRate;
2024:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2025:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
2026:Src/BLDC_controller.c **** 
2027:Src/BLDC_controller.c ****         /* Switch: '<S41>/Switch' incorporates:
2028:Src/BLDC_controller.c ****          *  RelationalOperator: '<S41>/UpperRelop'
2029:Src/BLDC_controller.c ****          */
2030:Src/BLDC_controller.c ****         if (rtb_Sum1 < rtb_Gain3) {
2031:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
2032:Src/BLDC_controller.c ****         }
2033:Src/BLDC_controller.c **** 
2034:Src/BLDC_controller.c ****         /* End of Switch: '<S41>/Switch' */
2035:Src/BLDC_controller.c ****       }
2036:Src/BLDC_controller.c **** 
2037:Src/BLDC_controller.c ****       /* End of Switch: '<S41>/Switch2' */
2038:Src/BLDC_controller.c **** 
2039:Src/BLDC_controller.c ****       /* Sum: '<S38>/Sum2' */
2040:Src/BLDC_controller.c ****       rtb_Gain3 = rtb_Sum1 + rtb_Switch1;
2041:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2042:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
2043:Src/BLDC_controller.c **** 
2044:Src/BLDC_controller.c ****       /* Switch: '<S40>/Switch2' */
2045:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
2046:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
2047:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = rtb_Sum1_jt;
2048:Src/BLDC_controller.c ****       } else {
2049:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
2050:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = rtb_Switch1;
2051:Src/BLDC_controller.c ****       }
2052:Src/BLDC_controller.c **** 
2053:Src/BLDC_controller.c ****       /* End of Switch: '<S40>/Switch2' */
2054:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S37>/Rate_Limiter' */
2055:Src/BLDC_controller.c **** 
2056:Src/BLDC_controller.c ****       /* DataTypeConversion: '<S37>/Data Type Conversion1' */
2057:Src/BLDC_controller.c ****       rtDW->Merge1 = (int16_T)(rtb_Switch1 >> 12);
2058:Src/BLDC_controller.c **** 
2059:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Open_Mode' */
2060:Src/BLDC_controller.c ****       break;
2061:Src/BLDC_controller.c **** 
2062:Src/BLDC_controller.c ****      case 1:
2063:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Mode' incorporates:
2064:Src/BLDC_controller.c ****        *  ActionPort: '<S35>/Action Port'
2065:Src/BLDC_controller.c ****        */
2066:Src/BLDC_controller.c ****       rtDW->Merge1 = rtb_Saturation;
2067:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 109


2068:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Mode' */
2069:Src/BLDC_controller.c ****       break;
2070:Src/BLDC_controller.c ****     }
2071:Src/BLDC_controller.c **** 
2072:Src/BLDC_controller.c ****     /* End of If: '<S33>/If2' */
2073:Src/BLDC_controller.c **** 
2074:Src/BLDC_controller.c ****     /* Abs: '<S5>/Abs1' */
2075:Src/BLDC_controller.c ****     if (rtDW->Merge1 < 0) {
 3694              		.loc 1 2075 5 view .LVU1293
 3695              		.loc 1 2075 13 is_stmt 0 view .LVU1294
 3696 0854 B4F97430 		ldrsh	r3, [r4, #116]
 3697              		.loc 1 2075 8 view .LVU1295
 3698 0858 002B     		cmp	r3, #0
 3699 085a C0F28480 		blt	.L452
2076:Src/BLDC_controller.c ****       rtDW->Abs1 = (int16_T)-rtDW->Merge1;
2077:Src/BLDC_controller.c ****     } else {
2078:Src/BLDC_controller.c ****       rtDW->Abs1 = rtDW->Merge1;
 3700              		.loc 1 2078 7 is_stmt 1 view .LVU1296
 3701              		.loc 1 2078 18 is_stmt 0 view .LVU1297
 3702 085e A4F87630 		strh	r3, [r4, #118]	@ movhi
 3703              	.LVL343:
 3704              	.L265:
2079:Src/BLDC_controller.c ****     }
2080:Src/BLDC_controller.c **** 
2081:Src/BLDC_controller.c ****     /* End of Abs: '<S5>/Abs1' */
2082:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F03_Control_Mode_Manager' */
2083:Src/BLDC_controller.c ****   } else if (rtDW->UnitDelay5_DSTATE_m) {
2084:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
2085:Src/BLDC_controller.c ****     /* If: '<S6>/If3' incorporates:
2086:Src/BLDC_controller.c ****      *  Constant: '<S6>/b_fieldWeakEna'
2087:Src/BLDC_controller.c ****      */
2088:Src/BLDC_controller.c ****     if (rtP->b_fieldWeakEna) {
2089:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
2090:Src/BLDC_controller.c ****        *  ActionPort: '<S42>/Action Port'
2091:Src/BLDC_controller.c ****        */
2092:Src/BLDC_controller.c ****       /* Abs: '<S42>/Abs5' */
2093:Src/BLDC_controller.c ****       if (DataTypeConversion2 < 0) {
2094:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
2095:Src/BLDC_controller.c ****       }
2096:Src/BLDC_controller.c **** 
2097:Src/BLDC_controller.c ****       /* End of Abs: '<S42>/Abs5' */
2098:Src/BLDC_controller.c **** 
2099:Src/BLDC_controller.c ****       /* Switch: '<S44>/Switch2' incorporates:
2100:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakHi'
2101:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakLo'
2102:Src/BLDC_controller.c ****        *  RelationalOperator: '<S44>/LowerRelop1'
2103:Src/BLDC_controller.c ****        *  RelationalOperator: '<S44>/UpperRelop'
2104:Src/BLDC_controller.c ****        *  Switch: '<S44>/Switch'
2105:Src/BLDC_controller.c ****        */
2106:Src/BLDC_controller.c ****       if (DataTypeConversion2 > rtP->r_fieldWeakHi) {
2107:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
2108:Src/BLDC_controller.c ****       } else {
2109:Src/BLDC_controller.c ****         if (DataTypeConversion2 < rtP->r_fieldWeakLo) {
2110:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
2111:Src/BLDC_controller.c ****            *  Constant: '<S42>/r_fieldWeakLo'
2112:Src/BLDC_controller.c ****            */
2113:Src/BLDC_controller.c ****           DataTypeConversion2 = rtP->r_fieldWeakLo;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 110


2114:Src/BLDC_controller.c ****         }
2115:Src/BLDC_controller.c ****       }
2116:Src/BLDC_controller.c **** 
2117:Src/BLDC_controller.c ****       /* End of Switch: '<S44>/Switch2' */
2118:Src/BLDC_controller.c **** 
2119:Src/BLDC_controller.c ****       /* Switch: '<S42>/Switch2' incorporates:
2120:Src/BLDC_controller.c ****        *  Constant: '<S1>/z_ctrlTypSel'
2121:Src/BLDC_controller.c ****        *  Constant: '<S42>/CTRL_COMM2'
2122:Src/BLDC_controller.c ****        *  Constant: '<S42>/a_phaAdvMax'
2123:Src/BLDC_controller.c ****        *  Constant: '<S42>/id_fieldWeakMax'
2124:Src/BLDC_controller.c ****        *  RelationalOperator: '<S42>/Relational Operator1'
2125:Src/BLDC_controller.c ****        */
2126:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
2127:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
2128:Src/BLDC_controller.c ****       } else {
2129:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->a_phaAdvMax;
2130:Src/BLDC_controller.c ****       }
2131:Src/BLDC_controller.c **** 
2132:Src/BLDC_controller.c ****       /* End of Switch: '<S42>/Switch2' */
2133:Src/BLDC_controller.c **** 
2134:Src/BLDC_controller.c ****       /* Switch: '<S43>/Switch2' incorporates:
2135:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthHi'
2136:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthLo'
2137:Src/BLDC_controller.c ****        *  RelationalOperator: '<S43>/LowerRelop1'
2138:Src/BLDC_controller.c ****        *  RelationalOperator: '<S43>/UpperRelop'
2139:Src/BLDC_controller.c ****        *  Switch: '<S43>/Switch'
2140:Src/BLDC_controller.c ****        */
2141:Src/BLDC_controller.c ****       if (Abs5 > rtP->n_fieldWeakAuthHi) {
2142:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
2143:Src/BLDC_controller.c ****       } else if (Abs5 < rtP->n_fieldWeakAuthLo) {
2144:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
2145:Src/BLDC_controller.c ****          *  Constant: '<S42>/n_fieldWeakAuthLo'
2146:Src/BLDC_controller.c ****          */
2147:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthLo;
2148:Src/BLDC_controller.c ****       } else {
2149:Src/BLDC_controller.c ****         rtb_Saturation = Abs5;
2150:Src/BLDC_controller.c ****       }
2151:Src/BLDC_controller.c **** 
2152:Src/BLDC_controller.c ****       /* End of Switch: '<S43>/Switch2' */
2153:Src/BLDC_controller.c **** 
2154:Src/BLDC_controller.c ****       /* Product: '<S42>/Divide3' incorporates:
2155:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthHi'
2156:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthLo'
2157:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakHi'
2158:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakLo'
2159:Src/BLDC_controller.c ****        *  Product: '<S42>/Divide1'
2160:Src/BLDC_controller.c ****        *  Product: '<S42>/Divide14'
2161:Src/BLDC_controller.c ****        *  Product: '<S42>/Divide2'
2162:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum1'
2163:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum2'
2164:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum3'
2165:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum4'
2166:Src/BLDC_controller.c ****        */
2167:Src/BLDC_controller.c ****       rtDW->Divide3 = (int16_T)(((uint16_T)(((uint32_T)(uint16_T)(((int16_T)
2168:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
2169:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
2170:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 111


2171:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
2172:Src/BLDC_controller.c ****         rtb_Saturation1) >> 15);
2173:Src/BLDC_controller.c **** 
2174:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S6>/Field_Weakening_Enabled' */
2175:Src/BLDC_controller.c ****     }
2176:Src/BLDC_controller.c **** 
2177:Src/BLDC_controller.c ****     /* End of If: '<S6>/If3' */
2178:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F04_Field_Weakening' */
2179:Src/BLDC_controller.c **** 
2180:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S7>/Motor_Limitations' */
2181:Src/BLDC_controller.c ****     /* If: '<S48>/If1' incorporates:
2182:Src/BLDC_controller.c ****      *  Constant: '<S1>/z_ctrlTypSel'
2183:Src/BLDC_controller.c ****      *  Constant: '<S80>/Vd_max1'
2184:Src/BLDC_controller.c ****      *  Constant: '<S80>/i_max'
2185:Src/BLDC_controller.c ****      */
2186:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If1_ActiveSubsystem_o;
2187:Src/BLDC_controller.c ****     UnitDelay3 = -1;
2188:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
2189:Src/BLDC_controller.c ****       UnitDelay3 = 0;
2190:Src/BLDC_controller.c ****     }
2191:Src/BLDC_controller.c **** 
2192:Src/BLDC_controller.c ****     rtDW->If1_ActiveSubsystem_o = UnitDelay3;
2193:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
2194:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
2195:Src/BLDC_controller.c ****       rtDW->SwitchCase_ActiveSubsystem_d = -1;
2196:Src/BLDC_controller.c ****     }
2197:Src/BLDC_controller.c **** 
2198:Src/BLDC_controller.c ****     if (UnitDelay3 == 0) {
2199:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
2200:Src/BLDC_controller.c ****        *  ActionPort: '<S80>/Action Port'
2201:Src/BLDC_controller.c ****        */
2202:Src/BLDC_controller.c ****       rtDW->Vd_max1 = rtP->Vd_max;
2203:Src/BLDC_controller.c **** 
2204:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain3' incorporates:
2205:Src/BLDC_controller.c ****        *  Constant: '<S80>/Vd_max1'
2206:Src/BLDC_controller.c ****        */
2207:Src/BLDC_controller.c ****       rtDW->Gain3 = (int16_T)-rtDW->Vd_max1;
2208:Src/BLDC_controller.c **** 
2209:Src/BLDC_controller.c ****       /* Interpolation_n-D: '<S80>/Vq_max_M1' incorporates:
2210:Src/BLDC_controller.c ****        *  Abs: '<S80>/Abs5'
2211:Src/BLDC_controller.c ****        *  PreLookup: '<S80>/Vq_max_XA'
2212:Src/BLDC_controller.c ****        *  UnitDelay: '<S7>/UnitDelay4'
2213:Src/BLDC_controller.c ****        */
2214:Src/BLDC_controller.c ****       if (rtDW->Switch1 < 0) {
2215:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
2216:Src/BLDC_controller.c ****       } else {
2217:Src/BLDC_controller.c ****         rtb_Saturation1 = rtDW->Switch1;
2218:Src/BLDC_controller.c ****       }
2219:Src/BLDC_controller.c **** 
2220:Src/BLDC_controller.c ****       rtDW->Vq_max_M1 = rtP->Vq_max_M1[plook_u8s16_evencka(rtb_Saturation1,
2221:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
2222:Src/BLDC_controller.c ****         45U)];
2223:Src/BLDC_controller.c **** 
2224:Src/BLDC_controller.c ****       /* End of Interpolation_n-D: '<S80>/Vq_max_M1' */
2225:Src/BLDC_controller.c **** 
2226:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain5' */
2227:Src/BLDC_controller.c ****       rtDW->Gain5 = (int16_T)-rtDW->Vq_max_M1;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 112


2228:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
2229:Src/BLDC_controller.c **** 
2230:Src/BLDC_controller.c ****       /* Interpolation_n-D: '<S80>/iq_maxSca_M1' incorporates:
2231:Src/BLDC_controller.c ****        *  Constant: '<S80>/i_max'
2232:Src/BLDC_controller.c ****        *  Product: '<S80>/Divide4'
2233:Src/BLDC_controller.c ****        */
2234:Src/BLDC_controller.c ****       rtb_Gain3 = rtDW->Divide3 << 16;
2235:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
2236:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
2237:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
2238:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
2239:Src/BLDC_controller.c ****       } else {
2240:Src/BLDC_controller.c ****         if (rtb_Gain3 > 65535) {
2241:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
2242:Src/BLDC_controller.c ****         }
2243:Src/BLDC_controller.c ****       }
2244:Src/BLDC_controller.c **** 
2245:Src/BLDC_controller.c ****       /* Product: '<S80>/Divide1' incorporates:
2246:Src/BLDC_controller.c ****        *  Interpolation_n-D: '<S80>/iq_maxSca_M1'
2247:Src/BLDC_controller.c ****        *  PreLookup: '<S80>/iq_maxSca_XA'
2248:Src/BLDC_controller.c ****        *  Product: '<S80>/Divide4'
2249:Src/BLDC_controller.c ****        */
2250:Src/BLDC_controller.c ****       rtDW->Divide1_n = (int16_T)
2251:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
2252:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
2253:Src/BLDC_controller.c **** 
2254:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain1' */
2255:Src/BLDC_controller.c ****       rtDW->Gain1 = (int16_T)-rtDW->Divide1_n;
2256:Src/BLDC_controller.c **** 
2257:Src/BLDC_controller.c ****       /* SwitchCase: '<S80>/Switch Case' incorporates:
2258:Src/BLDC_controller.c ****        *  Constant: '<S80>/n_max1'
2259:Src/BLDC_controller.c ****        *  Constant: '<S82>/Constant1'
2260:Src/BLDC_controller.c ****        *  Constant: '<S82>/cf_KbLimProt'
2261:Src/BLDC_controller.c ****        *  Constant: '<S82>/cf_nKiLimProt'
2262:Src/BLDC_controller.c ****        *  Constant: '<S83>/Constant'
2263:Src/BLDC_controller.c ****        *  Constant: '<S83>/Constant1'
2264:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_KbLimProt'
2265:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_iqKiLimProt'
2266:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_nKiLimProt'
2267:Src/BLDC_controller.c ****        *  Sum: '<S82>/Sum1'
2268:Src/BLDC_controller.c ****        *  Sum: '<S83>/Sum1'
2269:Src/BLDC_controller.c ****        *  Sum: '<S83>/Sum2'
2270:Src/BLDC_controller.c ****        */
2271:Src/BLDC_controller.c ****       rtb_Sum2_h = rtDW->SwitchCase_ActiveSubsystem_d;
2272:Src/BLDC_controller.c ****       UnitDelay3 = -1;
2273:Src/BLDC_controller.c ****       switch (rtDW->z_ctrlMod) {
2274:Src/BLDC_controller.c ****        case 1:
2275:Src/BLDC_controller.c ****         UnitDelay3 = 0;
2276:Src/BLDC_controller.c ****         break;
2277:Src/BLDC_controller.c **** 
2278:Src/BLDC_controller.c ****        case 2:
2279:Src/BLDC_controller.c ****         UnitDelay3 = 1;
2280:Src/BLDC_controller.c ****         break;
2281:Src/BLDC_controller.c **** 
2282:Src/BLDC_controller.c ****        case 3:
2283:Src/BLDC_controller.c ****         UnitDelay3 = 2;
2284:Src/BLDC_controller.c ****         break;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 113


2285:Src/BLDC_controller.c ****       }
2286:Src/BLDC_controller.c **** 
2287:Src/BLDC_controller.c ****       rtDW->SwitchCase_ActiveSubsystem_d = UnitDelay3;
2288:Src/BLDC_controller.c ****       switch (UnitDelay3) {
2289:Src/BLDC_controller.c ****        case 0:
2290:Src/BLDC_controller.c ****         if (UnitDelay3 != rtb_Sum2_h) {
2291:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
2292:Src/BLDC_controller.c ****            *  ActionPort: '<S83>/Action Port'
2293:Src/BLDC_controller.c ****            */
2294:Src/BLDC_controller.c **** 
2295:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
2296:Src/BLDC_controller.c **** 
2297:Src/BLDC_controller.c ****           /* SystemReset for SwitchCase: '<S80>/Switch Case' */
2298:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt_i, 65536000);
2299:Src/BLDC_controller.c **** 
2300:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S83>/I_backCalc_fixdt' */
2301:Src/BLDC_controller.c **** 
2302:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
2303:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt1, 65536000);
2304:Src/BLDC_controller.c **** 
2305:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S83>/I_backCalc_fixdt1' */
2306:Src/BLDC_controller.c **** 
2307:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S80>/Voltage_Mode_Protection' */
2308:Src/BLDC_controller.c ****         }
2309:Src/BLDC_controller.c **** 
2310:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
2311:Src/BLDC_controller.c ****          *  ActionPort: '<S83>/Action Port'
2312:Src/BLDC_controller.c ****          */
2313:Src/BLDC_controller.c **** 
2314:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
2315:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtDW->Divide1_n - rtDW->Abs5_h),
2316:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
2317:Src/BLDC_controller.c ****                          &rtDW->Switch2_a, &rtDW->I_backCalc_fixdt_i);
2318:Src/BLDC_controller.c **** 
2319:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S83>/I_backCalc_fixdt' */
2320:Src/BLDC_controller.c **** 
2321:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
2322:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtP->n_max - Abs5), rtP->cf_nKiLimProt,
2323:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
2324:Src/BLDC_controller.c ****                          &rtDW->I_backCalc_fixdt1);
2325:Src/BLDC_controller.c **** 
2326:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S83>/I_backCalc_fixdt1' */
2327:Src/BLDC_controller.c **** 
2328:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Voltage_Mode_Protection' */
2329:Src/BLDC_controller.c ****         break;
2330:Src/BLDC_controller.c **** 
2331:Src/BLDC_controller.c ****        case 1:
2332:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Speed_Mode_Protection' incorporates:
2333:Src/BLDC_controller.c ****          *  ActionPort: '<S81>/Action Port'
2334:Src/BLDC_controller.c ****          */
2335:Src/BLDC_controller.c ****         /* Switch: '<S84>/Switch2' incorporates:
2336:Src/BLDC_controller.c ****          *  RelationalOperator: '<S84>/LowerRelop1'
2337:Src/BLDC_controller.c ****          *  RelationalOperator: '<S84>/UpperRelop'
2338:Src/BLDC_controller.c ****          *  Switch: '<S84>/Switch'
2339:Src/BLDC_controller.c ****          */
2340:Src/BLDC_controller.c ****         if (rtDW->DataTypeConversion[0] > rtDW->Divide1_n) {
2341:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 114


2342:Src/BLDC_controller.c ****         } else if (rtDW->DataTypeConversion[0] < rtDW->Gain1) {
2343:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
2344:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Gain1;
2345:Src/BLDC_controller.c ****         } else {
2346:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->DataTypeConversion[0];
2347:Src/BLDC_controller.c ****         }
2348:Src/BLDC_controller.c **** 
2349:Src/BLDC_controller.c ****         /* End of Switch: '<S84>/Switch2' */
2350:Src/BLDC_controller.c **** 
2351:Src/BLDC_controller.c ****         /* Product: '<S81>/Divide1' incorporates:
2352:Src/BLDC_controller.c ****          *  Constant: '<S81>/cf_iqKiLimProt'
2353:Src/BLDC_controller.c ****          *  Sum: '<S81>/Sum3'
2354:Src/BLDC_controller.c ****          */
2355:Src/BLDC_controller.c ****         rtDW->Divide1 = (int16_T)(rtb_Saturation1 - rtDW->DataTypeConversion[0])
2356:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
2357:Src/BLDC_controller.c **** 
2358:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Speed_Mode_Protection' */
2359:Src/BLDC_controller.c ****         break;
2360:Src/BLDC_controller.c **** 
2361:Src/BLDC_controller.c ****        case 2:
2362:Src/BLDC_controller.c ****         if (UnitDelay3 != rtb_Sum2_h) {
2363:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
2364:Src/BLDC_controller.c ****            *  ActionPort: '<S82>/Action Port'
2365:Src/BLDC_controller.c ****            */
2366:Src/BLDC_controller.c **** 
2367:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
2368:Src/BLDC_controller.c **** 
2369:Src/BLDC_controller.c ****           /* SystemReset for SwitchCase: '<S80>/Switch Case' */
2370:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt_j, 58982400);
2371:Src/BLDC_controller.c **** 
2372:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S82>/I_backCalc_fixdt' */
2373:Src/BLDC_controller.c **** 
2374:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S80>/Torque_Mode_Protection' */
2375:Src/BLDC_controller.c ****         }
2376:Src/BLDC_controller.c **** 
2377:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
2378:Src/BLDC_controller.c ****          *  ActionPort: '<S82>/Action Port'
2379:Src/BLDC_controller.c ****          */
2380:Src/BLDC_controller.c **** 
2381:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
2382:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtP->n_max - Abs5), rtP->cf_nKiLimProt,
2383:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
2384:Src/BLDC_controller.c ****                          &rtDW->I_backCalc_fixdt_j);
2385:Src/BLDC_controller.c **** 
2386:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S82>/I_backCalc_fixdt' */
2387:Src/BLDC_controller.c **** 
2388:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Torque_Mode_Protection' */
2389:Src/BLDC_controller.c ****         break;
2390:Src/BLDC_controller.c ****       }
2391:Src/BLDC_controller.c **** 
2392:Src/BLDC_controller.c ****       /* End of SwitchCase: '<S80>/Switch Case' */
2393:Src/BLDC_controller.c **** 
2394:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain4' */
2395:Src/BLDC_controller.c ****       rtDW->Gain4 = (int16_T)-rtDW->i_max;
2396:Src/BLDC_controller.c **** 
2397:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S48>/Motor_Limitations_Enabled' */
2398:Src/BLDC_controller.c ****     }
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 115


2399:Src/BLDC_controller.c **** 
2400:Src/BLDC_controller.c ****     /* End of If: '<S48>/If1' */
2401:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Motor_Limitations' */
2402:Src/BLDC_controller.c ****   } else {
2403:Src/BLDC_controller.c ****     if (rtDW->UnitDelay6_DSTATE) {
2404:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
2405:Src/BLDC_controller.c ****       /* If: '<S47>/If1' incorporates:
2406:Src/BLDC_controller.c ****        *  Constant: '<S1>/z_ctrlTypSel'
2407:Src/BLDC_controller.c ****        */
2408:Src/BLDC_controller.c ****       rtb_Sum2_h = rtDW->If1_ActiveSubsystem_j;
2409:Src/BLDC_controller.c ****       UnitDelay3 = -1;
2410:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
2411:Src/BLDC_controller.c ****         UnitDelay3 = 0;
2412:Src/BLDC_controller.c ****       }
2413:Src/BLDC_controller.c **** 
2414:Src/BLDC_controller.c ****       rtDW->If1_ActiveSubsystem_j = UnitDelay3;
2415:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
2416:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
2417:Src/BLDC_controller.c ****         rtDW->SwitchCase_ActiveSubsystem = -1;
2418:Src/BLDC_controller.c **** 
2419:Src/BLDC_controller.c ****         /* Disable for If: '<S59>/If1' */
2420:Src/BLDC_controller.c ****         rtDW->If1_ActiveSubsystem_a = -1;
2421:Src/BLDC_controller.c ****       }
2422:Src/BLDC_controller.c **** 
2423:Src/BLDC_controller.c ****       if (UnitDelay3 == 0) {
2424:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
2425:Src/BLDC_controller.c ****          *  ActionPort: '<S59>/Action Port'
2426:Src/BLDC_controller.c ****          */
2427:Src/BLDC_controller.c ****         /* SwitchCase: '<S59>/Switch Case' incorporates:
2428:Src/BLDC_controller.c ****          *  Constant: '<S61>/cf_nKi'
2429:Src/BLDC_controller.c ****          *  Constant: '<S61>/cf_nKp'
2430:Src/BLDC_controller.c ****          *  Inport: '<S60>/r_inpTgtSca'
2431:Src/BLDC_controller.c ****          *  Sum: '<S61>/Sum3'
2432:Src/BLDC_controller.c ****          *  UnitDelay: '<S8>/UnitDelay4'
2433:Src/BLDC_controller.c ****          */
2434:Src/BLDC_controller.c ****         rtb_Sum2_h = rtDW->SwitchCase_ActiveSubsystem;
2435:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
2436:Src/BLDC_controller.c ****          case 1:
2437:Src/BLDC_controller.c ****           break;
2438:Src/BLDC_controller.c **** 
2439:Src/BLDC_controller.c ****          case 2:
2440:Src/BLDC_controller.c ****           UnitDelay3 = 1;
2441:Src/BLDC_controller.c ****           break;
2442:Src/BLDC_controller.c **** 
2443:Src/BLDC_controller.c ****          case 3:
2444:Src/BLDC_controller.c ****           UnitDelay3 = 2;
2445:Src/BLDC_controller.c ****           break;
2446:Src/BLDC_controller.c **** 
2447:Src/BLDC_controller.c ****          default:
2448:Src/BLDC_controller.c ****           UnitDelay3 = 3;
2449:Src/BLDC_controller.c ****           break;
2450:Src/BLDC_controller.c ****         }
2451:Src/BLDC_controller.c **** 
2452:Src/BLDC_controller.c ****         rtDW->SwitchCase_ActiveSubsystem = UnitDelay3;
2453:Src/BLDC_controller.c ****         switch (UnitDelay3) {
2454:Src/BLDC_controller.c ****          case 0:
2455:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Voltage_Mode' incorporates:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 116


2456:Src/BLDC_controller.c ****            *  ActionPort: '<S64>/Action Port'
2457:Src/BLDC_controller.c ****            */
2458:Src/BLDC_controller.c ****           /* MinMax: '<S64>/MinMax' */
2459:Src/BLDC_controller.c ****           if (rtDW->Abs1 < rtDW->Switch2_a) {
2460:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
2461:Src/BLDC_controller.c ****           } else {
2462:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_a;
2463:Src/BLDC_controller.c ****           }
2464:Src/BLDC_controller.c **** 
2465:Src/BLDC_controller.c ****           if (!(DataTypeConversion2 < rtDW->Switch2_o)) {
2466:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
2467:Src/BLDC_controller.c ****           }
2468:Src/BLDC_controller.c **** 
2469:Src/BLDC_controller.c ****           /* End of MinMax: '<S64>/MinMax' */
2470:Src/BLDC_controller.c **** 
2471:Src/BLDC_controller.c ****           /* Signum: '<S64>/SignDeltaU2' */
2472:Src/BLDC_controller.c ****           if (rtDW->Merge1 < 0) {
2473:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
2474:Src/BLDC_controller.c ****           } else {
2475:Src/BLDC_controller.c ****             rtb_Saturation1 = (int16_T)(rtDW->Merge1 > 0);
2476:Src/BLDC_controller.c ****           }
2477:Src/BLDC_controller.c **** 
2478:Src/BLDC_controller.c ****           /* End of Signum: '<S64>/SignDeltaU2' */
2479:Src/BLDC_controller.c **** 
2480:Src/BLDC_controller.c ****           /* Product: '<S64>/Divide1' */
2481:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)(DataTypeConversion2 * rtb_Saturation1);
2482:Src/BLDC_controller.c **** 
2483:Src/BLDC_controller.c ****           /* Switch: '<S79>/Switch2' incorporates:
2484:Src/BLDC_controller.c ****            *  RelationalOperator: '<S79>/LowerRelop1'
2485:Src/BLDC_controller.c ****            *  RelationalOperator: '<S79>/UpperRelop'
2486:Src/BLDC_controller.c ****            *  Switch: '<S79>/Switch'
2487:Src/BLDC_controller.c ****            */
2488:Src/BLDC_controller.c ****           if (rtb_Saturation > rtDW->Vq_max_M1) {
2489:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
2490:Src/BLDC_controller.c ****             rtDW->Merge = rtDW->Vq_max_M1;
2491:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
2492:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
2493:Src/BLDC_controller.c ****              *  SignalConversion: '<S64>/Signal Conversion2'
2494:Src/BLDC_controller.c ****              */
2495:Src/BLDC_controller.c ****             rtDW->Merge = rtDW->Gain5;
2496:Src/BLDC_controller.c ****           } else {
2497:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' incorporates:
2498:Src/BLDC_controller.c ****              *  Switch: '<S79>/Switch'
2499:Src/BLDC_controller.c ****              */
2500:Src/BLDC_controller.c ****             rtDW->Merge = rtb_Saturation;
2501:Src/BLDC_controller.c ****           }
2502:Src/BLDC_controller.c **** 
2503:Src/BLDC_controller.c ****           /* End of Switch: '<S79>/Switch2' */
2504:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Voltage_Mode' */
2505:Src/BLDC_controller.c ****           break;
2506:Src/BLDC_controller.c **** 
2507:Src/BLDC_controller.c ****          case 1:
2508:Src/BLDC_controller.c ****           if (UnitDelay3 != rtb_Sum2_h) {
2509:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
2510:Src/BLDC_controller.c ****              *  ActionPort: '<S61>/Action Port'
2511:Src/BLDC_controller.c ****              */
2512:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 117


2513:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
2514:Src/BLDC_controller.c **** 
2515:Src/BLDC_controller.c ****             /* SystemReset for SwitchCase: '<S59>/Switch Case' */
2516:Src/BLDC_controller.c ****             PI_clamp_fixdt_b_Reset(&rtDW->PI_clamp_fixdt_l4);
2517:Src/BLDC_controller.c **** 
2518:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S61>/PI_clamp_fixdt' */
2519:Src/BLDC_controller.c **** 
2520:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Speed_Mode' */
2521:Src/BLDC_controller.c ****           }
2522:Src/BLDC_controller.c **** 
2523:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
2524:Src/BLDC_controller.c ****            *  ActionPort: '<S61>/Action Port'
2525:Src/BLDC_controller.c ****            */
2526:Src/BLDC_controller.c ****           /* DataTypeConversion: '<S61>/Data Type Conversion2' incorporates:
2527:Src/BLDC_controller.c ****            *  Constant: '<S61>/n_cruiseMotTgt'
2528:Src/BLDC_controller.c ****            */
2529:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)(rtP->n_cruiseMotTgt << 4);
2530:Src/BLDC_controller.c **** 
2531:Src/BLDC_controller.c ****           /* Switch: '<S61>/Switch4' incorporates:
2532:Src/BLDC_controller.c ****            *  Constant: '<S1>/b_cruiseCtrlEna'
2533:Src/BLDC_controller.c ****            *  Logic: '<S61>/Logical Operator1'
2534:Src/BLDC_controller.c ****            *  RelationalOperator: '<S61>/Relational Operator3'
2535:Src/BLDC_controller.c ****            */
2536:Src/BLDC_controller.c ****           if (rtP->b_cruiseCtrlEna && (rtb_Saturation != 0)) {
2537:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
2538:Src/BLDC_controller.c ****              *  MinMax: '<S61>/MinMax4'
2539:Src/BLDC_controller.c ****              */
2540:Src/BLDC_controller.c ****             if (rtb_Saturation > 0) {
2541:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2542:Src/BLDC_controller.c **** 
2543:Src/BLDC_controller.c ****               /* MinMax: '<S61>/MinMax3' */
2544:Src/BLDC_controller.c ****               if (rtDW->Merge1 > rtDW->Gain5) {
2545:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
2546:Src/BLDC_controller.c ****               } else {
2547:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2548:Src/BLDC_controller.c ****               }
2549:Src/BLDC_controller.c **** 
2550:Src/BLDC_controller.c ****               /* End of MinMax: '<S61>/MinMax3' */
2551:Src/BLDC_controller.c ****             } else {
2552:Src/BLDC_controller.c ****               if (rtDW->Vq_max_M1 < rtDW->Merge1) {
2553:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
2554:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2555:Src/BLDC_controller.c ****               } else {
2556:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Merge1;
2557:Src/BLDC_controller.c ****               }
2558:Src/BLDC_controller.c **** 
2559:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2560:Src/BLDC_controller.c ****             }
2561:Src/BLDC_controller.c **** 
2562:Src/BLDC_controller.c ****             /* End of Switch: '<S61>/Switch3' */
2563:Src/BLDC_controller.c ****           } else {
2564:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2565:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2566:Src/BLDC_controller.c ****           }
2567:Src/BLDC_controller.c **** 
2568:Src/BLDC_controller.c ****           /* End of Switch: '<S61>/Switch4' */
2569:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 118


2570:Src/BLDC_controller.c ****           /* Switch: '<S61>/Switch2' incorporates:
2571:Src/BLDC_controller.c ****            *  Constant: '<S1>/b_cruiseCtrlEna'
2572:Src/BLDC_controller.c ****            */
2573:Src/BLDC_controller.c ****           if (!rtP->b_cruiseCtrlEna) {
2574:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
2575:Src/BLDC_controller.c ****           }
2576:Src/BLDC_controller.c **** 
2577:Src/BLDC_controller.c ****           /* End of Switch: '<S61>/Switch2' */
2578:Src/BLDC_controller.c **** 
2579:Src/BLDC_controller.c ****           /* Sum: '<S61>/Sum3' */
2580:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation - Switch2;
2581:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2582:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2583:Src/BLDC_controller.c ****           } else {
2584:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2585:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2586:Src/BLDC_controller.c ****             }
2587:Src/BLDC_controller.c ****           }
2588:Src/BLDC_controller.c **** 
2589:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
2590:Src/BLDC_controller.c ****           PI_clamp_fixdt_l((int16_T)rtb_Gain3, rtP->cf_nKp, rtP->cf_nKi,
2591:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
2592:Src/BLDC_controller.c ****                            rtb_TmpSignalConversionAtLow_Pa[0],
2593:Src/BLDC_controller.c ****                            rtb_TmpSignalConversionAtLow_Pa[1], rtDW->Divide1,
2594:Src/BLDC_controller.c ****                            &rtDW->Merge, &rtDW->PI_clamp_fixdt_l4);
2595:Src/BLDC_controller.c **** 
2596:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S61>/PI_clamp_fixdt' */
2597:Src/BLDC_controller.c **** 
2598:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Speed_Mode' */
2599:Src/BLDC_controller.c ****           break;
2600:Src/BLDC_controller.c **** 
2601:Src/BLDC_controller.c ****          case 2:
2602:Src/BLDC_controller.c ****           if (UnitDelay3 != rtb_Sum2_h) {
2603:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
2604:Src/BLDC_controller.c ****              *  ActionPort: '<S62>/Action Port'
2605:Src/BLDC_controller.c ****              */
2606:Src/BLDC_controller.c **** 
2607:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
2608:Src/BLDC_controller.c **** 
2609:Src/BLDC_controller.c ****             /* SystemReset for SwitchCase: '<S59>/Switch Case' */
2610:Src/BLDC_controller.c ****             PI_clamp_fixdt_g_Reset(&rtDW->PI_clamp_fixdt_kh);
2611:Src/BLDC_controller.c **** 
2612:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S62>/PI_clamp_fixdt' */
2613:Src/BLDC_controller.c **** 
2614:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Torque_Mode' */
2615:Src/BLDC_controller.c ****           }
2616:Src/BLDC_controller.c **** 
2617:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
2618:Src/BLDC_controller.c ****            *  ActionPort: '<S62>/Action Port'
2619:Src/BLDC_controller.c ****            */
2620:Src/BLDC_controller.c ****           /* Gain: '<S62>/Gain4' */
2621:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)-rtDW->Switch2_i;
2622:Src/BLDC_controller.c **** 
2623:Src/BLDC_controller.c ****           /* Switch: '<S70>/Switch2' incorporates:
2624:Src/BLDC_controller.c ****            *  RelationalOperator: '<S70>/LowerRelop1'
2625:Src/BLDC_controller.c ****            *  RelationalOperator: '<S70>/UpperRelop'
2626:Src/BLDC_controller.c ****            *  Switch: '<S70>/Switch'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 119


2627:Src/BLDC_controller.c ****            */
2628:Src/BLDC_controller.c ****           if (rtDW->Merge1 > rtDW->Divide1_n) {
2629:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
2630:Src/BLDC_controller.c ****           } else if (rtDW->Merge1 < rtDW->Gain1) {
2631:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
2632:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Gain1;
2633:Src/BLDC_controller.c ****           } else {
2634:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Merge1;
2635:Src/BLDC_controller.c ****           }
2636:Src/BLDC_controller.c **** 
2637:Src/BLDC_controller.c ****           /* End of Switch: '<S70>/Switch2' */
2638:Src/BLDC_controller.c **** 
2639:Src/BLDC_controller.c ****           /* Sum: '<S62>/Sum2' */
2640:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation1 - rtDW->DataTypeConversion[0];
2641:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2642:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2643:Src/BLDC_controller.c ****           } else {
2644:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2645:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2646:Src/BLDC_controller.c ****             }
2647:Src/BLDC_controller.c ****           }
2648:Src/BLDC_controller.c **** 
2649:Src/BLDC_controller.c ****           /* MinMax: '<S62>/MinMax1' */
2650:Src/BLDC_controller.c ****           if (rtDW->Vq_max_M1 < rtDW->Switch2_i) {
2651:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
2652:Src/BLDC_controller.c ****           } else {
2653:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Switch2_i;
2654:Src/BLDC_controller.c ****           }
2655:Src/BLDC_controller.c **** 
2656:Src/BLDC_controller.c ****           /* End of MinMax: '<S62>/MinMax1' */
2657:Src/BLDC_controller.c **** 
2658:Src/BLDC_controller.c ****           /* MinMax: '<S62>/MinMax2' */
2659:Src/BLDC_controller.c ****           if (!(rtb_Saturation > rtDW->Gain5)) {
2660:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
2661:Src/BLDC_controller.c ****           }
2662:Src/BLDC_controller.c **** 
2663:Src/BLDC_controller.c ****           /* End of MinMax: '<S62>/MinMax2' */
2664:Src/BLDC_controller.c **** 
2665:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
2666:Src/BLDC_controller.c **** 
2667:Src/BLDC_controller.c ****           /* SignalConversion: '<S62>/Signal Conversion2' incorporates:
2668:Src/BLDC_controller.c ****            *  Constant: '<S62>/cf_iqKi'
2669:Src/BLDC_controller.c ****            *  Constant: '<S62>/cf_iqKp'
2670:Src/BLDC_controller.c ****            *  Constant: '<S62>/constant2'
2671:Src/BLDC_controller.c ****            *  Sum: '<S62>/Sum2'
2672:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
2673:Src/BLDC_controller.c ****            */
2674:Src/BLDC_controller.c ****           PI_clamp_fixdt_k((int16_T)rtb_Gain3, rtP->cf_iqKp, rtP->cf_iqKi,
2675:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
2676:Src/BLDC_controller.c ****                            rtb_Saturation, 0, &rtDW->Merge,
2677:Src/BLDC_controller.c ****                            &rtDW->PI_clamp_fixdt_kh);
2678:Src/BLDC_controller.c **** 
2679:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S62>/PI_clamp_fixdt' */
2680:Src/BLDC_controller.c **** 
2681:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Torque_Mode' */
2682:Src/BLDC_controller.c ****           break;
2683:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 120


2684:Src/BLDC_controller.c ****          case 3:
2685:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Open_Mode' incorporates:
2686:Src/BLDC_controller.c ****            *  ActionPort: '<S60>/Action Port'
2687:Src/BLDC_controller.c ****            */
2688:Src/BLDC_controller.c ****           rtDW->Merge = rtDW->Merge1;
2689:Src/BLDC_controller.c **** 
2690:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Open_Mode' */
2691:Src/BLDC_controller.c ****           break;
2692:Src/BLDC_controller.c ****         }
2693:Src/BLDC_controller.c **** 
2694:Src/BLDC_controller.c ****         /* End of SwitchCase: '<S59>/Switch Case' */
2695:Src/BLDC_controller.c **** 
2696:Src/BLDC_controller.c ****         /* If: '<S59>/If1' incorporates:
2697:Src/BLDC_controller.c ****          *  Constant: '<S63>/cf_idKi1'
2698:Src/BLDC_controller.c ****          *  Constant: '<S63>/cf_idKp1'
2699:Src/BLDC_controller.c ****          *  Constant: '<S63>/constant1'
2700:Src/BLDC_controller.c ****          *  Constant: '<S63>/constant2'
2701:Src/BLDC_controller.c ****          *  Sum: '<S63>/Sum3'
2702:Src/BLDC_controller.c ****          */
2703:Src/BLDC_controller.c ****         rtb_Sum2_h = rtDW->If1_ActiveSubsystem_a;
2704:Src/BLDC_controller.c ****         UnitDelay3 = -1;
2705:Src/BLDC_controller.c ****         if (rtb_LogicalOperator) {
2706:Src/BLDC_controller.c ****           UnitDelay3 = 0;
2707:Src/BLDC_controller.c ****         }
2708:Src/BLDC_controller.c **** 
2709:Src/BLDC_controller.c ****         rtDW->If1_ActiveSubsystem_a = UnitDelay3;
2710:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
2711:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
2712:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
2713:Src/BLDC_controller.c ****              *  ActionPort: '<S63>/Action Port'
2714:Src/BLDC_controller.c ****              */
2715:Src/BLDC_controller.c **** 
2716:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
2717:Src/BLDC_controller.c **** 
2718:Src/BLDC_controller.c ****             /* SystemReset for If: '<S59>/If1' */
2719:Src/BLDC_controller.c ****             PI_clamp_fixdt_Reset(&rtDW->PI_clamp_fixdt_i);
2720:Src/BLDC_controller.c **** 
2721:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S63>/PI_clamp_fixdt' */
2722:Src/BLDC_controller.c **** 
2723:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Vd_Calculation' */
2724:Src/BLDC_controller.c ****           }
2725:Src/BLDC_controller.c **** 
2726:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
2727:Src/BLDC_controller.c ****            *  ActionPort: '<S63>/Action Port'
2728:Src/BLDC_controller.c ****            */
2729:Src/BLDC_controller.c ****           /* Gain: '<S63>/toNegative' */
2730:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)-rtDW->Divide3;
2731:Src/BLDC_controller.c **** 
2732:Src/BLDC_controller.c ****           /* Switch: '<S75>/Switch2' incorporates:
2733:Src/BLDC_controller.c ****            *  RelationalOperator: '<S75>/LowerRelop1'
2734:Src/BLDC_controller.c ****            *  RelationalOperator: '<S75>/UpperRelop'
2735:Src/BLDC_controller.c ****            *  Switch: '<S75>/Switch'
2736:Src/BLDC_controller.c ****            */
2737:Src/BLDC_controller.c ****           if (rtb_Saturation > rtDW->i_max) {
2738:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
2739:Src/BLDC_controller.c ****           } else {
2740:Src/BLDC_controller.c ****             if (rtb_Saturation < rtDW->Gain4) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 121


2741:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
2742:Src/BLDC_controller.c ****               rtb_Saturation = rtDW->Gain4;
2743:Src/BLDC_controller.c ****             }
2744:Src/BLDC_controller.c ****           }
2745:Src/BLDC_controller.c **** 
2746:Src/BLDC_controller.c ****           /* End of Switch: '<S75>/Switch2' */
2747:Src/BLDC_controller.c **** 
2748:Src/BLDC_controller.c ****           /* Sum: '<S63>/Sum3' */
2749:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation - rtDW->DataTypeConversion[1];
2750:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2751:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2752:Src/BLDC_controller.c ****           } else {
2753:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2754:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2755:Src/BLDC_controller.c ****             }
2756:Src/BLDC_controller.c ****           }
2757:Src/BLDC_controller.c **** 
2758:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
2759:Src/BLDC_controller.c ****           PI_clamp_fixdt((int16_T)rtb_Gain3, rtP->cf_idKp, rtP->cf_idKi, 0,
2760:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
2761:Src/BLDC_controller.c ****                          &rtDW->PI_clamp_fixdt_i);
2762:Src/BLDC_controller.c **** 
2763:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S63>/PI_clamp_fixdt' */
2764:Src/BLDC_controller.c **** 
2765:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Vd_Calculation' */
2766:Src/BLDC_controller.c ****         }
2767:Src/BLDC_controller.c **** 
2768:Src/BLDC_controller.c ****         /* End of If: '<S59>/If1' */
2769:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S47>/FOC_Enabled' */
2770:Src/BLDC_controller.c ****       }
2771:Src/BLDC_controller.c **** 
2772:Src/BLDC_controller.c ****       /* End of If: '<S47>/If1' */
2773:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S7>/FOC' */
2774:Src/BLDC_controller.c ****     }
2775:Src/BLDC_controller.c ****   }
2776:Src/BLDC_controller.c **** 
2777:Src/BLDC_controller.c ****   /* End of Chart: '<S1>/Task_Scheduler' */
2778:Src/BLDC_controller.c **** 
2779:Src/BLDC_controller.c ****   /* If: '<S7>/If2' incorporates:
2780:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
2781:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM1'
2782:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator6'
2783:Src/BLDC_controller.c ****    *  Switch: '<S8>/Switch2'
2784:Src/BLDC_controller.c ****    */
2785:Src/BLDC_controller.c ****   rtb_Sum2_h = rtDW->If2_ActiveSubsystem;
 3705              		.loc 1 2785 3 is_stmt 1 view .LVU1298
 3706              		.loc 1 2785 14 is_stmt 0 view .LVU1299
 3707 0862 94F99120 		ldrsb	r2, [r4, #145]
 3708              	.LVL344:
2786:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 3709              		.loc 1 2786 3 is_stmt 1 view .LVU1300
2787:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 3710              		.loc 1 2787 3 view .LVU1301
 3711              		.loc 1 2787 10 is_stmt 0 view .LVU1302
 3712 0866 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 3713              		.loc 1 2787 6 view .LVU1303
 3714 086a 022B     		cmp	r3, #2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 122


 3715 086c 00F04783 		beq	.L453
2788:Src/BLDC_controller.c ****     rtb_Saturation = rtDW->Merge;
2789:Src/BLDC_controller.c ****     UnitDelay3 = 0;
2790:Src/BLDC_controller.c ****   } else {
2791:Src/BLDC_controller.c ****     rtb_Saturation = rtDW->Merge1;
 3716              		.loc 1 2791 5 is_stmt 1 view .LVU1304
 3717              		.loc 1 2791 20 is_stmt 0 view .LVU1305
 3718 0870 B4F97480 		ldrsh	r8, [r4, #116]
 3719              	.LVL345:
2786:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 3720              		.loc 1 2786 14 view .LVU1306
 3721 0874 4FF0FF33 		mov	r3, #-1
 3722              	.LVL346:
 3723              	.L326:
2792:Src/BLDC_controller.c ****   }
2793:Src/BLDC_controller.c **** 
2794:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem = UnitDelay3;
 3724              		.loc 1 2794 3 is_stmt 1 view .LVU1307
 3725              		.loc 1 2794 29 is_stmt 0 view .LVU1308
 3726 0878 84F89130 		strb	r3, [r4, #145]
2795:Src/BLDC_controller.c ****   if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 3727              		.loc 1 2795 3 is_stmt 1 view .LVU1309
 3728              		.loc 1 2795 6 is_stmt 0 view .LVU1310
 3729 087c 9342     		cmp	r3, r2
 3730 087e 06D0     		beq	.L327
 3731              		.loc 1 2795 34 discriminator 1 view .LVU1311
 3732 0880 2AB9     		cbnz	r2, .L327
2796:Src/BLDC_controller.c ****     /* Disable for Outport: '<S46>/V_phaABC_FOC' */
2797:Src/BLDC_controller.c ****     rtDW->Gain4_e[0] = 0;
 3733              		.loc 1 2797 5 is_stmt 1 view .LVU1312
 3734              		.loc 1 2797 22 is_stmt 0 view .LVU1313
 3735 0882 A4F84C20 		strh	r2, [r4, #76]	@ movhi
2798:Src/BLDC_controller.c ****     rtDW->Gain4_e[1] = 0;
 3736              		.loc 1 2798 5 is_stmt 1 view .LVU1314
 3737              		.loc 1 2798 22 is_stmt 0 view .LVU1315
 3738 0886 A4F84E20 		strh	r2, [r4, #78]	@ movhi
2799:Src/BLDC_controller.c ****     rtDW->Gain4_e[2] = 0;
 3739              		.loc 1 2799 5 is_stmt 1 view .LVU1316
 3740              		.loc 1 2799 22 is_stmt 0 view .LVU1317
 3741 088a A4F85020 		strh	r2, [r4, #80]	@ movhi
 3742              	.L327:
2800:Src/BLDC_controller.c ****   }
2801:Src/BLDC_controller.c **** 
2802:Src/BLDC_controller.c ****   if (UnitDelay3 == 0) {
 3743              		.loc 1 2802 3 is_stmt 1 view .LVU1318
 3744              		.loc 1 2802 6 is_stmt 0 view .LVU1319
 3745 088e 002B     		cmp	r3, #0
 3746 0890 40F0CF83 		bne	.L328
2803:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Inverse' incorporates:
2804:Src/BLDC_controller.c ****      *  ActionPort: '<S46>/Action Port'
2805:Src/BLDC_controller.c ****      */
2806:Src/BLDC_controller.c ****     /* Sum: '<S58>/Sum6' incorporates:
2807:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide1'
2808:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide4'
2809:Src/BLDC_controller.c ****      */
2810:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)((rtDW->Switch1 * rtDW->r_cos_M1) >> 14) - (int16_T)
 3747              		.loc 1 2810 5 is_stmt 1 view .LVU1320
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 123


 3748              		.loc 1 2810 32 is_stmt 0 view .LVU1321
 3749 0894 B4F95A30 		ldrsh	r3, [r4, #90]
 3750              	.LVL347:
 3751              		.loc 1 2810 48 view .LVU1322
 3752 0898 B4F97E10 		ldrsh	r1, [r4, #126]
 3753              		.loc 1 2810 42 view .LVU1323
 3754 089c 01FB03F0 		mul	r0, r1, r3
 3755              		.loc 1 2810 17 view .LVU1324
 3756 08a0 40F38F3E 		sbfx	lr, r0, #14, #16
2811:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3757              		.loc 1 2811 13 view .LVU1325
 3758 08a4 B4F958C0 		ldrsh	ip, [r4, #88]
 3759              		.loc 1 2811 27 view .LVU1326
 3760 08a8 B4F97C20 		ldrsh	r2, [r4, #124]
 3761              	.LVL348:
 3762              		.loc 1 2811 21 view .LVU1327
 3763 08ac 02FB0CF0 		mul	r0, r2, ip
2810:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3764              		.loc 1 2810 69 view .LVU1328
 3765 08b0 40F38F30 		sbfx	r0, r0, #14, #16
2810:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3766              		.loc 1 2810 15 view .LVU1329
 3767 08b4 AEEB0000 		sub	r0, lr, r0
 3768              	.LVL349:
2812:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 3769              		.loc 1 2812 5 is_stmt 1 view .LVU1330
 3770              		.loc 1 2812 8 is_stmt 0 view .LVU1331
 3771 08b8 B0F5004F 		cmp	r0, #32768
 3772 08bc 80F22383 		bge	.L408
2813:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2814:Src/BLDC_controller.c ****     } else {
2815:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 3773              		.loc 1 2815 7 is_stmt 1 view .LVU1332
 3774              		.loc 1 2815 10 is_stmt 0 view .LVU1333
 3775 08c0 10F5004F 		cmn	r0, #32768
 3776 08c4 80F22183 		bge	.L329
2816:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 3777              		.loc 1 2816 19 view .LVU1334
 3778 08c8 2B48     		ldr	r0, .L472+8
 3779              	.LVL350:
 3780              		.loc 1 2816 19 view .LVU1335
 3781 08ca 1EE3     		b	.L329
 3782              	.LVL351:
 3783              	.L390:
1925:Src/BLDC_controller.c **** 
 3784              		.loc 1 1925 22 view .LVU1336
 3785 08cc 4FF47A53 		mov	r3, #16000
 3786 08d0 0993     		str	r3, [sp, #36]
 3787              	.LVL352:
1925:Src/BLDC_controller.c **** 
 3788              		.loc 1 1925 22 view .LVU1337
 3789 08d2 B0E7     		b	.L247
 3790              	.LVL353:
 3791              	.L248:
1957:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
 3792              		.loc 1 1957 7 is_stmt 1 view .LVU1338
1957:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 124


 3793              		.loc 1 1957 10 is_stmt 0 view .LVU1339
 3794 08d4 9142     		cmp	r1, r2
 3795 08d6 04D0     		beq	.L251
1966:Src/BLDC_controller.c **** 
 3796              		.loc 1 1966 9 is_stmt 1 view .LVU1340
1966:Src/BLDC_controller.c **** 
 3797              		.loc 1 1966 34 is_stmt 0 view .LVU1341
 3798 08d8 0123     		movs	r3, #1
 3799 08da 84F8A630 		strb	r3, [r4, #166]
1971:Src/BLDC_controller.c **** 
 3800              		.loc 1 1971 9 is_stmt 1 view .LVU1342
1971:Src/BLDC_controller.c **** 
 3801              		.loc 1 1971 32 is_stmt 0 view .LVU1343
 3802 08de 0023     		movs	r3, #0
 3803 08e0 A364     		str	r3, [r4, #72]
 3804              	.L251:
1983:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3805              		.loc 1 1983 7 is_stmt 1 view .LVU1344
1983:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3806              		.loc 1 1983 23 is_stmt 0 view .LVU1345
 3807 08e2 B4F98C30 		ldrsh	r3, [r4, #140]
1983:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3808              		.loc 1 1983 17 view .LVU1346
 3809 08e6 1903     		lsls	r1, r3, #12
 3810              	.LVL354:
1984:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3811              		.loc 1 1984 7 is_stmt 1 view .LVU1347
1984:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3812              		.loc 1 1984 75 is_stmt 0 view .LVU1348
 3813 08e8 002B     		cmp	r3, #0
 3814 08ea 28DA     		bge	.L252
1984:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3815              		.loc 1 1984 75 discriminator 1 view .LVU1349
 3816 08ec 41F07841 		orr	r1, r1, #-134217728
 3817              	.LVL355:
 3818              	.L253:
1989:Src/BLDC_controller.c **** 
 3819              		.loc 1 1989 7 is_stmt 1 discriminator 4 view .LVU1350
1989:Src/BLDC_controller.c **** 
 3820              		.loc 1 1989 40 is_stmt 0 discriminator 4 view .LVU1351
 3821 08f0 94F8A600 		ldrb	r0, [r4, #166]	@ zero_extendqisi2
 3822              	.LVL356:
1989:Src/BLDC_controller.c **** 
 3823              		.loc 1 1989 34 discriminator 4 view .LVU1352
 3824 08f4 8DF84F00 		strb	r0, [sp, #79]
1994:Src/BLDC_controller.c **** 
 3825              		.loc 1 1994 7 is_stmt 1 discriminator 4 view .LVU1353
1994:Src/BLDC_controller.c **** 
 3826              		.loc 1 1994 32 is_stmt 0 discriminator 4 view .LVU1354
 3827 08f8 0023     		movs	r3, #0
 3828              	.LVL357:
1994:Src/BLDC_controller.c **** 
 3829              		.loc 1 1994 32 discriminator 4 view .LVU1355
 3830 08fa 84F8A630 		strb	r3, [r4, #166]
2002:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
 3831              		.loc 1 2002 7 is_stmt 1 discriminator 4 view .LVU1356
2002:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 125


 3832              		.loc 1 2002 10 is_stmt 0 discriminator 4 view .LVU1357
 3833 08fe 08BB     		cbnz	r0, .L391
2005:Src/BLDC_controller.c ****       }
 3834              		.loc 1 2005 9 is_stmt 1 view .LVU1358
2005:Src/BLDC_controller.c ****       }
 3835              		.loc 1 2005 21 is_stmt 0 view .LVU1359
 3836 0900 A36C     		ldr	r3, [r4, #72]
 3837              	.LVL358:
 3838              	.L254:
2011:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3839              		.loc 1 2011 7 is_stmt 1 view .LVU1360
2011:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3840              		.loc 1 2011 17 is_stmt 0 view .LVU1361
 3841 0902 5A42     		rsbs	r2, r3, #0
 3842              	.LVL359:
2012:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3843              		.loc 1 2012 7 is_stmt 1 view .LVU1362
2012:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3844              		.loc 1 2012 72 is_stmt 0 view .LVU1363
 3845 0904 12F0006F 		tst	r2, #134217728
 3846 0908 1ED0     		beq	.L255
2012:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3847              		.loc 1 2012 72 discriminator 1 view .LVU1364
 3848 090a 42F0784C 		orr	ip, r2, #-134217728
 3849              	.L256:
 3850              	.LVL360:
2019:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3851              		.loc 1 2019 7 is_stmt 1 discriminator 4 view .LVU1365
2019:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3852              		.loc 1 2019 25 is_stmt 0 discriminator 4 view .LVU1366
 3853 090e 2A68     		ldr	r2, [r5]
 3854              	.LVL361:
2019:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3855              		.loc 1 2019 10 discriminator 4 view .LVU1367
 3856 0910 6245     		cmp	r2, ip
 3857 0912 08DB     		blt	.L257
2023:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3858              		.loc 1 2023 9 is_stmt 1 view .LVU1368
2023:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3859              		.loc 1 2023 19 is_stmt 0 view .LVU1369
 3860 0914 5242     		rsbs	r2, r2, #0
 3861              	.LVL362:
2024:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3862              		.loc 1 2024 9 is_stmt 1 view .LVU1370
2024:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3863              		.loc 1 2024 75 is_stmt 0 view .LVU1371
 3864 0916 12F0006F 		tst	r2, #134217728
 3865 091a 18D0     		beq	.L258
2024:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3866              		.loc 1 2024 75 discriminator 1 view .LVU1372
 3867 091c 42F07842 		orr	r2, r2, #-134217728
 3868              	.LVL363:
 3869              	.L259:
2030:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
 3870              		.loc 1 2030 9 is_stmt 1 discriminator 4 view .LVU1373
2030:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
 3871              		.loc 1 2030 12 is_stmt 0 discriminator 4 view .LVU1374
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 126


 3872 0920 9445     		cmp	ip, r2
 3873 0922 00DB     		blt	.L257
2012:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3874              		.loc 1 2012 16 view .LVU1375
 3875 0924 6246     		mov	r2, ip
 3876              	.LVL364:
 3877              	.L257:
2040:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3878              		.loc 1 2040 7 is_stmt 1 view .LVU1376
2040:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3879              		.loc 1 2040 17 is_stmt 0 view .LVU1377
 3880 0926 1344     		add	r3, r3, r2
 3881              	.LVL365:
2041:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3882              		.loc 1 2041 7 is_stmt 1 view .LVU1378
2041:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3883              		.loc 1 2041 75 is_stmt 0 view .LVU1379
 3884 0928 13F0006F 		tst	r3, #134217728
 3885 092c 12D0     		beq	.L260
2041:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3886              		.loc 1 2041 75 discriminator 1 view .LVU1380
 3887 092e 43F07843 		orr	r3, r3, #-134217728
 3888              	.LVL366:
 3889              	.L261:
2045:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
 3890              		.loc 1 2045 7 is_stmt 1 discriminator 4 view .LVU1381
2045:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
 3891              		.loc 1 2045 10 is_stmt 0 discriminator 4 view .LVU1382
 3892 0932 90B1     		cbz	r0, .L262
2047:Src/BLDC_controller.c ****       } else {
 3893              		.loc 1 2047 9 is_stmt 1 view .LVU1383
2047:Src/BLDC_controller.c ****       } else {
 3894              		.loc 1 2047 32 is_stmt 0 view .LVU1384
 3895 0934 A164     		str	r1, [r4, #72]
 3896              	.L263:
2057:Src/BLDC_controller.c **** 
 3897              		.loc 1 2057 7 is_stmt 1 view .LVU1385
2057:Src/BLDC_controller.c **** 
 3898              		.loc 1 2057 22 is_stmt 0 view .LVU1386
 3899 0936 1B13     		asrs	r3, r3, #12
 3900              	.LVL367:
2057:Src/BLDC_controller.c **** 
 3901              		.loc 1 2057 20 view .LVU1387
 3902 0938 A4F87430 		strh	r3, [r4, #116]	@ movhi
2060:Src/BLDC_controller.c **** 
 3903              		.loc 1 2060 7 is_stmt 1 view .LVU1388
 3904 093c 8AE7     		b	.L250
 3905              	.LVL368:
 3906              	.L252:
1984:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3907              		.loc 1 1984 75 is_stmt 0 discriminator 2 view .LVU1389
 3908 093e 21F07841 		bic	r1, r1, #-134217728
 3909              	.LVL369:
1984:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3910              		.loc 1 1984 75 discriminator 2 view .LVU1390
 3911 0942 D5E7     		b	.L253
 3912              	.LVL370:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 127


 3913              	.L391:
2003:Src/BLDC_controller.c ****       } else {
 3914              		.loc 1 2003 21 view .LVU1391
 3915 0944 0B46     		mov	r3, r1
 3916 0946 DCE7     		b	.L254
 3917              	.LVL371:
 3918              	.L255:
2012:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3919              		.loc 1 2012 72 discriminator 2 view .LVU1392
 3920 0948 22F0784C 		bic	ip, r2, #-134217728
 3921 094c DFE7     		b	.L256
 3922              	.LVL372:
 3923              	.L258:
2024:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3924              		.loc 1 2024 75 discriminator 2 view .LVU1393
 3925 094e 22F07842 		bic	r2, r2, #-134217728
 3926              	.LVL373:
2024:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3927              		.loc 1 2024 75 discriminator 2 view .LVU1394
 3928 0952 E5E7     		b	.L259
 3929              	.LVL374:
 3930              	.L260:
2041:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3931              		.loc 1 2041 75 discriminator 2 view .LVU1395
 3932 0954 23F07843 		bic	r3, r3, #-134217728
 3933              	.LVL375:
2041:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3934              		.loc 1 2041 75 discriminator 2 view .LVU1396
 3935 0958 EBE7     		b	.L261
 3936              	.LVL376:
 3937              	.L262:
2050:Src/BLDC_controller.c ****       }
 3938              		.loc 1 2050 9 is_stmt 1 view .LVU1397
2050:Src/BLDC_controller.c ****       }
 3939              		.loc 1 2050 32 is_stmt 0 view .LVU1398
 3940 095a A364     		str	r3, [r4, #72]
 3941 095c EBE7     		b	.L263
 3942              	.LVL377:
 3943              	.L249:
2066:Src/BLDC_controller.c **** 
 3944              		.loc 1 2066 7 is_stmt 1 view .LVU1399
2066:Src/BLDC_controller.c **** 
 3945              		.loc 1 2066 20 is_stmt 0 view .LVU1400
 3946 095e 099B     		ldr	r3, [sp, #36]
 3947 0960 A4F87430 		strh	r3, [r4, #116]	@ movhi
2069:Src/BLDC_controller.c ****     }
 3948              		.loc 1 2069 7 is_stmt 1 view .LVU1401
 3949 0964 76E7     		b	.L250
 3950              	.LVL378:
 3951              	.L452:
2076:Src/BLDC_controller.c ****     } else {
 3952              		.loc 1 2076 7 view .LVU1402
2076:Src/BLDC_controller.c ****     } else {
 3953              		.loc 1 2076 34 is_stmt 0 view .LVU1403
 3954 0966 9BB2     		uxth	r3, r3
2076:Src/BLDC_controller.c ****     } else {
 3955              		.loc 1 2076 20 view .LVU1404
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 128


 3956 0968 5B42     		rsbs	r3, r3, #0
2076:Src/BLDC_controller.c ****     } else {
 3957              		.loc 1 2076 18 view .LVU1405
 3958 096a A4F87630 		strh	r3, [r4, #118]	@ movhi
 3959 096e 78E7     		b	.L265
 3960              	.L473:
 3961              		.align	2
 3962              	.L472:
 3963 0970 80C1FFFF 		.word	-16000
 3964 0974 D34D6210 		.word	274877907
 3965 0978 0080FFFF 		.word	-32768
 3966              	.LVL379:
 3967              	.L218:
2083:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3968              		.loc 1 2083 10 is_stmt 1 view .LVU1406
2083:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3969              		.loc 1 2083 18 is_stmt 0 view .LVU1407
 3970 097c 94F8A430 		ldrb	r3, [r4, #164]	@ zero_extendqisi2
2083:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3971              		.loc 1 2083 13 view .LVU1408
 3972 0980 002B     		cmp	r3, #0
 3973 0982 00F05481 		beq	.L266
2088:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3974              		.loc 1 2088 5 is_stmt 1 view .LVU1409
2088:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3975              		.loc 1 2088 12 is_stmt 0 view .LVU1410
 3976 0986 95F8FE30 		ldrb	r3, [r5, #254]	@ zero_extendqisi2
2088:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3977              		.loc 1 2088 8 view .LVU1411
 3978 098a 002B     		cmp	r3, #0
 3979 098c 4FD0     		beq	.L267
2093:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
 3980              		.loc 1 2093 7 is_stmt 1 view .LVU1412
2093:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
 3981              		.loc 1 2093 10 is_stmt 0 view .LVU1413
 3982 098e 099B     		ldr	r3, [sp, #36]
 3983 0990 002B     		cmp	r3, #0
 3984 0992 0ADB     		blt	.L454
 3985              	.L268:
2106:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3986              		.loc 1 2106 7 is_stmt 1 view .LVU1414
2106:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3987              		.loc 1 2106 36 is_stmt 0 view .LVU1415
 3988 0994 B5F9E0C0 		ldrsh	ip, [r5, #224]
2106:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3989              		.loc 1 2106 10 view .LVU1416
 3990 0998 099A     		ldr	r2, [sp, #36]
 3991 099a 9445     		cmp	ip, r2
 3992 099c 0ADB     		blt	.L392
2109:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3993              		.loc 1 2109 9 is_stmt 1 view .LVU1417
2109:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3994              		.loc 1 2109 38 is_stmt 0 view .LVU1418
 3995 099e B5F9E230 		ldrsh	r3, [r5, #226]
2109:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3996              		.loc 1 2109 12 view .LVU1419
 3997 09a2 9342     		cmp	r3, r2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 129


 3998 09a4 07DC     		bgt	.L269
 3999 09a6 1346     		mov	r3, r2
 4000 09a8 05E0     		b	.L269
 4001              	.L454:
2094:Src/BLDC_controller.c ****       }
 4002              		.loc 1 2094 9 is_stmt 1 view .LVU1420
2094:Src/BLDC_controller.c ****       }
 4003              		.loc 1 2094 31 is_stmt 0 view .LVU1421
 4004 09aa 0F9B     		ldr	r3, [sp, #60]
 4005 09ac 5B42     		rsbs	r3, r3, #0
2094:Src/BLDC_controller.c ****       }
 4006              		.loc 1 2094 29 view .LVU1422
 4007 09ae 1BB2     		sxth	r3, r3
 4008 09b0 0993     		str	r3, [sp, #36]
 4009              	.LVL380:
2094:Src/BLDC_controller.c ****       }
 4010              		.loc 1 2094 29 view .LVU1423
 4011 09b2 EFE7     		b	.L268
 4012              	.L392:
2107:Src/BLDC_controller.c ****       } else {
 4013              		.loc 1 2107 29 view .LVU1424
 4014 09b4 6346     		mov	r3, ip
 4015              	.L269:
 4016              	.LVL381:
2126:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4017              		.loc 1 2126 7 is_stmt 1 view .LVU1425
2126:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4018              		.loc 1 2126 14 is_stmt 0 view .LVU1426
 4019 09b6 95F8F920 		ldrb	r2, [r5, #249]	@ zero_extendqisi2
2126:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4020              		.loc 1 2126 10 view .LVU1427
 4021 09ba 022A     		cmp	r2, #2
 4022 09bc 0DD0     		beq	.L455
2129:Src/BLDC_controller.c ****       }
 4023              		.loc 1 2129 9 is_stmt 1 view .LVU1428
2129:Src/BLDC_controller.c ****       }
 4024              		.loc 1 2129 25 is_stmt 0 view .LVU1429
 4025 09be B5F9CC00 		ldrsh	r0, [r5, #204]
 4026              	.LVL382:
 4027              	.L271:
2141:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4028              		.loc 1 2141 7 is_stmt 1 view .LVU1430
2141:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4029              		.loc 1 2141 21 is_stmt 0 view .LVU1431
 4030 09c2 B5F9D610 		ldrsh	r1, [r5, #214]
2141:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4031              		.loc 1 2141 10 view .LVU1432
 4032 09c6 DDF81CE0 		ldr	lr, [sp, #28]
 4033 09ca 7145     		cmp	r1, lr
 4034 09cc 08DB     		blt	.L393
2143:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4035              		.loc 1 2143 14 is_stmt 1 view .LVU1433
2143:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4036              		.loc 1 2143 28 is_stmt 0 view .LVU1434
 4037 09ce B5F9D820 		ldrsh	r2, [r5, #216]
2143:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4038              		.loc 1 2143 17 view .LVU1435
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 130


 4039 09d2 7245     		cmp	r2, lr
 4040 09d4 05DC     		bgt	.L272
2149:Src/BLDC_controller.c ****       }
 4041              		.loc 1 2149 24 view .LVU1436
 4042 09d6 7246     		mov	r2, lr
 4043 09d8 03E0     		b	.L272
 4044              	.LVL383:
 4045              	.L455:
2127:Src/BLDC_controller.c ****       } else {
 4046              		.loc 1 2127 9 is_stmt 1 view .LVU1437
2127:Src/BLDC_controller.c ****       } else {
 4047              		.loc 1 2127 25 is_stmt 0 view .LVU1438
 4048 09da B5F9D000 		ldrsh	r0, [r5, #208]
 4049              	.LVL384:
2127:Src/BLDC_controller.c ****       } else {
 4050              		.loc 1 2127 25 view .LVU1439
 4051 09de F0E7     		b	.L271
 4052              	.L393:
2142:Src/BLDC_controller.c ****       } else if (Abs5 < rtP->n_fieldWeakAuthLo) {
 4053              		.loc 1 2142 24 view .LVU1440
 4054 09e0 0A46     		mov	r2, r1
 4055              	.L272:
 4056              	.LVL385:
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4057              		.loc 1 2167 7 is_stmt 1 view .LVU1441
2168:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
 4058              		.loc 1 2168 35 is_stmt 0 view .LVU1442
 4059 09e2 B5F8E2E0 		ldrh	lr, [r5, #226]
2168:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
 4060              		.loc 1 2168 30 view .LVU1443
 4061 09e6 A3EB0E03 		sub	r3, r3, lr
 4062              	.LVL386:
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4063              		.loc 1 2167 68 view .LVU1444
 4064 09ea 1BB2     		sxth	r3, r3
2168:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
 4065              		.loc 1 2168 52 view .LVU1445
 4066 09ec DB03     		lsls	r3, r3, #15
2169:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
 4067              		.loc 1 2169 13 view .LVU1446
 4068 09ee 1FFA8CFC 		uxth	ip, ip
2169:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
 4069              		.loc 1 2169 29 view .LVU1447
 4070 09f2 ACEB0E0C 		sub	ip, ip, lr
2168:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
 4071              		.loc 1 2168 61 view .LVU1448
 4072 09f6 0FFA8CFC 		sxth	ip, ip
2168:Src/BLDC_controller.c ****         (rtP->r_fieldWeakHi - rtP->r_fieldWeakLo)) * (uint16_T)(((int16_T)
 4073              		.loc 1 2168 59 view .LVU1449
 4074 09fa 93FBFCF3 		sdiv	r3, r3, ip
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4075              		.loc 1 2167 46 view .LVU1450
 4076 09fe 9BB2     		uxth	r3, r3
2170:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
 4077              		.loc 1 2170 30 view .LVU1451
 4078 0a00 B5F8D8C0 		ldrh	ip, [r5, #216]
2170:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 131


 4079              		.loc 1 2170 25 view .LVU1452
 4080 0a04 A2EB0C02 		sub	r2, r2, ip
 4081              	.LVL387:
2169:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
 4082              		.loc 1 2169 66 view .LVU1453
 4083 0a08 12B2     		sxth	r2, r2
2170:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
 4084              		.loc 1 2170 51 view .LVU1454
 4085 0a0a D203     		lsls	r2, r2, #15
2171:Src/BLDC_controller.c ****         rtb_Saturation1) >> 15);
 4086              		.loc 1 2171 13 view .LVU1455
 4087 0a0c 89B2     		uxth	r1, r1
2171:Src/BLDC_controller.c ****         rtb_Saturation1) >> 15);
 4088              		.loc 1 2171 33 view .LVU1456
 4089 0a0e A1EB0C01 		sub	r1, r1, ip
2170:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
 4090              		.loc 1 2170 60 view .LVU1457
 4091 0a12 09B2     		sxth	r1, r1
2170:Src/BLDC_controller.c ****         (rtP->n_fieldWeakAuthHi - rtP->n_fieldWeakAuthLo))) >> 15) *
 4092              		.loc 1 2170 58 view .LVU1458
 4093 0a14 92FBF1F2 		sdiv	r2, r2, r1
2169:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
 4094              		.loc 1 2169 54 view .LVU1459
 4095 0a18 92B2     		uxth	r2, r2
2169:Src/BLDC_controller.c ****         (rtb_Saturation - rtP->n_fieldWeakAuthLo) << 15) / (int16_T)
 4096              		.loc 1 2169 52 view .LVU1460
 4097 0a1a 02FB03F3 		mul	r3, r2, r3
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4098              		.loc 1 2167 34 view .LVU1461
 4099 0a1e C3F3CF33 		ubfx	r3, r3, #15, #16
2171:Src/BLDC_controller.c ****         rtb_Saturation1) >> 15);
 4100              		.loc 1 2171 68 view .LVU1462
 4101 0a22 00FB03F3 		mul	r3, r0, r3
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4102              		.loc 1 2167 23 view .LVU1463
 4103 0a26 43F3CF33 		sbfx	r3, r3, #15, #16
2167:Src/BLDC_controller.c ****         (DataTypeConversion2 - rtP->r_fieldWeakLo) << 15) / (int16_T)
 4104              		.loc 1 2167 21 view .LVU1464
 4105 0a2a A4F87230 		strh	r3, [r4, #114]	@ movhi
 4106              	.LVL388:
 4107              	.L267:
2186:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 4108              		.loc 1 2186 5 is_stmt 1 view .LVU1465
2186:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 4109              		.loc 1 2186 16 is_stmt 0 view .LVU1466
 4110 0a2e 94F99520 		ldrsb	r2, [r4, #149]
 4111              	.LVL389:
2187:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 4112              		.loc 1 2187 5 is_stmt 1 view .LVU1467
2188:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4113              		.loc 1 2188 5 view .LVU1468
2188:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4114              		.loc 1 2188 12 is_stmt 0 view .LVU1469
 4115 0a32 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
2188:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4116              		.loc 1 2188 8 view .LVU1470
 4117 0a36 022B     		cmp	r3, #2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 132


 4118 0a38 41D0     		beq	.L394
2187:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 4119              		.loc 1 2187 16 view .LVU1471
 4120 0a3a 4FF0FF33 		mov	r3, #-1
 4121              	.L273:
 4122              	.LVL390:
2192:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4123              		.loc 1 2192 5 is_stmt 1 view .LVU1472
2192:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4124              		.loc 1 2192 33 is_stmt 0 view .LVU1473
 4125 0a3e 84F89530 		strb	r3, [r4, #149]
2193:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4126              		.loc 1 2193 5 is_stmt 1 view .LVU1474
2193:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4127              		.loc 1 2193 8 is_stmt 0 view .LVU1475
 4128 0a42 9342     		cmp	r3, r2
 4129 0a44 03D0     		beq	.L274
2193:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4130              		.loc 1 2193 36 discriminator 1 view .LVU1476
 4131 0a46 12B9     		cbnz	r2, .L274
2195:Src/BLDC_controller.c ****     }
 4132              		.loc 1 2195 7 is_stmt 1 view .LVU1477
2195:Src/BLDC_controller.c ****     }
 4133              		.loc 1 2195 42 is_stmt 0 view .LVU1478
 4134 0a48 FF22     		movs	r2, #255
 4135              	.LVL391:
2195:Src/BLDC_controller.c ****     }
 4136              		.loc 1 2195 42 view .LVU1479
 4137 0a4a 84F89620 		strb	r2, [r4, #150]
 4138              	.L274:
2198:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
 4139              		.loc 1 2198 5 is_stmt 1 view .LVU1480
2198:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
 4140              		.loc 1 2198 8 is_stmt 0 view .LVU1481
 4141 0a4e 002B     		cmp	r3, #0
 4142 0a50 7FF407AF 		bne	.L265
2202:Src/BLDC_controller.c **** 
 4143              		.loc 1 2202 7 is_stmt 1 view .LVU1482
2202:Src/BLDC_controller.c **** 
 4144              		.loc 1 2202 26 is_stmt 0 view .LVU1483
 4145 0a54 B5F91230 		ldrsh	r3, [r5, #18]
 4146              	.LVL392:
2202:Src/BLDC_controller.c **** 
 4147              		.loc 1 2202 21 view .LVU1484
 4148 0a58 A4F85C30 		strh	r3, [r4, #92]	@ movhi
2207:Src/BLDC_controller.c **** 
 4149              		.loc 1 2207 7 is_stmt 1 view .LVU1485
2207:Src/BLDC_controller.c **** 
 4150              		.loc 1 2207 35 is_stmt 0 view .LVU1486
 4151 0a5c 9BB2     		uxth	r3, r3
2207:Src/BLDC_controller.c **** 
 4152              		.loc 1 2207 21 view .LVU1487
 4153 0a5e 5B42     		rsbs	r3, r3, #0
2207:Src/BLDC_controller.c **** 
 4154              		.loc 1 2207 19 view .LVU1488
 4155 0a60 A4F85E30 		strh	r3, [r4, #94]	@ movhi
2214:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 133


 4156              		.loc 1 2214 7 is_stmt 1 view .LVU1489
2214:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
 4157              		.loc 1 2214 15 is_stmt 0 view .LVU1490
 4158 0a64 B4F95A00 		ldrsh	r0, [r4, #90]
2214:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
 4159              		.loc 1 2214 10 view .LVU1491
 4160 0a68 0028     		cmp	r0, #0
 4161 0a6a 2ADB     		blt	.L456
 4162              	.L275:
 4163              	.LVL393:
2220:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4164              		.loc 1 2220 7 is_stmt 1 view .LVU1492
2220:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4165              		.loc 1 2220 40 is_stmt 0 view .LVU1493
 4166 0a6c B5F97010 		ldrsh	r1, [r5, #112]
2221:Src/BLDC_controller.c ****         45U)];
 4167              		.loc 1 2221 53 view .LVU1494
 4168 0a70 B5F87220 		ldrh	r2, [r5, #114]
2221:Src/BLDC_controller.c ****         45U)];
 4169              		.loc 1 2221 73 view .LVU1495
 4170 0a74 8BB2     		uxth	r3, r1
2220:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4171              		.loc 1 2220 40 view .LVU1496
 4172 0a76 D21A     		subs	r2, r2, r3
 4173 0a78 2D23     		movs	r3, #45
 4174 0a7a 92B2     		uxth	r2, r2
 4175 0a7c FFF7FEFF 		bl	plook_u8s16_evencka
 4176              	.LVL394:
2220:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4177              		.loc 1 2220 39 view .LVU1497
 4178 0a80 0830     		adds	r0, r0, #8
 4179 0a82 05EB4000 		add	r0, r5, r0, lsl #1
 4180 0a86 B0F90430 		ldrsh	r3, [r0, #4]
2220:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4181              		.loc 1 2220 23 view .LVU1498
 4182 0a8a A4F86030 		strh	r3, [r4, #96]	@ movhi
2227:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4183              		.loc 1 2227 7 is_stmt 1 view .LVU1499
2227:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4184              		.loc 1 2227 35 is_stmt 0 view .LVU1500
 4185 0a8e 9BB2     		uxth	r3, r3
2227:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4186              		.loc 1 2227 21 view .LVU1501
 4187 0a90 5B42     		rsbs	r3, r3, #0
2227:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4188              		.loc 1 2227 19 view .LVU1502
 4189 0a92 A4F86230 		strh	r3, [r4, #98]	@ movhi
2228:Src/BLDC_controller.c **** 
 4190              		.loc 1 2228 7 is_stmt 1 view .LVU1503
2228:Src/BLDC_controller.c **** 
 4191              		.loc 1 2228 24 is_stmt 0 view .LVU1504
 4192 0a96 B5F9CE80 		ldrsh	r8, [r5, #206]
2228:Src/BLDC_controller.c **** 
 4193              		.loc 1 2228 19 view .LVU1505
 4194 0a9a A4F86480 		strh	r8, [r4, #100]	@ movhi
2234:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4195              		.loc 1 2234 7 is_stmt 1 view .LVU1506
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 134


2234:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4196              		.loc 1 2234 23 is_stmt 0 view .LVU1507
 4197 0a9e B4F97200 		ldrsh	r0, [r4, #114]
2234:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4198              		.loc 1 2234 17 view .LVU1508
 4199 0aa2 0004     		lsls	r0, r0, #16
 4200              	.LVL395:
2235:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
 4201              		.loc 1 2235 7 is_stmt 1 view .LVU1509
2236:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4202              		.loc 1 2236 21 is_stmt 0 view .LVU1510
 4203 0aa4 B0F1004F 		cmp	r0, #-2147483648
 4204 0aa8 0FD0     		beq	.L457
 4205              	.L276:
2236:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4206              		.loc 1 2236 21 discriminator 1 view .LVU1511
 4207 0aaa 90FBF8F0 		sdiv	r0, r0, r8
 4208              	.LVL396:
2237:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
 4209              		.loc 1 2237 7 is_stmt 1 discriminator 1 view .LVU1512
2237:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
 4210              		.loc 1 2237 10 is_stmt 0 discriminator 1 view .LVU1513
 4211 0aae 0028     		cmp	r0, #0
 4212 0ab0 11DB     		blt	.L458
 4213              	.LVL397:
 4214              	.L277:
2240:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
 4215              		.loc 1 2240 9 is_stmt 1 view .LVU1514
2240:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
 4216              		.loc 1 2240 12 is_stmt 0 view .LVU1515
 4217 0ab2 B0F5803F 		cmp	r0, #65536
 4218 0ab6 0FDB     		blt	.L278
2241:Src/BLDC_controller.c ****         }
 4219              		.loc 1 2241 21 view .LVU1516
 4220 0ab8 4FF6FF70 		movw	r0, #65535
 4221 0abc 0CE0     		b	.L278
 4222              	.LVL398:
 4223              	.L394:
2189:Src/BLDC_controller.c ****     }
 4224              		.loc 1 2189 18 view .LVU1517
 4225 0abe 0023     		movs	r3, #0
 4226 0ac0 BDE7     		b	.L273
 4227              	.LVL399:
 4228              	.L456:
2215:Src/BLDC_controller.c ****       } else {
 4229              		.loc 1 2215 9 is_stmt 1 view .LVU1518
2215:Src/BLDC_controller.c ****       } else {
 4230              		.loc 1 2215 41 is_stmt 0 view .LVU1519
 4231 0ac2 80B2     		uxth	r0, r0
2215:Src/BLDC_controller.c ****       } else {
 4232              		.loc 1 2215 27 view .LVU1520
 4233 0ac4 4042     		rsbs	r0, r0, #0
2215:Src/BLDC_controller.c ****       } else {
 4234              		.loc 1 2215 25 view .LVU1521
 4235 0ac6 00B2     		sxth	r0, r0
 4236              	.LVL400:
2215:Src/BLDC_controller.c ****       } else {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 135


 4237              		.loc 1 2215 25 view .LVU1522
 4238 0ac8 D0E7     		b	.L275
 4239              	.LVL401:
 4240              	.L457:
2235:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
 4241              		.loc 1 2235 46 view .LVU1523
 4242 0aca B8F1FF3F 		cmp	r8, #-1
 4243 0ace ECD1     		bne	.L276
2236:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4244              		.loc 1 2236 21 view .LVU1524
 4245 0ad0 6FF00040 		mvn	r0, #-2147483648
 4246              	.LVL402:
2236:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4247              		.loc 1 2236 21 view .LVU1525
 4248 0ad4 EDE7     		b	.L277
 4249              	.LVL403:
 4250              	.L458:
2238:Src/BLDC_controller.c ****       } else {
 4251              		.loc 1 2238 19 view .LVU1526
 4252 0ad6 0020     		movs	r0, #0
 4253              	.LVL404:
 4254              	.L278:
2250:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4255              		.loc 1 2250 7 is_stmt 1 view .LVU1527
2251:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4256              		.loc 1 2251 39 is_stmt 0 view .LVU1528
 4257 0ad8 3123     		movs	r3, #49
 4258 0ada 40F21F52 		movw	r2, #1311
 4259 0ade 0021     		movs	r1, #0
 4260 0ae0 80B2     		uxth	r0, r0
 4261              	.LVL405:
2251:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4262              		.loc 1 2251 39 view .LVU1529
 4263 0ae2 FFF7FEFF 		bl	plook_u8u16_evencka
 4264              	.LVL406:
2251:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4265              		.loc 1 2251 38 view .LVU1530
 4266 0ae6 00F56273 		add	r3, r0, #904
 4267 0aea BD48     		ldr	r0, .L474
 4268 0aec 00EB4300 		add	r0, r0, r3, lsl #1
 4269 0af0 4388     		ldrh	r3, [r0, #2]
2252:Src/BLDC_controller.c **** 
 4270              		.loc 1 2252 29 view .LVU1531
 4271 0af2 08FB03F8 		mul	r8, r8, r3
2250:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4272              		.loc 1 2250 25 view .LVU1532
 4273 0af6 4FEA2848 		asr	r8, r8, #16
2250:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4274              		.loc 1 2250 23 view .LVU1533
 4275 0afa A4F86680 		strh	r8, [r4, #102]	@ movhi
2255:Src/BLDC_controller.c **** 
 4276              		.loc 1 2255 7 is_stmt 1 view .LVU1534
2255:Src/BLDC_controller.c **** 
 4277              		.loc 1 2255 35 is_stmt 0 view .LVU1535
 4278 0afe 1FFA88F3 		uxth	r3, r8
2255:Src/BLDC_controller.c **** 
 4279              		.loc 1 2255 21 view .LVU1536
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 136


 4280 0b02 5B42     		rsbs	r3, r3, #0
 4281 0b04 1BB2     		sxth	r3, r3
2255:Src/BLDC_controller.c **** 
 4282              		.loc 1 2255 19 view .LVU1537
 4283 0b06 A4F86830 		strh	r3, [r4, #104]	@ movhi
2271:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4284              		.loc 1 2271 7 is_stmt 1 view .LVU1538
2271:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4285              		.loc 1 2271 18 is_stmt 0 view .LVU1539
 4286 0b0a 94F99610 		ldrsb	r1, [r4, #150]
 4287              	.LVL407:
2272:Src/BLDC_controller.c ****       switch (rtDW->z_ctrlMod) {
 4288              		.loc 1 2272 7 is_stmt 1 view .LVU1540
2273:Src/BLDC_controller.c ****        case 1:
 4289              		.loc 1 2273 7 view .LVU1541
2273:Src/BLDC_controller.c ****        case 1:
 4290              		.loc 1 2273 19 is_stmt 0 view .LVU1542
 4291 0b0e 94F89920 		ldrb	r2, [r4, #153]	@ zero_extendqisi2
2273:Src/BLDC_controller.c ****        case 1:
 4292              		.loc 1 2273 7 view .LVU1543
 4293 0b12 022A     		cmp	r2, #2
 4294 0b14 2BD0     		beq	.L279
 4295 0b16 032A     		cmp	r2, #3
 4296 0b18 0AD0     		beq	.L280
 4297 0b1a 012A     		cmp	r2, #1
 4298 0b1c 3BD0     		beq	.L459
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4299              		.loc 1 2287 7 is_stmt 1 view .LVU1544
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4300              		.loc 1 2287 42 is_stmt 0 view .LVU1545
 4301 0b1e FF23     		movs	r3, #255
 4302 0b20 84F89630 		strb	r3, [r4, #150]
2288:Src/BLDC_controller.c ****        case 0:
 4303              		.loc 1 2288 7 is_stmt 1 view .LVU1546
 4304              	.LVL408:
 4305              	.L289:
2395:Src/BLDC_controller.c **** 
 4306              		.loc 1 2395 7 view .LVU1547
2395:Src/BLDC_controller.c **** 
 4307              		.loc 1 2395 35 is_stmt 0 view .LVU1548
 4308 0b24 B4F86430 		ldrh	r3, [r4, #100]
2395:Src/BLDC_controller.c **** 
 4309              		.loc 1 2395 21 view .LVU1549
 4310 0b28 5B42     		rsbs	r3, r3, #0
2395:Src/BLDC_controller.c **** 
 4311              		.loc 1 2395 19 view .LVU1550
 4312 0b2a A4F86A30 		strh	r3, [r4, #106]	@ movhi
 4313 0b2e 98E6     		b	.L265
 4314              	.LVL409:
 4315              	.L280:
2283:Src/BLDC_controller.c ****         break;
 4316              		.loc 1 2283 9 is_stmt 1 view .LVU1551
2284:Src/BLDC_controller.c ****       }
 4317              		.loc 1 2284 9 view .LVU1552
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4318              		.loc 1 2287 7 view .LVU1553
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 137


 4319              		.loc 1 2287 42 is_stmt 0 view .LVU1554
 4320 0b30 0223     		movs	r3, #2
 4321 0b32 84F89630 		strb	r3, [r4, #150]
2288:Src/BLDC_controller.c ****        case 0:
 4322              		.loc 1 2288 7 is_stmt 1 view .LVU1555
2362:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
 4323              		.loc 1 2362 9 view .LVU1556
2362:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
 4324              		.loc 1 2362 12 is_stmt 0 view .LVU1557
 4325 0b36 9942     		cmp	r1, r3
 4326 0b38 72D1     		bne	.L460
 4327              	.LVL410:
 4328              	.L284:
2382:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4329              		.loc 1 2382 9 is_stmt 1 view .LVU1558
2382:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4330              		.loc 1 2382 39 is_stmt 0 view .LVU1559
 4331 0b3a B5F8DA00 		ldrh	r0, [r5, #218]
2382:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4332              		.loc 1 2382 47 view .LVU1560
 4333 0b3e 079B     		ldr	r3, [sp, #28]
 4334 0b40 C01A     		subs	r0, r0, r3
2382:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4335              		.loc 1 2382 9 view .LVU1561
 4336 0b42 B4F96030 		ldrsh	r3, [r4, #96]
 4337 0b46 B5F8E420 		ldrh	r2, [r5, #228]
 4338 0b4a B5F8F610 		ldrh	r1, [r5, #246]
 4339 0b4e 04F1140C 		add	ip, r4, #20
 4340 0b52 CDF808C0 		str	ip, [sp, #8]
 4341 0b56 04F16C0C 		add	ip, r4, #108
 4342 0b5a CDF804C0 		str	ip, [sp, #4]
 4343 0b5e 4FF0000C 		mov	ip, #0
 4344 0b62 CDF800C0 		str	ip, [sp]
 4345 0b66 00B2     		sxth	r0, r0
 4346 0b68 FFF7FEFF 		bl	I_backCalc_fixdt
 4347              	.LVL411:
2389:Src/BLDC_controller.c ****       }
 4348              		.loc 1 2389 9 is_stmt 1 view .LVU1562
 4349 0b6c DAE7     		b	.L289
 4350              	.LVL412:
 4351              	.L279:
2279:Src/BLDC_controller.c ****         break;
 4352              		.loc 1 2279 9 view .LVU1563
2280:Src/BLDC_controller.c **** 
 4353              		.loc 1 2280 9 view .LVU1564
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4354              		.loc 1 2287 7 view .LVU1565
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4355              		.loc 1 2287 42 is_stmt 0 view .LVU1566
 4356 0b6e 0122     		movs	r2, #1
 4357 0b70 84F89620 		strb	r2, [r4, #150]
2288:Src/BLDC_controller.c ****        case 0:
 4358              		.loc 1 2288 7 is_stmt 1 view .LVU1567
2340:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4359              		.loc 1 2340 9 view .LVU1568
2340:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4360              		.loc 1 2340 37 is_stmt 0 view .LVU1569
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 138


 4361 0b74 B4F95220 		ldrsh	r2, [r4, #82]
2340:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4362              		.loc 1 2340 12 view .LVU1570
 4363 0b78 9045     		cmp	r8, r2
 4364 0b7a 02DB     		blt	.L285
2342:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
 4365              		.loc 1 2342 16 is_stmt 1 view .LVU1571
2342:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
 4366              		.loc 1 2342 19 is_stmt 0 view .LVU1572
 4367 0b7c 9342     		cmp	r3, r2
 4368 0b7e 4DDD     		ble	.L398
2344:Src/BLDC_controller.c ****         } else {
 4369              		.loc 1 2344 27 view .LVU1573
 4370 0b80 9846     		mov	r8, r3
 4371              	.L285:
 4372              	.LVL413:
2355:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4373              		.loc 1 2355 9 is_stmt 1 view .LVU1574
2355:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4374              		.loc 1 2355 77 is_stmt 0 view .LVU1575
 4375 0b82 93B2     		uxth	r3, r2
2355:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4376              		.loc 1 2355 51 view .LVU1576
 4377 0b84 A8EB0303 		sub	r3, r8, r3
2355:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4378              		.loc 1 2355 25 view .LVU1577
 4379 0b88 1BB2     		sxth	r3, r3
2356:Src/BLDC_controller.c **** 
 4380              		.loc 1 2356 16 view .LVU1578
 4381 0b8a B5F8F220 		ldrh	r2, [r5, #242]
2356:Src/BLDC_controller.c **** 
 4382              		.loc 1 2356 11 view .LVU1579
 4383 0b8e 02FB03F3 		mul	r3, r2, r3
2355:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4384              		.loc 1 2355 23 view .LVU1580
 4385 0b92 6364     		str	r3, [r4, #68]
2359:Src/BLDC_controller.c **** 
 4386              		.loc 1 2359 9 is_stmt 1 view .LVU1581
 4387 0b94 C6E7     		b	.L289
 4388              	.LVL414:
 4389              	.L459:
2275:Src/BLDC_controller.c ****         break;
 4390              		.loc 1 2275 9 view .LVU1582
2276:Src/BLDC_controller.c **** 
 4391              		.loc 1 2276 9 view .LVU1583
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4392              		.loc 1 2287 7 view .LVU1584
2287:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4393              		.loc 1 2287 42 is_stmt 0 view .LVU1585
 4394 0b96 0023     		movs	r3, #0
 4395 0b98 84F89630 		strb	r3, [r4, #150]
2288:Src/BLDC_controller.c ****        case 0:
 4396              		.loc 1 2288 7 is_stmt 1 view .LVU1586
2290:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
 4397              		.loc 1 2290 9 view .LVU1587
2290:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
 4398              		.loc 1 2290 12 is_stmt 0 view .LVU1588
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 139


 4399 0b9c 89BB     		cbnz	r1, .L461
 4400              	.LVL415:
 4401              	.L288:
2315:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4402              		.loc 1 2315 9 is_stmt 1 view .LVU1589
2315:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4403              		.loc 1 2315 40 is_stmt 0 view .LVU1590
 4404 0b9e B4F86630 		ldrh	r3, [r4, #102]
2315:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4405              		.loc 1 2315 58 view .LVU1591
 4406 0ba2 B4F87800 		ldrh	r0, [r4, #120]
2315:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4407              		.loc 1 2315 52 view .LVU1592
 4408 0ba6 181A     		subs	r0, r3, r0
2315:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4409              		.loc 1 2315 9 view .LVU1593
 4410 0ba8 B4F97630 		ldrsh	r3, [r4, #118]
 4411 0bac B5F8E420 		ldrh	r2, [r5, #228]
 4412 0bb0 B5F8F210 		ldrh	r1, [r5, #242]
 4413 0bb4 04F1240C 		add	ip, r4, #36
 4414 0bb8 CDF808C0 		str	ip, [sp, #8]
 4415 0bbc 04F1700C 		add	ip, r4, #112
 4416 0bc0 CDF804C0 		str	ip, [sp, #4]
 4417 0bc4 4FF00008 		mov	r8, #0
 4418 0bc8 CDF80080 		str	r8, [sp]
 4419 0bcc 00B2     		sxth	r0, r0
 4420 0bce FFF7FEFF 		bl	I_backCalc_fixdt
 4421              	.LVL416:
2322:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4422              		.loc 1 2322 9 is_stmt 1 view .LVU1594
2322:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4423              		.loc 1 2322 39 is_stmt 0 view .LVU1595
 4424 0bd2 B5F8DA00 		ldrh	r0, [r5, #218]
2322:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4425              		.loc 1 2322 47 view .LVU1596
 4426 0bd6 079B     		ldr	r3, [sp, #28]
 4427 0bd8 C01A     		subs	r0, r0, r3
2322:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4428              		.loc 1 2322 9 view .LVU1597
 4429 0bda B4F97630 		ldrsh	r3, [r4, #118]
 4430 0bde B5F8E420 		ldrh	r2, [r5, #228]
 4431 0be2 B5F8F610 		ldrh	r1, [r5, #246]
 4432 0be6 04F11C0C 		add	ip, r4, #28
 4433 0bea CDF808C0 		str	ip, [sp, #8]
 4434 0bee 04F16E0C 		add	ip, r4, #110
 4435 0bf2 CDF804C0 		str	ip, [sp, #4]
 4436 0bf6 CDF80080 		str	r8, [sp]
 4437 0bfa 00B2     		sxth	r0, r0
 4438 0bfc FFF7FEFF 		bl	I_backCalc_fixdt
 4439              	.LVL417:
2329:Src/BLDC_controller.c **** 
 4440              		.loc 1 2329 9 is_stmt 1 view .LVU1598
 4441 0c00 90E7     		b	.L289
 4442              	.LVL418:
 4443              	.L461:
2298:Src/BLDC_controller.c **** 
 4444              		.loc 1 2298 11 view .LVU1599
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 140


 4445 0c02 4FF07A71 		mov	r1, #65536000
 4446              	.LVL419:
2298:Src/BLDC_controller.c **** 
 4447              		.loc 1 2298 11 is_stmt 0 view .LVU1600
 4448 0c06 04F12400 		add	r0, r4, #36
 4449 0c0a FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4450              	.LVL420:
2303:Src/BLDC_controller.c **** 
 4451              		.loc 1 2303 11 is_stmt 1 view .LVU1601
 4452 0c0e 4FF07A71 		mov	r1, #65536000
 4453 0c12 04F11C00 		add	r0, r4, #28
 4454 0c16 FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4455              	.LVL421:
 4456 0c1a C0E7     		b	.L288
 4457              	.LVL422:
 4458              	.L398:
2346:Src/BLDC_controller.c ****         }
 4459              		.loc 1 2346 27 is_stmt 0 view .LVU1602
 4460 0c1c 9046     		mov	r8, r2
 4461 0c1e B0E7     		b	.L285
 4462              	.LVL423:
 4463              	.L460:
2370:Src/BLDC_controller.c **** 
 4464              		.loc 1 2370 11 is_stmt 1 view .LVU1603
 4465 0c20 4FF06171 		mov	r1, #58982400
 4466              	.LVL424:
2370:Src/BLDC_controller.c **** 
 4467              		.loc 1 2370 11 is_stmt 0 view .LVU1604
 4468 0c24 04F11400 		add	r0, r4, #20
 4469 0c28 FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4470              	.LVL425:
 4471 0c2c 85E7     		b	.L284
 4472              	.LVL426:
 4473              	.L266:
2403:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4474              		.loc 1 2403 5 is_stmt 1 view .LVU1605
2403:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4475              		.loc 1 2403 13 is_stmt 0 view .LVU1606
 4476 0c2e 94F8A530 		ldrb	r3, [r4, #165]	@ zero_extendqisi2
2403:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4477              		.loc 1 2403 8 view .LVU1607
 4478 0c32 002B     		cmp	r3, #0
 4479 0c34 3FF415AE 		beq	.L265
2408:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4480              		.loc 1 2408 7 is_stmt 1 view .LVU1608
2408:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4481              		.loc 1 2408 18 is_stmt 0 view .LVU1609
 4482 0c38 94F99220 		ldrsb	r2, [r4, #146]
 4483              	.LVL427:
2409:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
 4484              		.loc 1 2409 7 is_stmt 1 view .LVU1610
2410:Src/BLDC_controller.c ****         UnitDelay3 = 0;
 4485              		.loc 1 2410 7 view .LVU1611
2410:Src/BLDC_controller.c ****         UnitDelay3 = 0;
 4486              		.loc 1 2410 14 is_stmt 0 view .LVU1612
 4487 0c3c 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
2410:Src/BLDC_controller.c ****         UnitDelay3 = 0;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 141


 4488              		.loc 1 2410 10 view .LVU1613
 4489 0c40 022B     		cmp	r3, #2
 4490 0c42 20D0     		beq	.L399
2409:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
 4491              		.loc 1 2409 18 view .LVU1614
 4492 0c44 4FF0FF33 		mov	r3, #-1
 4493              	.L290:
 4494              	.LVL428:
2414:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4495              		.loc 1 2414 7 is_stmt 1 view .LVU1615
2414:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4496              		.loc 1 2414 35 is_stmt 0 view .LVU1616
 4497 0c48 84F89230 		strb	r3, [r4, #146]
2415:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4498              		.loc 1 2415 7 is_stmt 1 view .LVU1617
2415:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4499              		.loc 1 2415 10 is_stmt 0 view .LVU1618
 4500 0c4c 9342     		cmp	r3, r2
 4501 0c4e 05D0     		beq	.L291
2415:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4502              		.loc 1 2415 38 discriminator 1 view .LVU1619
 4503 0c50 22B9     		cbnz	r2, .L291
2417:Src/BLDC_controller.c **** 
 4504              		.loc 1 2417 9 is_stmt 1 view .LVU1620
2417:Src/BLDC_controller.c **** 
 4505              		.loc 1 2417 42 is_stmt 0 view .LVU1621
 4506 0c52 FF22     		movs	r2, #255
 4507              	.LVL429:
2417:Src/BLDC_controller.c **** 
 4508              		.loc 1 2417 42 view .LVU1622
 4509 0c54 84F89320 		strb	r2, [r4, #147]
2420:Src/BLDC_controller.c ****       }
 4510              		.loc 1 2420 9 is_stmt 1 view .LVU1623
2420:Src/BLDC_controller.c ****       }
 4511              		.loc 1 2420 37 is_stmt 0 view .LVU1624
 4512 0c58 84F89420 		strb	r2, [r4, #148]
 4513              	.L291:
2423:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
 4514              		.loc 1 2423 7 is_stmt 1 view .LVU1625
2423:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
 4515              		.loc 1 2423 10 is_stmt 0 view .LVU1626
 4516 0c5c 002B     		cmp	r3, #0
 4517 0c5e 7FF400AE 		bne	.L265
2434:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
 4518              		.loc 1 2434 9 is_stmt 1 view .LVU1627
2434:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
 4519              		.loc 1 2434 20 is_stmt 0 view .LVU1628
 4520 0c62 94F99310 		ldrsb	r1, [r4, #147]
 4521              	.LVL430:
2435:Src/BLDC_controller.c ****          case 1:
 4522              		.loc 1 2435 9 is_stmt 1 view .LVU1629
2435:Src/BLDC_controller.c ****          case 1:
 4523              		.loc 1 2435 21 is_stmt 0 view .LVU1630
 4524 0c66 94F89920 		ldrb	r2, [r4, #153]	@ zero_extendqisi2
2435:Src/BLDC_controller.c ****          case 1:
 4525              		.loc 1 2435 9 view .LVU1631
 4526 0c6a 022A     		cmp	r2, #2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 142


 4527 0c6c 31D0     		beq	.L292
 4528 0c6e 032A     		cmp	r2, #3
 4529 0c70 0BD0     		beq	.L293
 4530 0c72 012A     		cmp	r2, #1
 4531 0c74 4BD0     		beq	.L294
2448:Src/BLDC_controller.c ****           break;
 4532              		.loc 1 2448 11 is_stmt 1 view .LVU1632
 4533              	.LVL431:
2449:Src/BLDC_controller.c ****         }
 4534              		.loc 1 2449 11 view .LVU1633
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4535              		.loc 1 2452 9 view .LVU1634
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4536              		.loc 1 2452 42 is_stmt 0 view .LVU1635
 4537 0c76 0323     		movs	r3, #3
 4538 0c78 84F89330 		strb	r3, [r4, #147]
2453:Src/BLDC_controller.c ****          case 0:
 4539              		.loc 1 2453 9 is_stmt 1 view .LVU1636
 4540              	.LVL432:
 4541              	.L295:
2688:Src/BLDC_controller.c **** 
 4542              		.loc 1 2688 11 view .LVU1637
2688:Src/BLDC_controller.c **** 
 4543              		.loc 1 2688 29 is_stmt 0 view .LVU1638
 4544 0c7c B4F97430 		ldrsh	r3, [r4, #116]
2688:Src/BLDC_controller.c **** 
 4545              		.loc 1 2688 23 view .LVU1639
 4546 0c80 A4F85830 		strh	r3, [r4, #88]	@ movhi
2691:Src/BLDC_controller.c ****         }
 4547              		.loc 1 2691 11 is_stmt 1 view .LVU1640
 4548 0c84 CFE0     		b	.L298
 4549              	.LVL433:
 4550              	.L399:
2411:Src/BLDC_controller.c ****       }
 4551              		.loc 1 2411 20 is_stmt 0 view .LVU1641
 4552 0c86 0023     		movs	r3, #0
 4553 0c88 DEE7     		b	.L290
 4554              	.LVL434:
 4555              	.L293:
2444:Src/BLDC_controller.c ****           break;
 4556              		.loc 1 2444 11 is_stmt 1 view .LVU1642
2445:Src/BLDC_controller.c **** 
 4557              		.loc 1 2445 11 view .LVU1643
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4558              		.loc 1 2452 9 view .LVU1644
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4559              		.loc 1 2452 42 is_stmt 0 view .LVU1645
 4560 0c8a 0223     		movs	r3, #2
 4561 0c8c 84F89330 		strb	r3, [r4, #147]
2453:Src/BLDC_controller.c ****          case 0:
 4562              		.loc 1 2453 9 is_stmt 1 view .LVU1646
 4563              	.LVL435:
 4564              	.L296:
2602:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
 4565              		.loc 1 2602 11 view .LVU1647
2602:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
 4566              		.loc 1 2602 14 is_stmt 0 view .LVU1648
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 143


 4567 0c90 8B42     		cmp	r3, r1
 4568 0c92 40F0EA80 		bne	.L462
 4569              	.LVL436:
 4570              	.L315:
2621:Src/BLDC_controller.c **** 
 4571              		.loc 1 2621 11 is_stmt 1 view .LVU1649
2621:Src/BLDC_controller.c **** 
 4572              		.loc 1 2621 42 is_stmt 0 view .LVU1650
 4573 0c96 B4F96C80 		ldrsh	r8, [r4, #108]
 4574 0c9a 1FFA88F3 		uxth	r3, r8
2621:Src/BLDC_controller.c **** 
 4575              		.loc 1 2621 28 view .LVU1651
 4576 0c9e 5B42     		rsbs	r3, r3, #0
2621:Src/BLDC_controller.c **** 
 4577              		.loc 1 2621 26 view .LVU1652
 4578 0ca0 1BB2     		sxth	r3, r3
 4579              	.LVL437:
2628:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4580              		.loc 1 2628 11 is_stmt 1 view .LVU1653
2628:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4581              		.loc 1 2628 19 is_stmt 0 view .LVU1654
 4582 0ca2 B4F97420 		ldrsh	r2, [r4, #116]
2628:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4583              		.loc 1 2628 34 view .LVU1655
 4584 0ca6 B4F96600 		ldrsh	r0, [r4, #102]
2628:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4585              		.loc 1 2628 14 view .LVU1656
 4586 0caa 8242     		cmp	r2, r0
 4587 0cac 04DC     		bgt	.L316
2630:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4588              		.loc 1 2630 18 is_stmt 1 view .LVU1657
2630:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4589              		.loc 1 2630 41 is_stmt 0 view .LVU1658
 4590 0cae B4F96800 		ldrsh	r0, [r4, #104]
2630:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4591              		.loc 1 2630 21 view .LVU1659
 4592 0cb2 8242     		cmp	r2, r0
 4593 0cb4 00DB     		blt	.L316
2634:Src/BLDC_controller.c ****           }
 4594              		.loc 1 2634 29 view .LVU1660
 4595 0cb6 1046     		mov	r0, r2
 4596              	.L316:
 4597              	.LVL438:
2640:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4598              		.loc 1 2640 11 is_stmt 1 view .LVU1661
2640:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4599              		.loc 1 2640 65 is_stmt 0 view .LVU1662
 4600 0cb8 B4F95220 		ldrsh	r2, [r4, #82]
2640:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4601              		.loc 1 2640 21 view .LVU1663
 4602 0cbc 801A     		subs	r0, r0, r2
 4603              	.LVL439:
2641:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4604              		.loc 1 2641 11 is_stmt 1 view .LVU1664
2641:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4605              		.loc 1 2641 14 is_stmt 0 view .LVU1665
 4606 0cbe B0F5004F 		cmp	r0, #32768
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 144


 4607 0cc2 80F2D680 		bge	.L404
2644:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4608              		.loc 1 2644 13 is_stmt 1 view .LVU1666
2644:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4609              		.loc 1 2644 16 is_stmt 0 view .LVU1667
 4610 0cc6 10F5004F 		cmn	r0, #32768
 4611 0cca 80F2D480 		bge	.L317
2645:Src/BLDC_controller.c ****             }
 4612              		.loc 1 2645 25 view .LVU1668
 4613 0cce 4548     		ldr	r0, .L474+4
 4614              	.LVL440:
2645:Src/BLDC_controller.c ****             }
 4615              		.loc 1 2645 25 view .LVU1669
 4616 0cd0 D1E0     		b	.L317
 4617              	.LVL441:
 4618              	.L292:
2440:Src/BLDC_controller.c ****           break;
 4619              		.loc 1 2440 11 is_stmt 1 view .LVU1670
2441:Src/BLDC_controller.c **** 
 4620              		.loc 1 2441 11 view .LVU1671
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4621              		.loc 1 2452 9 view .LVU1672
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4622              		.loc 1 2452 42 is_stmt 0 view .LVU1673
 4623 0cd2 0123     		movs	r3, #1
 4624 0cd4 84F89330 		strb	r3, [r4, #147]
2453:Src/BLDC_controller.c ****          case 0:
 4625              		.loc 1 2453 9 is_stmt 1 view .LVU1674
 4626              	.LVL442:
 4627              	.L297:
2508:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
 4628              		.loc 1 2508 11 view .LVU1675
2508:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
 4629              		.loc 1 2508 14 is_stmt 0 view .LVU1676
 4630 0cd8 8B42     		cmp	r3, r1
 4631 0cda 54D1     		bne	.L463
 4632              	.LVL443:
 4633              	.L306:
2529:Src/BLDC_controller.c **** 
 4634              		.loc 1 2529 11 is_stmt 1 view .LVU1677
2529:Src/BLDC_controller.c **** 
 4635              		.loc 1 2529 41 is_stmt 0 view .LVU1678
 4636 0cdc B5F90800 		ldrsh	r0, [r5, #8]
2529:Src/BLDC_controller.c **** 
 4637              		.loc 1 2529 58 view .LVU1679
 4638 0ce0 0001     		lsls	r0, r0, #4
2529:Src/BLDC_controller.c **** 
 4639              		.loc 1 2529 26 view .LVU1680
 4640 0ce2 00B2     		sxth	r0, r0
 4641              	.LVL444:
2536:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4642              		.loc 1 2536 11 is_stmt 1 view .LVU1681
2536:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4643              		.loc 1 2536 18 is_stmt 0 view .LVU1682
 4644 0ce4 95F8FC30 		ldrb	r3, [r5, #252]	@ zero_extendqisi2
2536:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4645              		.loc 1 2536 14 view .LVU1683
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 145


 4646 0ce8 002B     		cmp	r3, #0
 4647 0cea 63D0     		beq	.L307
2536:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4648              		.loc 1 2536 36 discriminator 1 view .LVU1684
 4649 0cec 0028     		cmp	r0, #0
 4650 0cee 61D0     		beq	.L307
2540:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
 4651              		.loc 1 2540 13 is_stmt 1 view .LVU1685
2540:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
 4652              		.loc 1 2540 16 is_stmt 0 view .LVU1686
 4653 0cf0 0028     		cmp	r0, #0
 4654 0cf2 4FDD     		ble	.L308
2541:Src/BLDC_controller.c **** 
 4655              		.loc 1 2541 15 is_stmt 1 view .LVU1687
2541:Src/BLDC_controller.c **** 
 4656              		.loc 1 2541 56 is_stmt 0 view .LVU1688
 4657 0cf4 B4F96020 		ldrsh	r2, [r4, #96]
2541:Src/BLDC_controller.c **** 
 4658              		.loc 1 2541 50 view .LVU1689
 4659 0cf8 ADF84820 		strh	r2, [sp, #72]	@ movhi
2544:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4660              		.loc 1 2544 15 is_stmt 1 view .LVU1690
2544:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4661              		.loc 1 2544 23 is_stmt 0 view .LVU1691
 4662 0cfc B4F97410 		ldrsh	r1, [r4, #116]
2544:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4663              		.loc 1 2544 38 view .LVU1692
 4664 0d00 B4F96220 		ldrsh	r2, [r4, #98]
2544:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4665              		.loc 1 2544 18 view .LVU1693
 4666 0d04 9142     		cmp	r1, r2
 4667 0d06 42DD     		ble	.L309
2545:Src/BLDC_controller.c ****               } else {
 4668              		.loc 1 2545 17 is_stmt 1 view .LVU1694
2545:Src/BLDC_controller.c ****               } else {
 4669              		.loc 1 2545 52 is_stmt 0 view .LVU1695
 4670 0d08 ADF84A10 		strh	r1, [sp, #74]	@ movhi
 4671 0d0c 5AE0     		b	.L310
 4672              	.LVL445:
 4673              	.L294:
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4674              		.loc 1 2452 9 is_stmt 1 view .LVU1696
2452:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4675              		.loc 1 2452 42 is_stmt 0 view .LVU1697
 4676 0d0e 84F89330 		strb	r3, [r4, #147]
2453:Src/BLDC_controller.c ****          case 0:
 4677              		.loc 1 2453 9 is_stmt 1 view .LVU1698
 4678 0d12 032B     		cmp	r3, #3
 4679 0d14 00F28780 		bhi	.L298
 4680 0d18 01A2     		adr	r2, .L299
 4681 0d1a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4682 0d1e 00BF     		.p2align 2
 4683              	.L299:
 4684 0d20 310D0000 		.word	.L300+1
 4685 0d24 D90C0000 		.word	.L297+1
 4686 0d28 910C0000 		.word	.L296+1
 4687 0d2c 7D0C0000 		.word	.L295+1
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 146


 4688              		.p2align 1
 4689              	.L300:
2459:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4690              		.loc 1 2459 11 view .LVU1699
2459:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4691              		.loc 1 2459 19 is_stmt 0 view .LVU1700
 4692 0d30 B4F97620 		ldrsh	r2, [r4, #118]
2459:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4693              		.loc 1 2459 32 view .LVU1701
 4694 0d34 B4F97030 		ldrsh	r3, [r4, #112]
 4695              	.LVL446:
2459:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4696              		.loc 1 2459 14 view .LVU1702
 4697 0d38 9A42     		cmp	r2, r3
 4698 0d3a 00DA     		bge	.L301
2460:Src/BLDC_controller.c ****           } else {
 4699              		.loc 1 2460 33 view .LVU1703
 4700 0d3c 1346     		mov	r3, r2
 4701              	.L301:
 4702              	.LVL447:
2465:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4703              		.loc 1 2465 11 is_stmt 1 view .LVU1704
2465:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4704              		.loc 1 2465 43 is_stmt 0 view .LVU1705
 4705 0d3e B4F96E20 		ldrsh	r2, [r4, #110]
2465:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4706              		.loc 1 2465 14 view .LVU1706
 4707 0d42 9A42     		cmp	r2, r3
 4708 0d44 00DD     		ble	.L302
 4709 0d46 1A46     		mov	r2, r3
 4710              	.L302:
 4711              	.LVL448:
2472:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4712              		.loc 1 2472 11 is_stmt 1 view .LVU1707
2472:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4713              		.loc 1 2472 19 is_stmt 0 view .LVU1708
 4714 0d48 B4F97430 		ldrsh	r3, [r4, #116]
2472:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4715              		.loc 1 2472 14 view .LVU1709
 4716 0d4c 002B     		cmp	r3, #0
 4717 0d4e 0DDB     		blt	.L400
2475:Src/BLDC_controller.c ****           }
 4718              		.loc 1 2475 13 is_stmt 1 view .LVU1710
2475:Src/BLDC_controller.c ****           }
 4719              		.loc 1 2475 29 is_stmt 0 view .LVU1711
 4720 0d50 002B     		cmp	r3, #0
 4721 0d52 D4BF     		ite	le
 4722 0d54 0023     		movle	r3, #0
 4723 0d56 0123     		movgt	r3, #1
 4724              	.LVL449:
 4725              	.L303:
2481:Src/BLDC_controller.c **** 
 4726              		.loc 1 2481 11 is_stmt 1 view .LVU1712
2481:Src/BLDC_controller.c **** 
 4727              		.loc 1 2481 58 is_stmt 0 view .LVU1713
 4728 0d58 02FB03F3 		mul	r3, r2, r3
 4729              	.LVL450:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 147


2481:Src/BLDC_controller.c **** 
 4730              		.loc 1 2481 26 view .LVU1714
 4731 0d5c 1BB2     		sxth	r3, r3
 4732              	.LVL451:
2488:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4733              		.loc 1 2488 11 is_stmt 1 view .LVU1715
2488:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4734              		.loc 1 2488 36 is_stmt 0 view .LVU1716
 4735 0d5e B4F96020 		ldrsh	r2, [r4, #96]
 4736              	.LVL452:
2488:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4737              		.loc 1 2488 14 view .LVU1717
 4738 0d62 9A42     		cmp	r2, r3
 4739 0d64 05DA     		bge	.L304
2490:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
 4740              		.loc 1 2490 13 is_stmt 1 view .LVU1718
2490:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
 4741              		.loc 1 2490 25 is_stmt 0 view .LVU1719
 4742 0d66 A4F85820 		strh	r2, [r4, #88]	@ movhi
 4743 0d6a 5CE0     		b	.L298
 4744              	.LVL453:
 4745              	.L400:
2473:Src/BLDC_controller.c ****           } else {
 4746              		.loc 1 2473 29 view .LVU1720
 4747 0d6c 4FF0FF33 		mov	r3, #-1
 4748 0d70 F2E7     		b	.L303
 4749              	.LVL454:
 4750              	.L304:
2491:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
 4751              		.loc 1 2491 18 is_stmt 1 view .LVU1721
2491:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
 4752              		.loc 1 2491 43 is_stmt 0 view .LVU1722
 4753 0d72 B4F96220 		ldrsh	r2, [r4, #98]
2491:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
 4754              		.loc 1 2491 21 view .LVU1723
 4755 0d76 9A42     		cmp	r2, r3
 4756 0d78 02DD     		ble	.L305
2495:Src/BLDC_controller.c ****           } else {
 4757              		.loc 1 2495 13 is_stmt 1 view .LVU1724
2495:Src/BLDC_controller.c ****           } else {
 4758              		.loc 1 2495 25 is_stmt 0 view .LVU1725
 4759 0d7a A4F85820 		strh	r2, [r4, #88]	@ movhi
 4760 0d7e 52E0     		b	.L298
 4761              	.L305:
2500:Src/BLDC_controller.c ****           }
 4762              		.loc 1 2500 13 is_stmt 1 view .LVU1726
2500:Src/BLDC_controller.c ****           }
 4763              		.loc 1 2500 25 is_stmt 0 view .LVU1727
 4764 0d80 A4F85830 		strh	r3, [r4, #88]	@ movhi
 4765 0d84 4FE0     		b	.L298
 4766              	.LVL455:
 4767              	.L463:
2516:Src/BLDC_controller.c **** 
 4768              		.loc 1 2516 13 is_stmt 1 view .LVU1728
 4769 0d86 201D     		adds	r0, r4, #4
 4770 0d88 FFF7FEFF 		bl	PI_clamp_fixdt_b_Reset
 4771              	.LVL456:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 148


2516:Src/BLDC_controller.c **** 
 4772              		.loc 1 2516 13 is_stmt 0 view .LVU1729
 4773 0d8c A6E7     		b	.L306
 4774              	.LVL457:
 4775              	.L309:
2547:Src/BLDC_controller.c ****               }
 4776              		.loc 1 2547 17 is_stmt 1 view .LVU1730
2547:Src/BLDC_controller.c ****               }
 4777              		.loc 1 2547 52 is_stmt 0 view .LVU1731
 4778 0d8e ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4779 0d92 17E0     		b	.L310
 4780              	.L308:
2552:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4781              		.loc 1 2552 15 is_stmt 1 view .LVU1732
2552:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4782              		.loc 1 2552 23 is_stmt 0 view .LVU1733
 4783 0d94 B4F96010 		ldrsh	r1, [r4, #96]
2552:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4784              		.loc 1 2552 41 view .LVU1734
 4785 0d98 B4F97420 		ldrsh	r2, [r4, #116]
2552:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4786              		.loc 1 2552 18 view .LVU1735
 4787 0d9c 9142     		cmp	r1, r2
 4788 0d9e 06DA     		bge	.L311
2554:Src/BLDC_controller.c ****               } else {
 4789              		.loc 1 2554 17 is_stmt 1 view .LVU1736
2554:Src/BLDC_controller.c ****               } else {
 4790              		.loc 1 2554 52 is_stmt 0 view .LVU1737
 4791 0da0 ADF84810 		strh	r1, [sp, #72]	@ movhi
 4792              	.L312:
2559:Src/BLDC_controller.c ****             }
 4793              		.loc 1 2559 15 is_stmt 1 view .LVU1738
2559:Src/BLDC_controller.c ****             }
 4794              		.loc 1 2559 56 is_stmt 0 view .LVU1739
 4795 0da4 B4F96220 		ldrsh	r2, [r4, #98]
2559:Src/BLDC_controller.c ****             }
 4796              		.loc 1 2559 50 view .LVU1740
 4797 0da8 ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4798 0dac 0AE0     		b	.L310
 4799              	.L311:
2556:Src/BLDC_controller.c ****               }
 4800              		.loc 1 2556 17 is_stmt 1 view .LVU1741
2556:Src/BLDC_controller.c ****               }
 4801              		.loc 1 2556 52 is_stmt 0 view .LVU1742
 4802 0dae ADF84820 		strh	r2, [sp, #72]	@ movhi
 4803 0db2 F7E7     		b	.L312
 4804              	.L307:
2564:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4805              		.loc 1 2564 13 is_stmt 1 view .LVU1743
2564:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4806              		.loc 1 2564 54 is_stmt 0 view .LVU1744
 4807 0db4 B4F96020 		ldrsh	r2, [r4, #96]
2564:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4808              		.loc 1 2564 48 view .LVU1745
 4809 0db8 ADF84820 		strh	r2, [sp, #72]	@ movhi
2565:Src/BLDC_controller.c ****           }
 4810              		.loc 1 2565 13 is_stmt 1 view .LVU1746
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 149


2565:Src/BLDC_controller.c ****           }
 4811              		.loc 1 2565 54 is_stmt 0 view .LVU1747
 4812 0dbc B4F96220 		ldrsh	r2, [r4, #98]
2565:Src/BLDC_controller.c ****           }
 4813              		.loc 1 2565 48 view .LVU1748
 4814 0dc0 ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4815              	.L310:
2573:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
 4816              		.loc 1 2573 11 is_stmt 1 view .LVU1749
2573:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
 4817              		.loc 1 2573 14 is_stmt 0 view .LVU1750
 4818 0dc4 0BB9     		cbnz	r3, .L313
2574:Src/BLDC_controller.c ****           }
 4819              		.loc 1 2574 13 is_stmt 1 view .LVU1751
2574:Src/BLDC_controller.c ****           }
 4820              		.loc 1 2574 28 is_stmt 0 view .LVU1752
 4821 0dc6 B4F97400 		ldrsh	r0, [r4, #116]
 4822              	.LVL458:
 4823              	.L313:
2580:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4824              		.loc 1 2580 11 is_stmt 1 view .LVU1753
2580:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4825              		.loc 1 2580 21 is_stmt 0 view .LVU1754
 4826 0dca 0B9B     		ldr	r3, [sp, #44]
 4827 0dcc C01A     		subs	r0, r0, r3
 4828              	.LVL459:
2581:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4829              		.loc 1 2581 11 is_stmt 1 view .LVU1755
2581:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4830              		.loc 1 2581 14 is_stmt 0 view .LVU1756
 4831 0dce B0F5004F 		cmp	r0, #32768
 4832 0dd2 09DA     		bge	.L401
2584:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4833              		.loc 1 2584 13 is_stmt 1 view .LVU1757
2584:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4834              		.loc 1 2584 16 is_stmt 0 view .LVU1758
 4835 0dd4 10F5004F 		cmn	r0, #32768
 4836 0dd8 08DA     		bge	.L314
2585:Src/BLDC_controller.c ****             }
 4837              		.loc 1 2585 25 view .LVU1759
 4838 0dda 0248     		ldr	r0, .L474+4
 4839              	.LVL460:
2585:Src/BLDC_controller.c ****             }
 4840              		.loc 1 2585 25 view .LVU1760
 4841 0ddc 06E0     		b	.L314
 4842              	.L475:
 4843 0dde 00BF     		.align	2
 4844              	.L474:
 4845 0de0 00000000 		.word	rtConstP
 4846 0de4 0080FFFF 		.word	-32768
 4847              	.LVL461:
 4848              	.L401:
2582:Src/BLDC_controller.c ****           } else {
 4849              		.loc 1 2582 23 view .LVU1761
 4850 0de8 47F6FF70 		movw	r0, #32767
 4851              	.LVL462:
 4852              	.L314:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 150


2590:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
 4853              		.loc 1 2590 11 is_stmt 1 view .LVU1762
 4854 0dec B4F98C30 		ldrsh	r3, [r4, #140]
 4855 0df0 B5F8F420 		ldrh	r2, [r5, #244]
 4856 0df4 B5F8EA10 		ldrh	r1, [r5, #234]
 4857 0df8 04F1040C 		add	ip, r4, #4
 4858 0dfc CDF810C0 		str	ip, [sp, #16]
 4859 0e00 04F1580C 		add	ip, r4, #88
 4860 0e04 CDF80CC0 		str	ip, [sp, #12]
 4861 0e08 D4F844C0 		ldr	ip, [r4, #68]
 4862 0e0c CDF808C0 		str	ip, [sp, #8]
 4863 0e10 BDF94AC0 		ldrsh	ip, [sp, #74]
 4864 0e14 CDF804C0 		str	ip, [sp, #4]
 4865 0e18 BDF948C0 		ldrsh	ip, [sp, #72]
 4866 0e1c CDF800C0 		str	ip, [sp]
 4867 0e20 00B2     		sxth	r0, r0
 4868              	.LVL463:
2590:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
 4869              		.loc 1 2590 11 is_stmt 0 view .LVU1763
 4870 0e22 FFF7FEFF 		bl	PI_clamp_fixdt_l
 4871              	.LVL464:
2599:Src/BLDC_controller.c **** 
 4872              		.loc 1 2599 11 is_stmt 1 view .LVU1764
 4873              	.L298:
2703:Src/BLDC_controller.c ****         UnitDelay3 = -1;
 4874              		.loc 1 2703 9 view .LVU1765
2703:Src/BLDC_controller.c ****         UnitDelay3 = -1;
 4875              		.loc 1 2703 20 is_stmt 0 view .LVU1766
 4876 0e26 94F99430 		ldrsb	r3, [r4, #148]
 4877              	.LVL465:
2704:Src/BLDC_controller.c ****         if (rtb_LogicalOperator) {
 4878              		.loc 1 2704 9 is_stmt 1 view .LVU1767
2705:Src/BLDC_controller.c ****           UnitDelay3 = 0;
 4879              		.loc 1 2705 9 view .LVU1768
2705:Src/BLDC_controller.c ****           UnitDelay3 = 0;
 4880              		.loc 1 2705 12 is_stmt 0 view .LVU1769
 4881 0e2a 089A     		ldr	r2, [sp, #32]
 4882 0e2c 002A     		cmp	r2, #0
 4883 0e2e 43D0     		beq	.L320
2706:Src/BLDC_controller.c ****         }
 4884              		.loc 1 2706 11 is_stmt 1 view .LVU1770
 4885              	.LVL466:
2709:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4886              		.loc 1 2709 9 view .LVU1771
2709:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4887              		.loc 1 2709 37 is_stmt 0 view .LVU1772
 4888 0e30 0022     		movs	r2, #0
 4889 0e32 84F89420 		strb	r2, [r4, #148]
2710:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
 4890              		.loc 1 2710 9 is_stmt 1 view .LVU1773
2711:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
 4891              		.loc 1 2711 11 view .LVU1774
2711:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
 4892              		.loc 1 2711 14 is_stmt 0 view .LVU1775
 4893 0e36 002B     		cmp	r3, #0
 4894 0e38 42D1     		bne	.L464
 4895              	.LVL467:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 151


 4896              	.L322:
2730:Src/BLDC_controller.c **** 
 4897              		.loc 1 2730 11 is_stmt 1 view .LVU1776
2730:Src/BLDC_controller.c **** 
 4898              		.loc 1 2730 42 is_stmt 0 view .LVU1777
 4899 0e3a B4F87230 		ldrh	r3, [r4, #114]
2730:Src/BLDC_controller.c **** 
 4900              		.loc 1 2730 28 view .LVU1778
 4901 0e3e 5B42     		rsbs	r3, r3, #0
2730:Src/BLDC_controller.c **** 
 4902              		.loc 1 2730 26 view .LVU1779
 4903 0e40 1BB2     		sxth	r3, r3
 4904              	.LVL468:
2737:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4905              		.loc 1 2737 11 is_stmt 1 view .LVU1780
2737:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4906              		.loc 1 2737 36 is_stmt 0 view .LVU1781
 4907 0e42 B4F96400 		ldrsh	r0, [r4, #100]
2737:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4908              		.loc 1 2737 14 view .LVU1782
 4909 0e46 9842     		cmp	r0, r3
 4910 0e48 04DB     		blt	.L323
2740:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4911              		.loc 1 2740 13 is_stmt 1 view .LVU1783
2740:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4912              		.loc 1 2740 38 is_stmt 0 view .LVU1784
 4913 0e4a B4F96A00 		ldrsh	r0, [r4, #106]
2740:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4914              		.loc 1 2740 16 view .LVU1785
 4915 0e4e 9842     		cmp	r0, r3
 4916 0e50 00DC     		bgt	.L323
2730:Src/BLDC_controller.c **** 
 4917              		.loc 1 2730 26 view .LVU1786
 4918 0e52 1846     		mov	r0, r3
 4919              	.L323:
 4920              	.LVL469:
2749:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4921              		.loc 1 2749 11 is_stmt 1 view .LVU1787
2749:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4922              		.loc 1 2749 64 is_stmt 0 view .LVU1788
 4923 0e54 B4F95430 		ldrsh	r3, [r4, #84]
2749:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4924              		.loc 1 2749 21 view .LVU1789
 4925 0e58 C01A     		subs	r0, r0, r3
 4926              	.LVL470:
2750:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4927              		.loc 1 2750 11 is_stmt 1 view .LVU1790
2750:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4928              		.loc 1 2750 14 is_stmt 0 view .LVU1791
 4929 0e5a B0F5004F 		cmp	r0, #32768
 4930 0e5e 34DA     		bge	.L406
2753:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4931              		.loc 1 2753 13 is_stmt 1 view .LVU1792
2753:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4932              		.loc 1 2753 16 is_stmt 0 view .LVU1793
 4933 0e60 10F5004F 		cmn	r0, #32768
 4934 0e64 33DA     		bge	.L324
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 152


2754:Src/BLDC_controller.c ****             }
 4935              		.loc 1 2754 25 view .LVU1794
 4936 0e66 A448     		ldr	r0, .L476
 4937              	.LVL471:
2754:Src/BLDC_controller.c ****             }
 4938              		.loc 1 2754 25 view .LVU1795
 4939 0e68 31E0     		b	.L324
 4940              	.LVL472:
 4941              	.L462:
2610:Src/BLDC_controller.c **** 
 4942              		.loc 1 2610 13 is_stmt 1 view .LVU1796
 4943 0e6a 2046     		mov	r0, r4
 4944 0e6c FFF7FEFF 		bl	PI_clamp_fixdt_g_Reset
 4945              	.LVL473:
2610:Src/BLDC_controller.c **** 
 4946              		.loc 1 2610 13 is_stmt 0 view .LVU1797
 4947 0e70 11E7     		b	.L315
 4948              	.LVL474:
 4949              	.L404:
2642:Src/BLDC_controller.c ****           } else {
 4950              		.loc 1 2642 23 view .LVU1798
 4951 0e72 47F6FF70 		movw	r0, #32767
 4952              	.LVL475:
 4953              	.L317:
2650:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4954              		.loc 1 2650 11 is_stmt 1 view .LVU1799
2650:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4955              		.loc 1 2650 19 is_stmt 0 view .LVU1800
 4956 0e76 B4F96020 		ldrsh	r2, [r4, #96]
2650:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4957              		.loc 1 2650 14 view .LVU1801
 4958 0e7a 9045     		cmp	r8, r2
 4959 0e7c 00DD     		ble	.L318
2651:Src/BLDC_controller.c ****           } else {
 4960              		.loc 1 2651 29 view .LVU1802
 4961 0e7e 9046     		mov	r8, r2
 4962              	.L318:
 4963              	.LVL476:
2659:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4964              		.loc 1 2659 11 is_stmt 1 view .LVU1803
2659:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4965              		.loc 1 2659 38 is_stmt 0 view .LVU1804
 4966 0e80 B4F962C0 		ldrsh	ip, [r4, #98]
2659:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4967              		.loc 1 2659 14 view .LVU1805
 4968 0e84 9C45     		cmp	ip, r3
 4969 0e86 00DA     		bge	.L319
2621:Src/BLDC_controller.c **** 
 4970              		.loc 1 2621 26 view .LVU1806
 4971 0e88 9C46     		mov	ip, r3
 4972              	.L319:
 4973              	.LVL477:
2674:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
 4974              		.loc 1 2674 11 is_stmt 1 view .LVU1807
 4975 0e8a B4F98C30 		ldrsh	r3, [r4, #140]
 4976 0e8e B5F8F020 		ldrh	r2, [r5, #240]
 4977 0e92 B5F8E810 		ldrh	r1, [r5, #232]
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 153


 4978 0e96 0494     		str	r4, [sp, #16]
 4979 0e98 04F1580E 		add	lr, r4, #88
 4980 0e9c CDF80CE0 		str	lr, [sp, #12]
 4981 0ea0 4FF0000E 		mov	lr, #0
 4982 0ea4 CDF808E0 		str	lr, [sp, #8]
 4983 0ea8 CDF804C0 		str	ip, [sp, #4]
 4984 0eac CDF80080 		str	r8, [sp]
 4985 0eb0 00B2     		sxth	r0, r0
 4986              	.LVL478:
2674:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
 4987              		.loc 1 2674 11 is_stmt 0 view .LVU1808
 4988 0eb2 FFF7FEFF 		bl	PI_clamp_fixdt_k
 4989              	.LVL479:
2682:Src/BLDC_controller.c **** 
 4990              		.loc 1 2682 11 is_stmt 1 view .LVU1809
 4991 0eb6 B6E7     		b	.L298
 4992              	.LVL480:
 4993              	.L320:
2709:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4994              		.loc 1 2709 9 view .LVU1810
2709:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4995              		.loc 1 2709 37 is_stmt 0 view .LVU1811
 4996 0eb8 FF23     		movs	r3, #255
 4997              	.LVL481:
2709:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4998              		.loc 1 2709 37 view .LVU1812
 4999 0eba 84F89430 		strb	r3, [r4, #148]
 5000              	.LVL482:
2710:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
 5001              		.loc 1 2710 9 is_stmt 1 view .LVU1813
 5002 0ebe D0E4     		b	.L265
 5003              	.LVL483:
 5004              	.L464:
2719:Src/BLDC_controller.c **** 
 5005              		.loc 1 2719 13 view .LVU1814
 5006 0ec0 04F10C00 		add	r0, r4, #12
 5007 0ec4 FFF7FEFF 		bl	PI_clamp_fixdt_Reset
 5008              	.LVL484:
2719:Src/BLDC_controller.c **** 
 5009              		.loc 1 2719 13 is_stmt 0 view .LVU1815
 5010 0ec8 B7E7     		b	.L322
 5011              	.LVL485:
 5012              	.L406:
2751:Src/BLDC_controller.c ****           } else {
 5013              		.loc 1 2751 23 view .LVU1816
 5014 0eca 47F6FF70 		movw	r0, #32767
 5015              	.LVL486:
 5016              	.L324:
2759:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
 5017              		.loc 1 2759 11 is_stmt 1 view .LVU1817
 5018 0ece B5F8EE20 		ldrh	r2, [r5, #238]
 5019 0ed2 B5F8E610 		ldrh	r1, [r5, #230]
 5020 0ed6 04F10C03 		add	r3, r4, #12
 5021 0eda 0493     		str	r3, [sp, #16]
 5022 0edc 04F15A03 		add	r3, r4, #90
 5023 0ee0 0393     		str	r3, [sp, #12]
 5024 0ee2 0023     		movs	r3, #0
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 154


 5025 0ee4 0293     		str	r3, [sp, #8]
 5026 0ee6 B4F95EC0 		ldrsh	ip, [r4, #94]
 5027 0eea CDF804C0 		str	ip, [sp, #4]
 5028 0eee B4F95CC0 		ldrsh	ip, [r4, #92]
 5029 0ef2 CDF800C0 		str	ip, [sp]
 5030 0ef6 00B2     		sxth	r0, r0
 5031              	.LVL487:
2759:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
 5032              		.loc 1 2759 11 is_stmt 0 view .LVU1818
 5033 0ef8 FFF7FEFF 		bl	PI_clamp_fixdt
 5034              	.LVL488:
 5035 0efc B1E4     		b	.L265
 5036              	.LVL489:
 5037              	.L453:
2788:Src/BLDC_controller.c ****     UnitDelay3 = 0;
 5038              		.loc 1 2788 5 is_stmt 1 view .LVU1819
2788:Src/BLDC_controller.c ****     UnitDelay3 = 0;
 5039              		.loc 1 2788 20 is_stmt 0 view .LVU1820
 5040 0efe B4F95880 		ldrsh	r8, [r4, #88]
 5041              	.LVL490:
2789:Src/BLDC_controller.c ****   } else {
 5042              		.loc 1 2789 5 is_stmt 1 view .LVU1821
2789:Src/BLDC_controller.c ****   } else {
 5043              		.loc 1 2789 16 is_stmt 0 view .LVU1822
 5044 0f02 0023     		movs	r3, #0
 5045 0f04 B8E4     		b	.L326
 5046              	.LVL491:
 5047              	.L408:
2813:Src/BLDC_controller.c ****     } else {
 5048              		.loc 1 2813 17 view .LVU1823
 5049 0f06 47F6FF70 		movw	r0, #32767
 5050              	.LVL492:
 5051              	.L329:
2817:Src/BLDC_controller.c ****       }
2818:Src/BLDC_controller.c ****     }
2819:Src/BLDC_controller.c **** 
2820:Src/BLDC_controller.c ****     /* Sum: '<S58>/Sum1' incorporates:
2821:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide2'
2822:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide3'
2823:Src/BLDC_controller.c ****      */
2824:Src/BLDC_controller.c ****     rtb_Sum1_jt = (int16_T)((rtDW->Switch1 * rtDW->r_sin_M1) >> 14) + (int16_T)
 5052              		.loc 1 2824 5 is_stmt 1 view .LVU1824
 5053              		.loc 1 2824 44 is_stmt 0 view .LVU1825
 5054 0f0a 03FB02F2 		mul	r2, r3, r2
 5055              		.loc 1 2824 19 view .LVU1826
 5056 0f0e 42F38F32 		sbfx	r2, r2, #14, #16
2825:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5057              		.loc 1 2825 21 view .LVU1827
 5058 0f12 0CFB01F1 		mul	r1, ip, r1
2824:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5059              		.loc 1 2824 71 view .LVU1828
 5060 0f16 41F38F31 		sbfx	r1, r1, #14, #16
2824:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5061              		.loc 1 2824 17 view .LVU1829
 5062 0f1a 0A44     		add	r2, r2, r1
 5063              	.LVL493:
2826:Src/BLDC_controller.c ****     if (rtb_Sum1_jt > 32767) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 155


 5064              		.loc 1 2826 5 is_stmt 1 view .LVU1830
 5065              		.loc 1 2826 8 is_stmt 0 view .LVU1831
 5066 0f1c B2F5004F 		cmp	r2, #32768
 5067 0f20 04DA     		bge	.L410
2827:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
2828:Src/BLDC_controller.c ****     } else {
2829:Src/BLDC_controller.c ****       if (rtb_Sum1_jt < -32768) {
 5068              		.loc 1 2829 7 is_stmt 1 view .LVU1832
 5069              		.loc 1 2829 10 is_stmt 0 view .LVU1833
 5070 0f22 12F5004F 		cmn	r2, #32768
 5071 0f26 03DA     		bge	.L330
2830:Src/BLDC_controller.c ****         rtb_Sum1_jt = -32768;
 5072              		.loc 1 2830 21 view .LVU1834
 5073 0f28 734A     		ldr	r2, .L476
 5074              	.LVL494:
 5075              		.loc 1 2830 21 view .LVU1835
 5076 0f2a 01E0     		b	.L330
 5077              	.LVL495:
 5078              	.L410:
2827:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
 5079              		.loc 1 2827 19 view .LVU1836
 5080 0f2c 47F6FF72 		movw	r2, #32767
 5081              	.LVL496:
 5082              	.L330:
2831:Src/BLDC_controller.c ****       }
2832:Src/BLDC_controller.c ****     }
2833:Src/BLDC_controller.c **** 
2834:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain1' incorporates:
2835:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum1'
2836:Src/BLDC_controller.c ****      */
2837:Src/BLDC_controller.c ****     rtb_Sum1_jt *= 14189;
 5083              		.loc 1 2837 5 is_stmt 1 view .LVU1837
 5084              		.loc 1 2837 17 is_stmt 0 view .LVU1838
 5085 0f30 43F26D73 		movw	r3, #14189
 5086 0f34 03FB02F2 		mul	r2, r3, r2
 5087              	.LVL497:
2838:Src/BLDC_controller.c **** 
2839:Src/BLDC_controller.c ****     /* Sum: '<S57>/Sum6' incorporates:
2840:Src/BLDC_controller.c ****      *  Gain: '<S57>/Gain1'
2841:Src/BLDC_controller.c ****      *  Gain: '<S57>/Gain3'
2842:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2843:Src/BLDC_controller.c ****      */
2844:Src/BLDC_controller.c ****     rtb_Sum1_jt = (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14) -
 5088              		.loc 1 2844 5 is_stmt 1 view .LVU1839
 5089              		.loc 1 2844 46 is_stmt 0 view .LVU1840
 5090 0f38 002A     		cmp	r2, #0
 5091 0f3a 12DB     		blt	.L465
 5092 0f3c 0023     		movs	r3, #0
 5093              	.L331:
 5094              		.loc 1 2844 51 discriminator 4 view .LVU1841
 5095 0f3e 1344     		add	r3, r3, r2
2845:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5096              		.loc 1 2845 19 discriminator 4 view .LVU1842
 5097 0f40 01B2     		sxth	r1, r0
 5098              		.loc 1 2845 38 discriminator 4 view .LVU1843
 5099 0f42 C0F3C032 		ubfx	r2, r0, #15, #1
 5100              	.LVL498:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 156


 5101              		.loc 1 2845 45 discriminator 4 view .LVU1844
 5102 0f46 80B2     		uxth	r0, r0
 5103              	.LVL499:
 5104              		.loc 1 2845 43 discriminator 4 view .LVU1845
 5105 0f48 0244     		add	r2, r2, r0
 5106              		.loc 1 2845 65 discriminator 4 view .LVU1846
 5107 0f4a 42F34E02 		sbfx	r2, r2, #1, #15
2844:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5108              		.loc 1 2844 17 discriminator 4 view .LVU1847
 5109 0f4e C2EBA332 		rsb	r2, r2, r3, asr #14
 5110              	.LVL500:
2846:Src/BLDC_controller.c ****     if (rtb_Sum1_jt > 32767) {
 5111              		.loc 1 2846 5 is_stmt 1 discriminator 4 view .LVU1848
 5112              		.loc 1 2846 8 is_stmt 0 discriminator 4 view .LVU1849
 5113 0f52 B2F5004F 		cmp	r2, #32768
 5114 0f56 07DA     		bge	.L413
2847:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
2848:Src/BLDC_controller.c ****     } else {
2849:Src/BLDC_controller.c ****       if (rtb_Sum1_jt < -32768) {
 5115              		.loc 1 2849 7 is_stmt 1 view .LVU1850
 5116              		.loc 1 2849 10 is_stmt 0 view .LVU1851
 5117 0f58 12F5004F 		cmn	r2, #32768
 5118 0f5c 06DA     		bge	.L332
2850:Src/BLDC_controller.c ****         rtb_Sum1_jt = -32768;
 5119              		.loc 1 2850 21 view .LVU1852
 5120 0f5e 664A     		ldr	r2, .L476
 5121              	.LVL501:
 5122              		.loc 1 2850 21 view .LVU1853
 5123 0f60 04E0     		b	.L332
 5124              	.LVL502:
 5125              	.L465:
2844:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5126              		.loc 1 2844 46 view .LVU1854
 5127 0f62 43F6FF73 		movw	r3, #16383
 5128 0f66 EAE7     		b	.L331
 5129              	.LVL503:
 5130              	.L413:
2847:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
 5131              		.loc 1 2847 19 view .LVU1855
 5132 0f68 47F6FF72 		movw	r2, #32767
 5133              	.LVL504:
 5134              	.L332:
2851:Src/BLDC_controller.c ****       }
2852:Src/BLDC_controller.c ****     }
2853:Src/BLDC_controller.c **** 
2854:Src/BLDC_controller.c ****     /* Sum: '<S57>/Sum2' incorporates:
2855:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2856:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2857:Src/BLDC_controller.c ****      */
2858:Src/BLDC_controller.c ****     rtb_Switch1 = -(int16_T)rtb_Gain3 - (int16_T)rtb_Sum1_jt;
 5135              		.loc 1 2858 5 is_stmt 1 view .LVU1856
 5136              		.loc 1 2858 19 is_stmt 0 view .LVU1857
 5137 0f6c 4B42     		rsbs	r3, r1, #0
 5138              		.loc 1 2858 41 view .LVU1858
 5139 0f6e 12B2     		sxth	r2, r2
 5140              	.LVL505:
 5141              		.loc 1 2858 41 view .LVU1859
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 157


 5142 0f70 1046     		mov	r0, r2
 5143              		.loc 1 2858 17 view .LVU1860
 5144 0f72 9B1A     		subs	r3, r3, r2
 5145              	.LVL506:
2859:Src/BLDC_controller.c ****     if (rtb_Switch1 > 32767) {
 5146              		.loc 1 2859 5 is_stmt 1 view .LVU1861
 5147              		.loc 1 2859 8 is_stmt 0 view .LVU1862
 5148 0f74 B3F5004F 		cmp	r3, #32768
 5149 0f78 04DA     		bge	.L415
2860:Src/BLDC_controller.c ****       rtb_Switch1 = 32767;
2861:Src/BLDC_controller.c ****     } else {
2862:Src/BLDC_controller.c ****       if (rtb_Switch1 < -32768) {
 5150              		.loc 1 2862 7 is_stmt 1 view .LVU1863
 5151              		.loc 1 2862 10 is_stmt 0 view .LVU1864
 5152 0f7a 13F5004F 		cmn	r3, #32768
 5153 0f7e 03DA     		bge	.L333
2863:Src/BLDC_controller.c ****         rtb_Switch1 = -32768;
 5154              		.loc 1 2863 21 view .LVU1865
 5155 0f80 5D4B     		ldr	r3, .L476
 5156              	.LVL507:
 5157              		.loc 1 2863 21 view .LVU1866
 5158 0f82 01E0     		b	.L333
 5159              	.LVL508:
 5160              	.L415:
2860:Src/BLDC_controller.c ****       rtb_Switch1 = 32767;
 5161              		.loc 1 2860 19 view .LVU1867
 5162 0f84 47F6FF73 		movw	r3, #32767
 5163              	.LVL509:
 5164              	.L333:
2864:Src/BLDC_controller.c ****       }
2865:Src/BLDC_controller.c ****     }
2866:Src/BLDC_controller.c **** 
2867:Src/BLDC_controller.c ****     /* MinMax: '<S57>/MinMax1' incorporates:
2868:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
2869:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2870:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2871:Src/BLDC_controller.c ****      */
2872:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)rtb_Gain3;
 5165              		.loc 1 2872 5 is_stmt 1 view .LVU1868
2873:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 < (int16_T)rtb_Sum1_jt)) {
 5166              		.loc 1 2873 5 view .LVU1869
 5167              		.loc 1 2873 8 is_stmt 0 view .LVU1870
 5168 0f88 9142     		cmp	r1, r2
 5169 0f8a 13DA     		bge	.L417
2872:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 < (int16_T)rtb_Sum1_jt)) {
 5170              		.loc 1 2872 25 view .LVU1871
 5171 0f8c 8C46     		mov	ip, r1
 5172              	.L334:
 5173              	.LVL510:
2874:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)rtb_Sum1_jt;
2875:Src/BLDC_controller.c ****     }
2876:Src/BLDC_controller.c **** 
2877:Src/BLDC_controller.c ****     if (!(DataTypeConversion2 < (int16_T)rtb_Switch1)) {
 5174              		.loc 1 2877 5 is_stmt 1 view .LVU1872
 5175              		.loc 1 2877 33 is_stmt 0 view .LVU1873
 5176 0f8e 1BB2     		sxth	r3, r3
 5177              	.LVL511:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 158


 5178              		.loc 1 2877 8 view .LVU1874
 5179 0f90 6345     		cmp	r3, ip
 5180 0f92 00DC     		bgt	.L335
2878:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)rtb_Switch1;
 5181              		.loc 1 2878 27 view .LVU1875
 5182 0f94 9C46     		mov	ip, r3
 5183              	.LVL512:
 5184              	.L335:
2879:Src/BLDC_controller.c ****     }
2880:Src/BLDC_controller.c **** 
2881:Src/BLDC_controller.c ****     /* MinMax: '<S57>/MinMax2' incorporates:
2882:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
2883:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2884:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2885:Src/BLDC_controller.c ****      */
2886:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)rtb_Gain3;
 5185              		.loc 1 2886 5 is_stmt 1 view .LVU1876
2887:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 > (int16_T)rtb_Sum1_jt)) {
 5186              		.loc 1 2887 5 view .LVU1877
 5187              		.loc 1 2887 8 is_stmt 0 view .LVU1878
 5188 0f96 9142     		cmp	r1, r2
 5189 0f98 00DD     		ble	.L336
2886:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 > (int16_T)rtb_Sum1_jt)) {
 5190              		.loc 1 2886 21 view .LVU1879
 5191 0f9a 0A46     		mov	r2, r1
 5192              	.L336:
 5193              	.LVL513:
2888:Src/BLDC_controller.c ****       rtb_Saturation1 = (int16_T)rtb_Sum1_jt;
2889:Src/BLDC_controller.c ****     }
2890:Src/BLDC_controller.c **** 
2891:Src/BLDC_controller.c ****     if (!(rtb_Saturation1 > (int16_T)rtb_Switch1)) {
 5194              		.loc 1 2891 5 is_stmt 1 view .LVU1880
 5195              		.loc 1 2891 8 is_stmt 0 view .LVU1881
 5196 0f9c 9342     		cmp	r3, r2
 5197 0f9e 00DB     		blt	.L337
2892:Src/BLDC_controller.c ****       rtb_Saturation1 = (int16_T)rtb_Switch1;
 5198              		.loc 1 2892 23 view .LVU1882
 5199 0fa0 1A46     		mov	r2, r3
 5200              	.LVL514:
 5201              	.L337:
2893:Src/BLDC_controller.c ****     }
2894:Src/BLDC_controller.c **** 
2895:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add' incorporates:
2896:Src/BLDC_controller.c ****      *  MinMax: '<S57>/MinMax1'
2897:Src/BLDC_controller.c ****      *  MinMax: '<S57>/MinMax2'
2898:Src/BLDC_controller.c ****      */
2899:Src/BLDC_controller.c ****     rtb_Sum1 = DataTypeConversion2 + rtb_Saturation1;
 5202              		.loc 1 2899 5 is_stmt 1 view .LVU1883
 5203              		.loc 1 2899 14 is_stmt 0 view .LVU1884
 5204 0fa2 6244     		add	r2, r2, ip
 5205              	.LVL515:
2900:Src/BLDC_controller.c ****     if (rtb_Sum1 > 32767) {
 5206              		.loc 1 2900 5 is_stmt 1 view .LVU1885
 5207              		.loc 1 2900 8 is_stmt 0 view .LVU1886
 5208 0fa4 B2F5004F 		cmp	r2, #32768
 5209 0fa8 06DA     		bge	.L420
2901:Src/BLDC_controller.c ****       rtb_Sum1 = 32767;
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 159


2902:Src/BLDC_controller.c ****     } else {
2903:Src/BLDC_controller.c ****       if (rtb_Sum1 < -32768) {
 5210              		.loc 1 2903 7 is_stmt 1 view .LVU1887
 5211              		.loc 1 2903 10 is_stmt 0 view .LVU1888
 5212 0faa 12F5004F 		cmn	r2, #32768
 5213 0fae 05DA     		bge	.L338
2904:Src/BLDC_controller.c ****         rtb_Sum1 = -32768;
 5214              		.loc 1 2904 18 view .LVU1889
 5215 0fb0 514A     		ldr	r2, .L476
 5216              	.LVL516:
 5217              		.loc 1 2904 18 view .LVU1890
 5218 0fb2 03E0     		b	.L338
 5219              	.LVL517:
 5220              	.L417:
2874:Src/BLDC_controller.c ****     }
 5221              		.loc 1 2874 27 view .LVU1891
 5222 0fb4 9446     		mov	ip, r2
 5223 0fb6 EAE7     		b	.L334
 5224              	.LVL518:
 5225              	.L420:
2901:Src/BLDC_controller.c ****       rtb_Sum1 = 32767;
 5226              		.loc 1 2901 16 view .LVU1892
 5227 0fb8 47F6FF72 		movw	r2, #32767
 5228              	.LVL519:
 5229              	.L338:
2905:Src/BLDC_controller.c ****       }
2906:Src/BLDC_controller.c ****     }
2907:Src/BLDC_controller.c **** 
2908:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain2' incorporates:
2909:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add'
2910:Src/BLDC_controller.c ****      */
2911:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)(rtb_Sum1 >> 1);
 5230              		.loc 1 2911 5 is_stmt 1 view .LVU1893
 5231              		.loc 1 2911 16 is_stmt 0 view .LVU1894
 5232 0fbc 42F34F02 		sbfx	r2, r2, #1, #16
 5233              	.LVL520:
2912:Src/BLDC_controller.c **** 
2913:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2914:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2915:Src/BLDC_controller.c ****      */
2916:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Gain3 - rtb_Merge1;
 5234              		.loc 1 2916 5 is_stmt 1 view .LVU1895
 5235              		.loc 1 2916 15 is_stmt 0 view .LVU1896
 5236 0fc0 891A     		subs	r1, r1, r2
 5237              	.LVL521:
2917:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 5238              		.loc 1 2917 5 is_stmt 1 view .LVU1897
 5239              		.loc 1 2917 8 is_stmt 0 view .LVU1898
 5240 0fc2 B1F5004F 		cmp	r1, #32768
 5241 0fc6 04DA     		bge	.L422
2918:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2919:Src/BLDC_controller.c ****     } else {
2920:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5242              		.loc 1 2920 7 is_stmt 1 view .LVU1899
 5243              		.loc 1 2920 10 is_stmt 0 view .LVU1900
 5244 0fc8 11F5004F 		cmn	r1, #32768
 5245 0fcc 03DA     		bge	.L339
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 160


2921:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5246              		.loc 1 2921 19 view .LVU1901
 5247 0fce 4A49     		ldr	r1, .L476
 5248              	.LVL522:
 5249              		.loc 1 2921 19 view .LVU1902
 5250 0fd0 01E0     		b	.L339
 5251              	.LVL523:
 5252              	.L422:
2918:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5253              		.loc 1 2918 17 view .LVU1903
 5254 0fd2 47F6FF71 		movw	r1, #32767
 5255              	.LVL524:
 5256              	.L339:
2922:Src/BLDC_controller.c ****       }
2923:Src/BLDC_controller.c ****     }
2924:Src/BLDC_controller.c **** 
2925:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2926:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2927:Src/BLDC_controller.c ****      */
2928:Src/BLDC_controller.c ****     rtDW->Gain4_e[0] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5257              		.loc 1 2928 5 is_stmt 1 view .LVU1904
 5258              		.loc 1 2928 41 is_stmt 0 view .LVU1905
 5259 0fd6 44F6E71C 		movw	ip, #18919
 5260              	.LVL525:
 5261              		.loc 1 2928 41 view .LVU1906
 5262 0fda 0CFB01F1 		mul	r1, ip, r1
 5263              	.LVL526:
 5264              		.loc 1 2928 24 view .LVU1907
 5265 0fde 41F38F31 		sbfx	r1, r1, #14, #16
 5266              		.loc 1 2928 22 view .LVU1908
 5267 0fe2 A4F84C10 		strh	r1, [r4, #76]	@ movhi
2929:Src/BLDC_controller.c **** 
2930:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2931:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2932:Src/BLDC_controller.c ****      */
2933:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Sum1_jt - rtb_Merge1;
 5268              		.loc 1 2933 5 is_stmt 1 view .LVU1909
 5269              		.loc 1 2933 15 is_stmt 0 view .LVU1910
 5270 0fe6 801A     		subs	r0, r0, r2
 5271              	.LVL527:
2934:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 5272              		.loc 1 2934 5 is_stmt 1 view .LVU1911
 5273              		.loc 1 2934 8 is_stmt 0 view .LVU1912
 5274 0fe8 B0F5004F 		cmp	r0, #32768
 5275 0fec 04DA     		bge	.L424
2935:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2936:Src/BLDC_controller.c ****     } else {
2937:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5276              		.loc 1 2937 7 is_stmt 1 view .LVU1913
 5277              		.loc 1 2937 10 is_stmt 0 view .LVU1914
 5278 0fee 10F5004F 		cmn	r0, #32768
 5279 0ff2 03DA     		bge	.L340
2938:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5280              		.loc 1 2938 19 view .LVU1915
 5281 0ff4 4048     		ldr	r0, .L476
 5282              	.LVL528:
 5283              		.loc 1 2938 19 view .LVU1916
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 161


 5284 0ff6 01E0     		b	.L340
 5285              	.LVL529:
 5286              	.L424:
2935:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5287              		.loc 1 2935 17 view .LVU1917
 5288 0ff8 47F6FF70 		movw	r0, #32767
 5289              	.LVL530:
 5290              	.L340:
2939:Src/BLDC_controller.c ****       }
2940:Src/BLDC_controller.c ****     }
2941:Src/BLDC_controller.c **** 
2942:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2943:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2944:Src/BLDC_controller.c ****      */
2945:Src/BLDC_controller.c ****     rtDW->Gain4_e[1] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5291              		.loc 1 2945 5 is_stmt 1 view .LVU1918
 5292              		.loc 1 2945 41 is_stmt 0 view .LVU1919
 5293 0ffc 44F6E711 		movw	r1, #18919
 5294 1000 01FB00F0 		mul	r0, r1, r0
 5295              	.LVL531:
 5296              		.loc 1 2945 24 view .LVU1920
 5297 1004 40F38F30 		sbfx	r0, r0, #14, #16
 5298              		.loc 1 2945 22 view .LVU1921
 5299 1008 A4F84E00 		strh	r0, [r4, #78]	@ movhi
2946:Src/BLDC_controller.c **** 
2947:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2948:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
2949:Src/BLDC_controller.c ****      */
2950:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Switch1 - rtb_Merge1;
 5300              		.loc 1 2950 5 is_stmt 1 view .LVU1922
 5301              		.loc 1 2950 15 is_stmt 0 view .LVU1923
 5302 100c 9A1A     		subs	r2, r3, r2
 5303              	.LVL532:
2951:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 5304              		.loc 1 2951 5 is_stmt 1 view .LVU1924
 5305              		.loc 1 2951 8 is_stmt 0 view .LVU1925
 5306 100e B2F5004F 		cmp	r2, #32768
 5307 1012 04DA     		bge	.L426
2952:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2953:Src/BLDC_controller.c ****     } else {
2954:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5308              		.loc 1 2954 7 is_stmt 1 view .LVU1926
 5309              		.loc 1 2954 10 is_stmt 0 view .LVU1927
 5310 1014 12F5004F 		cmn	r2, #32768
 5311 1018 03DA     		bge	.L341
2955:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5312              		.loc 1 2955 19 view .LVU1928
 5313 101a 374A     		ldr	r2, .L476
 5314              	.LVL533:
 5315              		.loc 1 2955 19 view .LVU1929
 5316 101c 01E0     		b	.L341
 5317              	.LVL534:
 5318              	.L426:
2952:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5319              		.loc 1 2952 17 view .LVU1930
 5320 101e 47F6FF72 		movw	r2, #32767
 5321              	.LVL535:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 162


 5322              	.L341:
2956:Src/BLDC_controller.c ****       }
2957:Src/BLDC_controller.c ****     }
2958:Src/BLDC_controller.c **** 
2959:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2960:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2961:Src/BLDC_controller.c ****      */
2962:Src/BLDC_controller.c ****     rtDW->Gain4_e[2] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5323              		.loc 1 2962 5 is_stmt 1 view .LVU1931
 5324              		.loc 1 2962 41 is_stmt 0 view .LVU1932
 5325 1022 44F6E713 		movw	r3, #18919
 5326 1026 03FB02F2 		mul	r2, r3, r2
 5327              	.LVL536:
 5328              		.loc 1 2962 24 view .LVU1933
 5329 102a 42F38F32 		sbfx	r2, r2, #14, #16
 5330              		.loc 1 2962 22 view .LVU1934
 5331 102e A4F85020 		strh	r2, [r4, #80]	@ movhi
 5332              	.L328:
2963:Src/BLDC_controller.c **** 
2964:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Clarke_Park_Transform_Inverse' */
2965:Src/BLDC_controller.c ****   }
2966:Src/BLDC_controller.c **** 
2967:Src/BLDC_controller.c ****   /* End of If: '<S7>/If2' */
2968:Src/BLDC_controller.c **** 
2969:Src/BLDC_controller.c ****   /* If: '<S8>/If' incorporates:
2970:Src/BLDC_controller.c ****    *  Constant: '<S11>/vec_hallToPos'
2971:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
2972:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM2'
2973:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM3'
2974:Src/BLDC_controller.c ****    *  Inport: '<S95>/V_phaABC_FOC_in'
2975:Src/BLDC_controller.c ****    *  Logic: '<S8>/Logical Operator1'
2976:Src/BLDC_controller.c ****    *  Logic: '<S8>/Logical Operator2'
2977:Src/BLDC_controller.c ****    *  LookupNDDirect: '<S94>/z_commutMap_M1'
2978:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator1'
2979:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator2'
2980:Src/BLDC_controller.c ****    *  Selector: '<S11>/Selector'
2981:Src/BLDC_controller.c ****    *
2982:Src/BLDC_controller.c ****    * About '<S94>/z_commutMap_M1':
2983:Src/BLDC_controller.c ****    *  2-dimensional Direct Look-Up returning a Column
2984:Src/BLDC_controller.c ****    */
2985:Src/BLDC_controller.c ****   if (rtb_LogicalOperator && (rtP->z_ctrlTypSel == 2)) {
 5333              		.loc 1 2985 3 is_stmt 1 view .LVU1935
 5334              		.loc 1 2985 6 is_stmt 0 view .LVU1936
 5335 1032 089B     		ldr	r3, [sp, #32]
 5336 1034 1BB1     		cbz	r3, .L342
 5337              		.loc 1 2985 34 discriminator 1 view .LVU1937
 5338 1036 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 5339              		.loc 1 2985 27 discriminator 1 view .LVU1938
 5340 103a 022B     		cmp	r3, #2
 5341 103c 0FD0     		beq	.L466
 5342              	.L342:
2986:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/FOC_Method' incorporates:
2987:Src/BLDC_controller.c ****      *  ActionPort: '<S95>/Action Port'
2988:Src/BLDC_controller.c ****      */
2989:Src/BLDC_controller.c ****     DataTypeConversion2 = rtDW->Gain4_e[0];
2990:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
2991:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 163


2992:Src/BLDC_controller.c **** 
2993:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/FOC_Method' */
2994:Src/BLDC_controller.c ****   } else if (rtb_LogicalOperator && (rtP->z_ctrlTypSel == 1)) {
 5343              		.loc 1 2994 10 is_stmt 1 view .LVU1939
 5344              		.loc 1 2994 13 is_stmt 0 view .LVU1940
 5345 103e 089B     		ldr	r3, [sp, #32]
 5346 1040 1BB1     		cbz	r3, .L344
 5347              		.loc 1 2994 41 discriminator 1 view .LVU1941
 5348 1042 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 5349              		.loc 1 2994 34 discriminator 1 view .LVU1942
 5350 1046 012B     		cmp	r3, #1
 5351 1048 10D0     		beq	.L467
 5352              	.L344:
2995:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/SIN_Method' incorporates:
2996:Src/BLDC_controller.c ****      *  ActionPort: '<S96>/Action Port'
2997:Src/BLDC_controller.c ****      */
2998:Src/BLDC_controller.c ****     /* Switch: '<S97>/Switch_PhaAdv' incorporates:
2999:Src/BLDC_controller.c ****      *  Constant: '<S97>/b_fieldWeakEna'
3000:Src/BLDC_controller.c ****      *  Product: '<S98>/Divide2'
3001:Src/BLDC_controller.c ****      *  Product: '<S98>/Divide3'
3002:Src/BLDC_controller.c ****      *  Sum: '<S98>/Sum3'
3003:Src/BLDC_controller.c ****      */
3004:Src/BLDC_controller.c ****     if (rtP->b_fieldWeakEna) {
3005:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
3006:Src/BLDC_controller.c ****        *  Product: '<S97>/Product2'
3007:Src/BLDC_controller.c ****        */
3008:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)((int16_T)((int16_T)(rtDW->Divide3 *
3009:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
3010:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
3011:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
3012:Src/BLDC_controller.c ****     } else {
3013:Src/BLDC_controller.c ****       DataTypeConversion2 = rtb_Merge_m;
3014:Src/BLDC_controller.c ****     }
3015:Src/BLDC_controller.c **** 
3016:Src/BLDC_controller.c ****     /* End of Switch: '<S97>/Switch_PhaAdv' */
3017:Src/BLDC_controller.c **** 
3018:Src/BLDC_controller.c ****     /* PreLookup: '<S96>/a_elecAngle_XA' */
3019:Src/BLDC_controller.c ****     Sum = plook_u8s16_evencka(DataTypeConversion2, 0, 128U, 180U);
3020:Src/BLDC_controller.c **** 
3021:Src/BLDC_controller.c ****     /* Product: '<S96>/Divide2' incorporates:
3022:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaA_M1'
3023:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaB_M1'
3024:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaC_M1'
3025:Src/BLDC_controller.c ****      */
3026:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)((rtb_Saturation *
3027:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
3028:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)((rtb_Saturation *
3029:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
3030:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)((rtb_Saturation * rtConstP.r_sin3PhaC_M1_Table[Sum]) >>
3031:Src/BLDC_controller.c ****       14);
3032:Src/BLDC_controller.c **** 
3033:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/SIN_Method' */
3034:Src/BLDC_controller.c ****   } else {
3035:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/COM_Method' incorporates:
3036:Src/BLDC_controller.c ****      *  ActionPort: '<S94>/Action Port'
3037:Src/BLDC_controller.c ****      */
3038:Src/BLDC_controller.c ****     if (rtConstP.vec_hallToPos_Value[Sum] > 5) {
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 164


 5353              		.loc 1 3038 5 is_stmt 1 view .LVU1943
 5354              		.loc 1 3038 37 is_stmt 0 view .LVU1944
 5355 104a 2C4B     		ldr	r3, .L476+4
 5356 104c 5B44     		add	r3, r3, fp
 5357 104e 93F98807 		ldrsb	r0, [r3, #1928]
 5358              		.loc 1 3038 8 view .LVU1945
 5359 1052 0528     		cmp	r0, #5
 5360 1054 54DC     		bgt	.L429
3039:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1'
3040:Src/BLDC_controller.c ****        *
3041:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3042:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3043:Src/BLDC_controller.c ****        */
3044:Src/BLDC_controller.c ****       rtb_Sum2_h = 5;
3045:Src/BLDC_controller.c ****     } else if (rtConstP.vec_hallToPos_Value[Sum] < 0) {
 5361              		.loc 1 3045 12 is_stmt 1 view .LVU1946
 5362              		.loc 1 3045 15 is_stmt 0 view .LVU1947
 5363 1056 0028     		cmp	r0, #0
 5364 1058 53DA     		bge	.L346
3046:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1'
3047:Src/BLDC_controller.c ****        *
3048:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3049:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3050:Src/BLDC_controller.c ****        */
3051:Src/BLDC_controller.c ****       rtb_Sum2_h = 0;
 5365              		.loc 1 3051 18 view .LVU1948
 5366 105a 0020     		movs	r0, #0
 5367 105c 51E0     		b	.L346
 5368              	.L466:
2989:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
 5369              		.loc 1 2989 5 is_stmt 1 view .LVU1949
2989:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
 5370              		.loc 1 2989 25 is_stmt 0 view .LVU1950
 5371 105e B4F94C10 		ldrsh	r1, [r4, #76]
 5372              	.LVL537:
2990:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
 5373              		.loc 1 2990 5 is_stmt 1 view .LVU1951
2990:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
 5374              		.loc 1 2990 21 is_stmt 0 view .LVU1952
 5375 1062 B4F94E20 		ldrsh	r2, [r4, #78]
 5376              	.LVL538:
2991:Src/BLDC_controller.c **** 
 5377              		.loc 1 2991 5 is_stmt 1 view .LVU1953
2991:Src/BLDC_controller.c **** 
 5378              		.loc 1 2991 16 is_stmt 0 view .LVU1954
 5379 1066 B4F95030 		ldrsh	r3, [r4, #80]
 5380              	.LVL539:
2991:Src/BLDC_controller.c **** 
 5381              		.loc 1 2991 16 view .LVU1955
 5382 106a 66E0     		b	.L343
 5383              	.LVL540:
 5384              	.L467:
3004:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5385              		.loc 1 3004 5 is_stmt 1 view .LVU1956
3004:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5386              		.loc 1 3004 12 is_stmt 0 view .LVU1957
 5387 106c 95F8FE30 		ldrb	r3, [r5, #254]	@ zero_extendqisi2
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 165


3004:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5388              		.loc 1 3004 8 view .LVU1958
 5389 1070 002B     		cmp	r3, #0
 5390 1072 3FD0     		beq	.L428
3008:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5391              		.loc 1 3008 7 is_stmt 1 view .LVU1959
3008:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5392              		.loc 1 3008 63 is_stmt 0 view .LVU1960
 5393 1074 B4F87200 		ldrh	r0, [r4, #114]
3009:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5394              		.loc 1 3009 13 view .LVU1961
 5395 1078 94F98E30 		ldrsb	r3, [r4, #142]
 5396 107c 9BB2     		uxth	r3, r3
3008:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5397              		.loc 1 3008 73 view .LVU1962
 5398 107e 03FB00F0 		mul	r0, r3, r0
3008:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5399              		.loc 1 3008 49 view .LVU1963
 5400 1082 00B2     		sxth	r0, r0
3009:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5401              		.loc 1 3009 26 view .LVU1964
 5402 1084 8000     		lsls	r0, r0, #2
3008:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5403              		.loc 1 3008 39 view .LVU1965
 5404 1086 80B2     		uxth	r0, r0
3009:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5405              		.loc 1 3009 32 view .LVU1966
 5406 1088 0A9B     		ldr	r3, [sp, #40]
 5407 108a 1844     		add	r0, r0, r3
 5408 108c 85B2     		uxth	r5, r0
 5409              	.LVL541:
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5410              		.loc 1 3010 7 is_stmt 1 view .LVU1967
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5411              		.loc 1 3010 59 is_stmt 0 view .LVU1968
 5412 108e 4FF4B441 		mov	r1, #23040
 5413 1092 00B2     		sxth	r0, r0
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5414              		.loc 1 3010 59 view .LVU1969
 5415 1094 FFF7FEFF 		bl	div_nde_s32_floor
 5416              	.LVL542:
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5417              		.loc 1 3010 50 view .LVU1970
 5418 1098 80B2     		uxth	r0, r0
3011:Src/BLDC_controller.c ****     } else {
 5419              		.loc 1 3011 38 view .LVU1971
 5420 109a 00EB4000 		add	r0, r0, r0, lsl #1
 5421 109e C0EB0010 		rsb	r0, r0, r0, lsl #4
 5422 10a2 C000     		lsls	r0, r0, #3
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5423              		.loc 1 3010 40 view .LVU1972
 5424 10a4 00B2     		sxth	r0, r0
3011:Src/BLDC_controller.c ****     } else {
 5425              		.loc 1 3011 45 view .LVU1973
 5426 10a6 8001     		lsls	r0, r0, #6
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5427              		.loc 1 3010 30 view .LVU1974
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 166


 5428 10a8 80B2     		uxth	r0, r0
3010:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5429              		.loc 1 3010 27 view .LVU1975
 5430 10aa 281A     		subs	r0, r5, r0
 5431 10ac 00B2     		sxth	r0, r0
 5432              	.LVL543:
 5433              	.L345:
3019:Src/BLDC_controller.c **** 
 5434              		.loc 1 3019 5 is_stmt 1 view .LVU1976
3019:Src/BLDC_controller.c **** 
 5435              		.loc 1 3019 11 is_stmt 0 view .LVU1977
 5436 10ae B423     		movs	r3, #180
 5437 10b0 8022     		movs	r2, #128
 5438 10b2 0021     		movs	r1, #0
 5439 10b4 FFF7FEFF 		bl	plook_u8s16_evencka
 5440              	.LVL544:
3026:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5441              		.loc 1 3026 5 is_stmt 1 view .LVU1978
3027:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)((rtb_Saturation *
 5442              		.loc 1 3027 35 is_stmt 0 view .LVU1979
 5443 10b8 104B     		ldr	r3, .L476+4
 5444 10ba 00F5B472 		add	r2, r0, #360
 5445 10be 03EB4202 		add	r2, r3, r2, lsl #1
 5446 10c2 B2F90410 		ldrsh	r1, [r2, #4]
3026:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5447              		.loc 1 3026 53 view .LVU1980
 5448 10c6 01FB08F1 		mul	r1, r1, r8
3026:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5449              		.loc 1 3026 25 view .LVU1981
 5450 10ca 41F38F31 		sbfx	r1, r1, #14, #16
 5451              	.LVL545:
3028:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5452              		.loc 1 3028 5 is_stmt 1 view .LVU1982
3029:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)((rtb_Saturation * rtConstP.r_sin3PhaC_M1_Table[Sum]) >>
 5453              		.loc 1 3029 35 is_stmt 0 view .LVU1983
 5454 10ce 00F50772 		add	r2, r0, #540
 5455 10d2 03EB4202 		add	r2, r3, r2, lsl #1
 5456 10d6 B2F90620 		ldrsh	r2, [r2, #6]
3028:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5457              		.loc 1 3028 49 view .LVU1984
 5458 10da 02FB08F2 		mul	r2, r2, r8
3028:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5459              		.loc 1 3028 21 view .LVU1985
 5460 10de 42F38F32 		sbfx	r2, r2, #14, #16
 5461              	.LVL546:
3030:Src/BLDC_controller.c ****       14);
 5462              		.loc 1 3030 5 is_stmt 1 view .LVU1986
3030:Src/BLDC_controller.c ****       14);
 5463              		.loc 1 3030 74 is_stmt 0 view .LVU1987
 5464 10e2 00F53570 		add	r0, r0, #724
 5465              	.LVL547:
3030:Src/BLDC_controller.c ****       14);
 5466              		.loc 1 3030 74 view .LVU1988
 5467 10e6 33F91030 		ldrsh	r3, [r3, r0, lsl #1]
3030:Src/BLDC_controller.c ****       14);
 5468              		.loc 1 3030 44 view .LVU1989
 5469 10ea 03FB08F3 		mul	r3, r3, r8
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 167


3030:Src/BLDC_controller.c ****       14);
 5470              		.loc 1 3030 16 view .LVU1990
 5471 10ee 43F38F33 		sbfx	r3, r3, #14, #16
 5472              	.LVL548:
3030:Src/BLDC_controller.c ****       14);
 5473              		.loc 1 3030 16 view .LVU1991
 5474 10f2 22E0     		b	.L343
 5475              	.LVL549:
 5476              	.L428:
3013:Src/BLDC_controller.c ****     }
 5477              		.loc 1 3013 27 view .LVU1992
 5478 10f4 0A98     		ldr	r0, [sp, #40]
 5479 10f6 DAE7     		b	.L345
 5480              	.L477:
 5481              		.align	2
 5482              	.L476:
 5483 10f8 0080FFFF 		.word	-32768
 5484 10fc 00000000 		.word	rtConstP
 5485              	.L429:
3044:Src/BLDC_controller.c ****     } else if (rtConstP.vec_hallToPos_Value[Sum] < 0) {
 5486              		.loc 1 3044 18 view .LVU1993
 5487 1100 0520     		movs	r0, #5
 5488              	.L346:
 5489              	.LVL550:
3052:Src/BLDC_controller.c ****     } else {
3053:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1' incorporates:
3054:Src/BLDC_controller.c ****        *  Constant: '<S11>/vec_hallToPos'
3055:Src/BLDC_controller.c ****        *  Selector: '<S11>/Selector'
3056:Src/BLDC_controller.c ****        *
3057:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3058:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3059:Src/BLDC_controller.c ****        */
3060:Src/BLDC_controller.c ****       rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
3061:Src/BLDC_controller.c ****     }
3062:Src/BLDC_controller.c **** 
3063:Src/BLDC_controller.c ****     /* LookupNDDirect: '<S94>/z_commutMap_M1' incorporates:
3064:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
3065:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
3066:Src/BLDC_controller.c ****      *
3067:Src/BLDC_controller.c ****      * About '<S94>/z_commutMap_M1':
3068:Src/BLDC_controller.c ****      *  2-dimensional Direct Look-Up returning a Column
3069:Src/BLDC_controller.c ****      */
3070:Src/BLDC_controller.c ****     rtb_Sum1_jt = rtb_Sum2_h * 3;
 5490              		.loc 1 3070 5 is_stmt 1 view .LVU1994
 5491              		.loc 1 3070 17 is_stmt 0 view .LVU1995
 5492 1102 00EB4000 		add	r0, r0, r0, lsl #1
 5493              	.LVL551:
3071:Src/BLDC_controller.c **** 
3072:Src/BLDC_controller.c ****     /* Product: '<S94>/Divide2' incorporates:
3073:Src/BLDC_controller.c ****      *  LookupNDDirect: '<S94>/z_commutMap_M1'
3074:Src/BLDC_controller.c ****      *
3075:Src/BLDC_controller.c ****      * About '<S94>/z_commutMap_M1':
3076:Src/BLDC_controller.c ****      *  2-dimensional Direct Look-Up returning a Column
3077:Src/BLDC_controller.c ****      */
3078:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)(rtb_Saturation *
 5494              		.loc 1 3078 5 is_stmt 1 view .LVU1996
3079:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 168


 5495              		.loc 1 3079 36 is_stmt 0 view .LVU1997
 5496 1106 264D     		ldr	r5, .L478
 5497              	.LVL552:
 5498              		.loc 1 3079 36 view .LVU1998
 5499 1108 2B18     		adds	r3, r5, r0
 5500 110a 93F97617 		ldrsb	r1, [r3, #1910]
 5501 110e 89B2     		uxth	r1, r1
3078:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
 5502              		.loc 1 3078 52 view .LVU1999
 5503 1110 1FFA88F3 		uxth	r3, r8
 5504 1114 03FB01F1 		mul	r1, r3, r1
3078:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
 5505              		.loc 1 3078 25 view .LVU2000
 5506 1118 09B2     		sxth	r1, r1
 5507              	.LVL553:
3080:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)(rtConstP.z_commutMap_M1_table[1 + rtb_Sum1_jt] *
 5508              		.loc 1 3080 5 is_stmt 1 view .LVU2001
 5509              		.loc 1 3080 65 is_stmt 0 view .LVU2002
 5510 111a 421C     		adds	r2, r0, #1
 5511              		.loc 1 3080 62 view .LVU2003
 5512 111c 2A44     		add	r2, r2, r5
 5513 111e 92F97627 		ldrsb	r2, [r2, #1910]
 5514 1122 92B2     		uxth	r2, r2
 5515              		.loc 1 3080 80 view .LVU2004
 5516 1124 03FB02F2 		mul	r2, r3, r2
 5517              		.loc 1 3080 21 view .LVU2005
 5518 1128 12B2     		sxth	r2, r2
 5519              	.LVL554:
3081:Src/BLDC_controller.c ****       rtb_Saturation);
3082:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)(rtConstP.z_commutMap_M1_table[2 + rtb_Sum1_jt] *
 5520              		.loc 1 3082 5 is_stmt 1 view .LVU2006
 5521              		.loc 1 3082 60 is_stmt 0 view .LVU2007
 5522 112a 0230     		adds	r0, r0, #2
 5523              	.LVL555:
 5524              		.loc 1 3082 57 view .LVU2008
 5525 112c 2844     		add	r0, r0, r5
 5526              	.LVL556:
 5527              		.loc 1 3082 57 view .LVU2009
 5528 112e 90F97607 		ldrsb	r0, [r0, #1910]
 5529              	.LVL557:
 5530              		.loc 1 3082 57 view .LVU2010
 5531 1132 80B2     		uxth	r0, r0
 5532              		.loc 1 3082 75 view .LVU2011
 5533 1134 00FB03F3 		mul	r3, r0, r3
 5534              		.loc 1 3082 16 view .LVU2012
 5535 1138 1BB2     		sxth	r3, r3
 5536              	.LVL558:
 5537              	.L343:
3083:Src/BLDC_controller.c ****       rtb_Saturation);
3084:Src/BLDC_controller.c **** 
3085:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/COM_Method' */
3086:Src/BLDC_controller.c ****   }
3087:Src/BLDC_controller.c **** 
3088:Src/BLDC_controller.c ****   /* End of If: '<S8>/If' */
3089:Src/BLDC_controller.c **** 
3090:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaA' incorporates:
3091:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 169


3092:Src/BLDC_controller.c ****    */
3093:Src/BLDC_controller.c ****   rtY->DC_phaA = (int16_T)(DataTypeConversion2 >> 4);
 5538              		.loc 1 3093 3 is_stmt 1 view .LVU2013
 5539              		.loc 1 3093 18 is_stmt 0 view .LVU2014
 5540 113a 0911     		asrs	r1, r1, #4
 5541              	.LVL559:
 5542              		.loc 1 3093 16 view .LVU2015
 5543 113c 3980     		strh	r1, [r7]	@ movhi
3094:Src/BLDC_controller.c **** 
3095:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaB' incorporates:
3096:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
3097:Src/BLDC_controller.c ****    */
3098:Src/BLDC_controller.c ****   rtY->DC_phaB = (int16_T)(rtb_Saturation1 >> 4);
 5544              		.loc 1 3098 3 is_stmt 1 view .LVU2016
 5545              		.loc 1 3098 18 is_stmt 0 view .LVU2017
 5546 113e 1211     		asrs	r2, r2, #4
 5547              	.LVL560:
 5548              		.loc 1 3098 16 view .LVU2018
 5549 1140 7A80     		strh	r2, [r7, #2]	@ movhi
3099:Src/BLDC_controller.c **** 
3100:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay3' incorporates:
3101:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
3102:Src/BLDC_controller.c ****    */
3103:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE_fy = rtU->b_hallA;
 5550              		.loc 1 3103 3 is_stmt 1 view .LVU2019
 5551              		.loc 1 3103 35 is_stmt 0 view .LVU2020
 5552 1142 3279     		ldrb	r2, [r6, #4]	@ zero_extendqisi2
 5553              		.loc 1 3103 30 view .LVU2021
 5554 1144 84F89A20 		strb	r2, [r4, #154]
3104:Src/BLDC_controller.c **** 
3105:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay1' incorporates:
3106:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
3107:Src/BLDC_controller.c ****    */
3108:Src/BLDC_controller.c ****   rtDW->UnitDelay1_DSTATE = rtU->b_hallB;
 5555              		.loc 1 3108 3 is_stmt 1 view .LVU2022
 5556              		.loc 1 3108 32 is_stmt 0 view .LVU2023
 5557 1148 7279     		ldrb	r2, [r6, #5]	@ zero_extendqisi2
 5558              		.loc 1 3108 27 view .LVU2024
 5559 114a 84F89B20 		strb	r2, [r4, #155]
3109:Src/BLDC_controller.c **** 
3110:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay2' incorporates:
3111:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
3112:Src/BLDC_controller.c ****    */
3113:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_f = rtU->b_hallC;
 5560              		.loc 1 3113 3 is_stmt 1 view .LVU2025
 5561              		.loc 1 3113 34 is_stmt 0 view .LVU2026
 5562 114e B279     		ldrb	r2, [r6, #6]	@ zero_extendqisi2
 5563              		.loc 1 3113 29 view .LVU2027
 5564 1150 84F89C20 		strb	r2, [r4, #156]
3114:Src/BLDC_controller.c **** 
3115:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S13>/UnitDelay3' */
3116:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE = rtb_Switch1_l;
 5565              		.loc 1 3116 3 is_stmt 1 view .LVU2028
 5566              		.loc 1 3116 27 is_stmt 0 view .LVU2029
 5567 1154 0C9A     		ldr	r2, [sp, #48]
 5568 1156 A4F88020 		strh	r2, [r4, #128]	@ movhi
3117:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 170


3118:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S13>/UnitDelay4' */
3119:Src/BLDC_controller.c ****   rtDW->UnitDelay4_DSTATE_e = Abs5;
 5569              		.loc 1 3119 3 is_stmt 1 view .LVU2030
 5570              		.loc 1 3119 29 is_stmt 0 view .LVU2031
 5571 115a 079A     		ldr	r2, [sp, #28]
 5572 115c A4F88A20 		strh	r2, [r4, #138]	@ movhi
3120:Src/BLDC_controller.c **** 
3121:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay2' incorporates:
3122:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay6'
3123:Src/BLDC_controller.c ****    */
3124:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_c = rtDW->UnitDelay6_DSTATE;
 5573              		.loc 1 3124 3 is_stmt 1 view .LVU2032
 5574              		.loc 1 3124 35 is_stmt 0 view .LVU2033
 5575 1160 94F8A520 		ldrb	r2, [r4, #165]	@ zero_extendqisi2
 5576              		.loc 1 3124 29 view .LVU2034
 5577 1164 84F8A320 		strb	r2, [r4, #163]
3125:Src/BLDC_controller.c **** 
3126:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay5' */
3127:Src/BLDC_controller.c ****   rtDW->UnitDelay5_DSTATE_m = rtb_RelationalOperator4_d;
 5578              		.loc 1 3127 3 is_stmt 1 view .LVU2035
 5579              		.loc 1 3127 29 is_stmt 0 view .LVU2036
 5580 1168 0D9A     		ldr	r2, [sp, #52]
 5581 116a 84F8A420 		strb	r2, [r4, #164]
3128:Src/BLDC_controller.c **** 
3129:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay6' */
3130:Src/BLDC_controller.c ****   rtDW->UnitDelay6_DSTATE = rtb_UnitDelay5_e;
 5582              		.loc 1 3130 3 is_stmt 1 view .LVU2037
 5583              		.loc 1 3130 27 is_stmt 0 view .LVU2038
 5584 116e 0E9A     		ldr	r2, [sp, #56]
 5585 1170 84F8A520 		strb	r2, [r4, #165]
3131:Src/BLDC_controller.c **** 
3132:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S8>/UnitDelay4' */
3133:Src/BLDC_controller.c ****   rtDW->UnitDelay4_DSTATE_eu = rtb_Saturation;
 5586              		.loc 1 3133 3 is_stmt 1 view .LVU2039
 5587              		.loc 1 3133 30 is_stmt 0 view .LVU2040
 5588 1174 A4F88C80 		strh	r8, [r4, #140]	@ movhi
3134:Src/BLDC_controller.c **** 
3135:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaC' incorporates:
3136:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
3137:Src/BLDC_controller.c ****    */
3138:Src/BLDC_controller.c ****   rtY->DC_phaC = (int16_T)(rtb_Merge1 >> 4);
 5589              		.loc 1 3138 3 is_stmt 1 view .LVU2041
 5590              		.loc 1 3138 18 is_stmt 0 view .LVU2042
 5591 1178 1B11     		asrs	r3, r3, #4
 5592              	.LVL561:
 5593              		.loc 1 3138 16 view .LVU2043
 5594 117a BB80     		strh	r3, [r7, #4]	@ movhi
3139:Src/BLDC_controller.c **** 
3140:Src/BLDC_controller.c ****   /* Outport: '<Root>/n_mot' incorporates:
3141:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S1>/Data Type Conversion1'
3142:Src/BLDC_controller.c ****    */
3143:Src/BLDC_controller.c ****   rtY->n_mot = (int16_T)(Switch2 >> 4);
 5595              		.loc 1 3143 3 is_stmt 1 view .LVU2044
 5596              		.loc 1 3143 16 is_stmt 0 view .LVU2045
 5597 117c 0B9B     		ldr	r3, [sp, #44]
 5598 117e 1B11     		asrs	r3, r3, #4
 5599              		.loc 1 3143 14 view .LVU2046
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 171


 5600 1180 3B81     		strh	r3, [r7, #8]	@ movhi
3144:Src/BLDC_controller.c **** 
3145:Src/BLDC_controller.c ****   /* Outport: '<Root>/a_elecAngle' incorporates:
3146:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S1>/Data Type Conversion3'
3147:Src/BLDC_controller.c ****    */
3148:Src/BLDC_controller.c ****   rtY->a_elecAngle = (int16_T)(rtb_Merge_m >> 6);
 5601              		.loc 1 3148 3 is_stmt 1 view .LVU2047
 5602              		.loc 1 3148 22 is_stmt 0 view .LVU2048
 5603 1182 0A9B     		ldr	r3, [sp, #40]
 5604 1184 4FEAA319 		asr	r9, r3, #6
 5605              		.loc 1 3148 20 view .LVU2049
 5606 1188 A7F80A90 		strh	r9, [r7, #10]	@ movhi
3149:Src/BLDC_controller.c **** 
3150:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<Root>/BLDC_controller' */
3151:Src/BLDC_controller.c **** 
3152:Src/BLDC_controller.c ****   /* Outport: '<Root>/iq' */
3153:Src/BLDC_controller.c ****   rtY->iq = rtDW->DataTypeConversion[0];
 5607              		.loc 1 3153 3 is_stmt 1 view .LVU2050
 5608              		.loc 1 3153 37 is_stmt 0 view .LVU2051
 5609 118c B4F95230 		ldrsh	r3, [r4, #82]
 5610              		.loc 1 3153 11 view .LVU2052
 5611 1190 BB81     		strh	r3, [r7, #12]	@ movhi
3154:Src/BLDC_controller.c **** 
3155:Src/BLDC_controller.c ****   /* Outport: '<Root>/id' */
3156:Src/BLDC_controller.c ****   rtY->id = rtDW->DataTypeConversion[1];
 5612              		.loc 1 3156 3 is_stmt 1 view .LVU2053
 5613              		.loc 1 3156 37 is_stmt 0 view .LVU2054
 5614 1192 B4F95430 		ldrsh	r3, [r4, #84]
 5615              		.loc 1 3156 11 view .LVU2055
 5616 1196 FB81     		strh	r3, [r7, #14]	@ movhi
3157:Src/BLDC_controller.c **** }
 5617              		.loc 1 3157 1 view .LVU2056
 5618 1198 15B0     		add	sp, sp, #84
 5619              	.LCFI16:
 5620              		.cfi_def_cfa_offset 36
 5621              		@ sp needed
 5622 119a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5623              	.LVL562:
 5624              	.L479:
 5625              		.loc 1 3157 1 view .LVU2057
 5626 119e 00BF     		.align	2
 5627              	.L478:
 5628 11a0 00000000 		.word	rtConstP
 5629              		.cfi_endproc
 5630              	.LFE24:
 5632              		.section	.text.BLDC_controller_initialize,"ax",%progbits
 5633              		.align	1
 5634              		.global	BLDC_controller_initialize
 5635              		.syntax unified
 5636              		.thumb
 5637              		.thumb_func
 5638              		.fpu softvfp
 5640              	BLDC_controller_initialize:
 5641              	.LVL563:
 5642              	.LFB25:
3158:Src/BLDC_controller.c **** 
3159:Src/BLDC_controller.c **** /* Model initialize function */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 172


3160:Src/BLDC_controller.c **** void BLDC_controller_initialize(RT_MODEL *const rtM)
3161:Src/BLDC_controller.c **** {
 5643              		.loc 1 3161 1 is_stmt 1 view -0
 5644              		.cfi_startproc
 5645              		@ args = 0, pretend = 0, frame = 0
 5646              		@ frame_needed = 0, uses_anonymous_args = 0
 5647              		.loc 1 3161 1 is_stmt 0 view .LVU2059
 5648 0000 38B5     		push	{r3, r4, r5, lr}
 5649              	.LCFI17:
 5650              		.cfi_def_cfa_offset 16
 5651              		.cfi_offset 3, -16
 5652              		.cfi_offset 4, -12
 5653              		.cfi_offset 5, -8
 5654              		.cfi_offset 14, -4
3162:Src/BLDC_controller.c ****   P *rtP = ((P *) rtM->defaultParam);
 5655              		.loc 1 3162 3 is_stmt 1 view .LVU2060
 5656              		.loc 1 3162 6 is_stmt 0 view .LVU2061
 5657 0002 0268     		ldr	r2, [r0]
 5658              	.LVL564:
3163:Src/BLDC_controller.c ****   DW *rtDW = ((DW *) rtM->dwork);
 5659              		.loc 1 3163 3 is_stmt 1 view .LVU2062
 5660              		.loc 1 3163 7 is_stmt 0 view .LVU2063
 5661 0004 C468     		ldr	r4, [r0, #12]
 5662              	.LVL565:
3164:Src/BLDC_controller.c **** 
3165:Src/BLDC_controller.c ****   /* Start for Atomic SubSystem: '<Root>/BLDC_controller' */
3166:Src/BLDC_controller.c ****   /* Start for If: '<S7>/If1' */
3167:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem = -1;
 5663              		.loc 1 3167 3 is_stmt 1 view .LVU2064
 5664              		.loc 1 3167 29 is_stmt 0 view .LVU2065
 5665 0006 FF23     		movs	r3, #255
 5666 0008 84F89030 		strb	r3, [r4, #144]
3168:Src/BLDC_controller.c **** 
3169:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
3170:Src/BLDC_controller.c ****   /* Start for If: '<S45>/If2' */
3171:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem_a = -1;
 5667              		.loc 1 3171 3 is_stmt 1 view .LVU2066
 5668              		.loc 1 3171 31 is_stmt 0 view .LVU2067
 5669 000c 84F89830 		strb	r3, [r4, #152]
3172:Src/BLDC_controller.c **** 
3173:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
3174:Src/BLDC_controller.c **** 
3175:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3176:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F03_Control_Mode_Manager'
3177:Src/BLDC_controller.c ****    */
3178:Src/BLDC_controller.c ****   /* Start for If: '<S33>/If2' */
3179:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem_f = -1;
 5670              		.loc 1 3179 3 is_stmt 1 view .LVU2068
 5671              		.loc 1 3179 31 is_stmt 0 view .LVU2069
 5672 0010 84F89730 		strb	r3, [r4, #151]
3180:Src/BLDC_controller.c **** 
3181:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3182:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/Motor_Limitations'
3183:Src/BLDC_controller.c ****    */
3184:Src/BLDC_controller.c ****   /* Start for If: '<S48>/If1' */
3185:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_o = -1;
 5673              		.loc 1 3185 3 is_stmt 1 view .LVU2070
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 173


 5674              		.loc 1 3185 31 is_stmt 0 view .LVU2071
 5675 0014 84F89530 		strb	r3, [r4, #149]
3186:Src/BLDC_controller.c **** 
3187:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' */
3188:Src/BLDC_controller.c ****   /* Start for SwitchCase: '<S80>/Switch Case' */
3189:Src/BLDC_controller.c ****   rtDW->SwitchCase_ActiveSubsystem_d = -1;
 5676              		.loc 1 3189 3 is_stmt 1 view .LVU2072
 5677              		.loc 1 3189 38 is_stmt 0 view .LVU2073
 5678 0018 84F89630 		strb	r3, [r4, #150]
3190:Src/BLDC_controller.c **** 
3191:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S48>/Motor_Limitations_Enabled' */
3192:Src/BLDC_controller.c **** 
3193:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3194:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/FOC'
3195:Src/BLDC_controller.c ****    */
3196:Src/BLDC_controller.c ****   /* Start for If: '<S47>/If1' */
3197:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_j = -1;
 5679              		.loc 1 3197 3 is_stmt 1 view .LVU2074
 5680              		.loc 1 3197 31 is_stmt 0 view .LVU2075
 5681 001c 84F89230 		strb	r3, [r4, #146]
3198:Src/BLDC_controller.c **** 
3199:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S47>/FOC_Enabled' */
3200:Src/BLDC_controller.c ****   /* Start for SwitchCase: '<S59>/Switch Case' */
3201:Src/BLDC_controller.c ****   rtDW->SwitchCase_ActiveSubsystem = -1;
 5682              		.loc 1 3201 3 is_stmt 1 view .LVU2076
 5683              		.loc 1 3201 36 is_stmt 0 view .LVU2077
 5684 0020 84F89330 		strb	r3, [r4, #147]
3202:Src/BLDC_controller.c **** 
3203:Src/BLDC_controller.c ****   /* Start for If: '<S59>/If1' */
3204:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_a = -1;
 5685              		.loc 1 3204 3 is_stmt 1 view .LVU2078
 5686              		.loc 1 3204 31 is_stmt 0 view .LVU2079
 5687 0024 84F89430 		strb	r3, [r4, #148]
3205:Src/BLDC_controller.c **** 
3206:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S47>/FOC_Enabled' */
3207:Src/BLDC_controller.c **** 
3208:Src/BLDC_controller.c ****   /* Start for If: '<S7>/If2' */
3209:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem = -1;
 5688              		.loc 1 3209 3 is_stmt 1 view .LVU2080
 5689              		.loc 1 3209 29 is_stmt 0 view .LVU2081
 5690 0028 84F89130 		strb	r3, [r4, #145]
3210:Src/BLDC_controller.c **** 
3211:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<Root>/BLDC_controller' */
3212:Src/BLDC_controller.c **** 
3213:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<Root>/BLDC_controller' */
3214:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S13>/UnitDelay3' */
3215:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE = rtP->z_maxCntRst;
 5691              		.loc 1 3215 3 is_stmt 1 view .LVU2082
 5692              		.loc 1 3215 32 is_stmt 0 view .LVU2083
 5693 002c B2F90A30 		ldrsh	r3, [r2, #10]
 5694              		.loc 1 3215 27 view .LVU2084
 5695 0030 A4F88030 		strh	r3, [r4, #128]	@ movhi
3216:Src/BLDC_controller.c **** 
3217:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S2>/UnitDelay2' */
3218:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_c = true;
 5696              		.loc 1 3218 3 is_stmt 1 view .LVU2085
 5697              		.loc 1 3218 29 is_stmt 0 view .LVU2086
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 174


 5698 0034 0125     		movs	r5, #1
 5699 0036 84F8A350 		strb	r5, [r4, #163]
3219:Src/BLDC_controller.c **** 
3220:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
3221:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S17>/z_counter' */
3222:Src/BLDC_controller.c ****   rtDW->z_counterRawPrev = rtP->z_maxCntRst;
 5700              		.loc 1 3222 3 is_stmt 1 view .LVU2087
 5701              		.loc 1 3222 31 is_stmt 0 view .LVU2088
 5702 003a B2F90A10 		ldrsh	r1, [r2, #10]
 5703              		.loc 1 3222 26 view .LVU2089
 5704 003e A4F85610 		strh	r1, [r4, #86]	@ movhi
3223:Src/BLDC_controller.c **** 
3224:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
3225:Src/BLDC_controller.c **** 
3226:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S13>/Counter' */
3227:Src/BLDC_controller.c ****   Counter_Init(&rtDW->Counter_e, rtP->z_maxCntRst);
 5705              		.loc 1 3227 3 is_stmt 1 view .LVU2090
 5706 0042 04F14000 		add	r0, r4, #64
 5707              	.LVL566:
 5708              		.loc 1 3227 3 is_stmt 0 view .LVU2091
 5709 0046 FFF7FEFF 		bl	Counter_Init
 5710              	.LVL567:
3228:Src/BLDC_controller.c **** 
3229:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S13>/Counter' */
3230:Src/BLDC_controller.c **** 
3231:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3232:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F02_Diagnostics'
3233:Src/BLDC_controller.c ****    */
3234:Src/BLDC_controller.c **** 
3235:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S4>/Diagnostics_Enabled' */
3236:Src/BLDC_controller.c **** 
3237:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S20>/Debounce_Filter' */
3238:Src/BLDC_controller.c ****   Debounce_Filter_Init(&rtDW->Debounce_Filter_k);
 5711              		.loc 1 3238 3 is_stmt 1 view .LVU2092
 5712 004a 04F12E00 		add	r0, r4, #46
 5713 004e FFF7FEFF 		bl	Debounce_Filter_Init
 5714              	.LVL568:
3239:Src/BLDC_controller.c **** 
3240:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S20>/Debounce_Filter' */
3241:Src/BLDC_controller.c **** 
3242:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S4>/Diagnostics_Enabled' */
3243:Src/BLDC_controller.c **** 
3244:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3245:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F03_Control_Mode_Manager'
3246:Src/BLDC_controller.c ****    */
3247:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S33>/Open_Mode' */
3248:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S37>/rising_edge_init' */
3249:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S39>/UnitDelay' */
3250:Src/BLDC_controller.c ****   rtDW->UnitDelay_DSTATE_b = true;
 5715              		.loc 1 3250 3 view .LVU2093
 5716              		.loc 1 3250 28 is_stmt 0 view .LVU2094
 5717 0052 84F8A650 		strb	r5, [r4, #166]
3251:Src/BLDC_controller.c **** 
3252:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S37>/rising_edge_init' */
3253:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S33>/Open_Mode' */
3254:Src/BLDC_controller.c **** 
3255:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 175


3256:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/Motor_Limitations'
3257:Src/BLDC_controller.c ****    */
3258:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' */
3259:Src/BLDC_controller.c **** 
3260:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' */
3261:Src/BLDC_controller.c **** 
3262:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
3263:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt_i, 65536000);
 5718              		.loc 1 3263 3 is_stmt 1 view .LVU2095
 5719 0056 4FF07A71 		mov	r1, #65536000
 5720 005a 04F12400 		add	r0, r4, #36
 5721 005e FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5722              	.LVL569:
3264:Src/BLDC_controller.c **** 
3265:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S83>/I_backCalc_fixdt' */
3266:Src/BLDC_controller.c **** 
3267:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
3268:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt1, 65536000);
 5723              		.loc 1 3268 3 view .LVU2096
 5724 0062 4FF07A71 		mov	r1, #65536000
 5725 0066 04F11C00 		add	r0, r4, #28
 5726 006a FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5727              	.LVL570:
3269:Src/BLDC_controller.c **** 
3270:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S83>/I_backCalc_fixdt1' */
3271:Src/BLDC_controller.c **** 
3272:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S80>/Voltage_Mode_Protection' */
3273:Src/BLDC_controller.c **** 
3274:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S80>/Torque_Mode_Protection' */
3275:Src/BLDC_controller.c **** 
3276:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
3277:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt_j, 58982400);
 5728              		.loc 1 3277 3 view .LVU2097
 5729 006e 4FF06171 		mov	r1, #58982400
 5730 0072 04F11400 		add	r0, r4, #20
 5731 0076 FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5732              	.LVL571:
3278:Src/BLDC_controller.c **** 
3279:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S82>/I_backCalc_fixdt' */
3280:Src/BLDC_controller.c **** 
3281:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S80>/Torque_Mode_Protection' */
3282:Src/BLDC_controller.c **** 
3283:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vd_max' */
3284:Src/BLDC_controller.c ****   rtDW->Vd_max1 = 14400;
 5733              		.loc 1 3284 3 view .LVU2098
 5734              		.loc 1 3284 17 is_stmt 0 view .LVU2099
 5735 007a 4FF46152 		mov	r2, #14400
 5736 007e A4F85C20 		strh	r2, [r4, #92]	@ movhi
3285:Src/BLDC_controller.c **** 
3286:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vd_min' */
3287:Src/BLDC_controller.c ****   rtDW->Gain3 = -14400;
 5737              		.loc 1 3287 3 is_stmt 1 view .LVU2100
 5738              		.loc 1 3287 15 is_stmt 0 view .LVU2101
 5739 0082 4CF2C073 		movw	r3, #51136
 5740 0086 A4F85E30 		strh	r3, [r4, #94]	@ movhi
3288:Src/BLDC_controller.c **** 
3289:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vq_max' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 176


3290:Src/BLDC_controller.c ****   rtDW->Vq_max_M1 = 14400;
 5741              		.loc 1 3290 3 is_stmt 1 view .LVU2102
 5742              		.loc 1 3290 19 is_stmt 0 view .LVU2103
 5743 008a A4F86020 		strh	r2, [r4, #96]	@ movhi
3291:Src/BLDC_controller.c **** 
3292:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vq_min' */
3293:Src/BLDC_controller.c ****   rtDW->Gain5 = -14400;
 5744              		.loc 1 3293 3 is_stmt 1 view .LVU2104
 5745              		.loc 1 3293 15 is_stmt 0 view .LVU2105
 5746 008e A4F86230 		strh	r3, [r4, #98]	@ movhi
3294:Src/BLDC_controller.c **** 
3295:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/id_max' */
3296:Src/BLDC_controller.c ****   rtDW->i_max = 12000;
 5747              		.loc 1 3296 3 is_stmt 1 view .LVU2106
 5748              		.loc 1 3296 15 is_stmt 0 view .LVU2107
 5749 0092 42F6E062 		movw	r2, #12000
 5750 0096 A4F86420 		strh	r2, [r4, #100]	@ movhi
3297:Src/BLDC_controller.c **** 
3298:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/id_min' */
3299:Src/BLDC_controller.c ****   rtDW->Gain4 = -12000;
 5751              		.loc 1 3299 3 is_stmt 1 view .LVU2108
 5752              		.loc 1 3299 15 is_stmt 0 view .LVU2109
 5753 009a 4DF22013 		movw	r3, #53536
 5754 009e A4F86A30 		strh	r3, [r4, #106]	@ movhi
3300:Src/BLDC_controller.c **** 
3301:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/iq_max' */
3302:Src/BLDC_controller.c ****   rtDW->Divide1_n = 12000;
 5755              		.loc 1 3302 3 is_stmt 1 view .LVU2110
 5756              		.loc 1 3302 19 is_stmt 0 view .LVU2111
 5757 00a2 A4F86620 		strh	r2, [r4, #102]	@ movhi
3303:Src/BLDC_controller.c **** 
3304:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/iq_min' */
3305:Src/BLDC_controller.c ****   rtDW->Gain1 = -12000;
 5758              		.loc 1 3305 3 is_stmt 1 view .LVU2112
 5759              		.loc 1 3305 15 is_stmt 0 view .LVU2113
 5760 00a6 A4F86830 		strh	r3, [r4, #104]	@ movhi
3306:Src/BLDC_controller.c **** 
3307:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S48>/Motor_Limitations_Enabled' */
3308:Src/BLDC_controller.c **** 
3309:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3310:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/FOC'
3311:Src/BLDC_controller.c ****    */
3312:Src/BLDC_controller.c **** 
3313:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S47>/FOC_Enabled' */
3314:Src/BLDC_controller.c **** 
3315:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Speed_Mode' */
3316:Src/BLDC_controller.c **** 
3317:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
3318:Src/BLDC_controller.c ****   PI_clamp_fixdt_d_Init(&rtDW->PI_clamp_fixdt_l4);
 5761              		.loc 1 3318 3 is_stmt 1 view .LVU2114
 5762 00aa 201D     		adds	r0, r4, #4
 5763 00ac FFF7FEFF 		bl	PI_clamp_fixdt_d_Init
 5764              	.LVL572:
3319:Src/BLDC_controller.c **** 
3320:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S61>/PI_clamp_fixdt' */
3321:Src/BLDC_controller.c **** 
3322:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Speed_Mode' */
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 177


3323:Src/BLDC_controller.c **** 
3324:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Torque_Mode' */
3325:Src/BLDC_controller.c **** 
3326:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
3327:Src/BLDC_controller.c ****   PI_clamp_fixdt_f_Init(&rtDW->PI_clamp_fixdt_kh);
 5765              		.loc 1 3327 3 view .LVU2115
 5766 00b0 2046     		mov	r0, r4
 5767 00b2 FFF7FEFF 		bl	PI_clamp_fixdt_f_Init
 5768              	.LVL573:
3328:Src/BLDC_controller.c **** 
3329:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S62>/PI_clamp_fixdt' */
3330:Src/BLDC_controller.c **** 
3331:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Torque_Mode' */
3332:Src/BLDC_controller.c **** 
3333:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Vd_Calculation' */
3334:Src/BLDC_controller.c **** 
3335:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
3336:Src/BLDC_controller.c ****   PI_clamp_fixdt_Init(&rtDW->PI_clamp_fixdt_i);
 5769              		.loc 1 3336 3 view .LVU2116
 5770 00b6 04F10C00 		add	r0, r4, #12
 5771 00ba FFF7FEFF 		bl	PI_clamp_fixdt_Init
 5772              	.LVL574:
3337:Src/BLDC_controller.c **** 
3338:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S63>/PI_clamp_fixdt' */
3339:Src/BLDC_controller.c **** 
3340:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Vd_Calculation' */
3341:Src/BLDC_controller.c **** 
3342:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S47>/FOC_Enabled' */
3343:Src/BLDC_controller.c **** 
3344:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<Root>/BLDC_controller' */
3345:Src/BLDC_controller.c **** }
 5773              		.loc 1 3345 1 is_stmt 0 view .LVU2117
 5774 00be 38BD     		pop	{r3, r4, r5, pc}
 5775              		.loc 1 3345 1 view .LVU2118
 5776              		.cfi_endproc
 5777              	.LFE25:
 5779              		.text
 5780              	.Letext0:
 5781              		.file 2 "Inc/rtwtypes.h"
 5782              		.file 3 "Inc/BLDC_controller.h"
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 178


DEFINED SYMBOLS
                            *ABS*:0000000000000000 BLDC_controller.c
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:16     .text.plook_u8s16_evencka:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:24     .text.plook_u8s16_evencka:0000000000000000 plook_u8s16_evencka
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:78     .text.plook_u8u16_evencka:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:85     .text.plook_u8u16_evencka:0000000000000000 plook_u8u16_evencka
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:138    .text.div_nde_s32_floor:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:145    .text.div_nde_s32_floor:0000000000000000 div_nde_s32_floor
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:180    .text.Counter_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:187    .text.Counter_Init:0000000000000000 Counter_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:204    .text.Counter:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:211    .text.Counter:0000000000000000 Counter
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:263    .text.Low_Pass_Filter_Reset:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:270    .text.Low_Pass_Filter_Reset:0000000000000000 Low_Pass_Filter_Reset
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:291    .text.Low_Pass_Filter:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:298    .text.Low_Pass_Filter:0000000000000000 Low_Pass_Filter
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:405    .text.Low_Pass_Filter:0000000000000058 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:410    .text.Counter_b_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:417    .text.Counter_b_Init:0000000000000000 Counter_b_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:434    .text.Counter_n:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:441    .text.Counter_n:0000000000000000 Counter_n
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:509    .text.either_edge:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:516    .text.either_edge:0000000000000000 either_edge
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:542    .text.Debounce_Filter_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:549    .text.Debounce_Filter_Init:0000000000000000 Debounce_Filter_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:582    .text.Debounce_Filter:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:589    .text.Debounce_Filter:0000000000000000 Debounce_Filter
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:728    .text.I_backCalc_fixdt_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:735    .text.I_backCalc_fixdt_Init:0000000000000000 I_backCalc_fixdt_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:752    .text.I_backCalc_fixdt_Reset:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:759    .text.I_backCalc_fixdt_Reset:0000000000000000 I_backCalc_fixdt_Reset
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:780    .text.I_backCalc_fixdt:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:787    .text.I_backCalc_fixdt:0000000000000000 I_backCalc_fixdt
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:910    .text.PI_clamp_fixdt_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:917    .text.PI_clamp_fixdt_Init:0000000000000000 PI_clamp_fixdt_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:935    .text.PI_clamp_fixdt_Reset:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:942    .text.PI_clamp_fixdt_Reset:0000000000000000 PI_clamp_fixdt_Reset
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:964    .text.PI_clamp_fixdt:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:971    .text.PI_clamp_fixdt:0000000000000000 PI_clamp_fixdt
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1230   .text.PI_clamp_fixdt:00000000000000f0 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1235   .text.PI_clamp_fixdt_d_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1242   .text.PI_clamp_fixdt_d_Init:0000000000000000 PI_clamp_fixdt_d_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1260   .text.PI_clamp_fixdt_b_Reset:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1267   .text.PI_clamp_fixdt_b_Reset:0000000000000000 PI_clamp_fixdt_b_Reset
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1289   .text.PI_clamp_fixdt_l:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1296   .text.PI_clamp_fixdt_l:0000000000000000 PI_clamp_fixdt_l
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1557   .text.PI_clamp_fixdt_l:00000000000000f4 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1562   .text.PI_clamp_fixdt_f_Init:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1569   .text.PI_clamp_fixdt_f_Init:0000000000000000 PI_clamp_fixdt_f_Init
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1587   .text.PI_clamp_fixdt_g_Reset:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1594   .text.PI_clamp_fixdt_g_Reset:0000000000000000 PI_clamp_fixdt_g_Reset
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1616   .text.PI_clamp_fixdt_k:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1623   .text.PI_clamp_fixdt_k:0000000000000000 PI_clamp_fixdt_k
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1900   .text.PI_clamp_fixdt_k:0000000000000104 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1905   .text.BLDC_controller_step:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:1912   .text.BLDC_controller_step:0000000000000000 BLDC_controller_step
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:2661   .text.BLDC_controller_step:0000000000000344 $d
ARM GAS  /var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s 			page 179


/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:2669   .text.BLDC_controller_step:0000000000000354 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:3292   .text.BLDC_controller_step:000000000000064c $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:3296   .text.BLDC_controller_step:0000000000000654 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:3963   .text.BLDC_controller_step:0000000000000970 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:3970   .text.BLDC_controller_step:000000000000097c $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:4684   .text.BLDC_controller_step:0000000000000d20 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:4688   .text.BLDC_controller_step:0000000000000d30 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:4845   .text.BLDC_controller_step:0000000000000de0 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:4850   .text.BLDC_controller_step:0000000000000de8 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:5483   .text.BLDC_controller_step:00000000000010f8 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:5487   .text.BLDC_controller_step:0000000000001100 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:5628   .text.BLDC_controller_step:00000000000011a0 $d
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:5633   .text.BLDC_controller_initialize:0000000000000000 $t
/var/folders/95/w0y5d13j6379kd25_hkgs4sr0000gn/T//ccT6lLoG.s:5640   .text.BLDC_controller_initialize:0000000000000000 BLDC_controller_initialize

UNDEFINED SYMBOLS
rtConstP
