Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 15:20:14 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.674        0.000                      0                   21        0.289        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.674        0.000                      0                   21        0.289        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.976ns (59.977%)  route 1.319ns (40.023%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.549 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.577     8.126    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3_n_6
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.306     8.432 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.432    U_fnd_cntl/U_Clk_Divider/r_counter[18]
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.031    15.107    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.887ns (58.913%)  route 1.316ns (41.087%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.465 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.575     8.040    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3_n_5
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.301     8.341 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.341    U_fnd_cntl/U_Clk_Divider/r_counter[19]
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.031    15.107    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.861ns (58.265%)  route 1.333ns (41.735%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.226    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.445 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.592     8.037    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3_n_7
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.295     8.332 r  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.332    U_fnd_cntl/U_Clk_Divider/r_counter[17]
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.029    15.105    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.704ns (22.097%)  route 2.482ns (77.903%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.615     5.136    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.669     6.261    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[10]
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.385 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=20, routed)          1.813     8.198    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.124     8.322 r  U_fnd_cntl/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.322    U_fnd_cntl/U_Clk_Divider/r_counter[3]
    SLICE_X1Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.029    15.109    U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.744ns (54.914%)  route 1.432ns (45.086%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.328 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.690     8.019    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_7
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.295     8.314 r  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.314    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.031    15.107    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.627ns (51.325%)  route 1.543ns (48.675%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.211 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.802     8.013    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_7
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.295     8.308 r  U_fnd_cntl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.308    U_fnd_cntl/U_Clk_Divider/r_counter[9]
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.499    14.840    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.029    15.106    U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 1.735ns (56.788%)  route 1.320ns (43.212%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.307 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.579     7.886    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_4
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.307     8.193 r  U_fnd_cntl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.193    U_fnd_cntl/U_Clk_Divider/r_counter[12]
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y69          FDCE (Setup_fdce_C_D)        0.029    15.105    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.722ns (56.776%)  route 1.311ns (43.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.058    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[1]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.695 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.695    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.018 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.848     7.866    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_6
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.306     8.172 r  U_fnd_cntl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.172    U_fnd_cntl/U_Clk_Divider/r_counter[6]
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y67          FDCE (Setup_fdce_C_D)        0.031    15.110    U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.852ns (61.831%)  route 1.143ns (38.169%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.992 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.424 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.402     7.826    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_4
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.307     8.133 r  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.133    U_fnd_cntl/U_Clk_Divider/r_counter[16]
    SLICE_X1Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.031    15.107    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.530ns (52.519%)  route 1.383ns (47.481%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.617     5.138    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.741     6.335    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[6]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     7.102 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.642     7.744    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.307     8.051 r  U_fnd_cntl/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.051    U_fnd_cntl/U_Clk_Divider/r_counter[8]
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.499    14.840    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)        0.031    15.108    U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  7.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.207     1.819    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X3Y66          LUT1 (Prop_lut1_I0_O)        0.046     1.865 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.984    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.105     1.576    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.861%)  route 0.242ns (51.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.732    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[17]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_4/O
                         net (fo=20, routed)          0.118     1.895    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.940 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U_fnd_cntl/U_Clk_Divider/r_counter[19]
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.980    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092     1.559    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.786%)  route 0.285ns (55.214%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.145     1.756    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[5]
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_6/O
                         net (fo=20, routed)          0.140     1.941    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  U_fnd_cntl/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.986    U_fnd_cntl/U_Clk_Divider/r_counter[7]
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     1.983    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y67          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.092     1.562    U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.390%)  route 0.301ns (56.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.107     1.717    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[9]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=20, routed)          0.194     1.957    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  U_fnd_cntl/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.984    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.092     1.577    U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.146%)  route 0.304ns (56.854%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.107     1.717    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[9]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=20, routed)          0.197     1.960    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  U_fnd_cntl/U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.005    U_fnd_cntl/U_Clk_Divider/r_counter[4]
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.984    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.092     1.577    U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.793%)  route 0.309ns (57.207%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.107     1.716    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[14]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=20, routed)          0.202     1.963    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  U_fnd_cntl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.008    U_fnd_cntl/U_Clk_Divider/r_counter[9]
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.982    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.091     1.574    U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.360ns (67.368%)  route 0.174ns (32.632%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.675    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[10]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.786 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.109     1.896    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_6
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.108     2.004 r  U_fnd_cntl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.004    U_fnd_cntl/U_Clk_Divider/r_counter[10]
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.982    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.092     1.561    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.914%)  route 0.307ns (57.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.153     1.766    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[1]
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.045     1.811 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.154     1.965    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.045     2.010 r  U_fnd_cntl/U_Clk_Divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    U_fnd_cntl/U_Clk_Divider/r_counter[1]
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.984    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y66          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.092     1.563    U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.020%)  route 0.332ns (58.980%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.107     1.716    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[14]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.045     1.761 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=20, routed)          0.225     1.986    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I1_O)        0.045     2.031 r  U_fnd_cntl/U_Clk_Divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.031    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X1Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.980    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y70          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y70          FDCE (Hold_fdce_C_D)         0.091     1.572    U_fnd_cntl/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.208%)  route 0.344ns (59.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X1Y68          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.107     1.717    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[9]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=20, routed)          0.236     1.999    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I3_O)        0.045     2.044 r  U_fnd_cntl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.044    U_fnd_cntl/U_Clk_Divider/r_counter[12]
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.981    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]_0
    SLICE_X3Y69          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.091     1.573    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70    U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68    U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67    U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67    U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67    U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y66    U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70    U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68    U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C



