

================================================================
== Vivado HLS Report for 'sw_interface'
================================================================
* Date:           Mon Oct  7 23:50:43 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sw_interface
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     1.000|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %axil_start_V), !map !53"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %axil_rst_V), !map !59"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_len_low_V), !map !63"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_len_high_V), !map !67"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_mismatch_V), !map !71"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timeElapse_V), !map !77"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timeElapse_V), !map !81"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timestamp_sum_low_V), !map !85"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timestamp_sum_high_V), !map !89"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timestamp_sum_low_V), !map !93"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timestamp_sum_high_V), !map !97"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_pkt_cnt_tx_V), !map !101"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_pkt_cnt_rx_V), !map !105"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start_V), !map !109"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %rst_V), !map !113"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %transfer_length_V), !map !117"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mismatch_V), !map !121"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tx_timeElapse_V), !map !125"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rx_timeElapse_V), !map !129"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %tx_timestamp_sum_V), !map !133"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %rx_timestamp_sum_V), !map !137"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pkt_cnt_tx_V), !map !141"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pkt_cnt_rx_V), !map !145"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sw_interface_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pkt_cnt_rx_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %pkt_cnt_rx_V)" [src/sw_interface.cpp:10]   --->   Operation 26 'read' 'pkt_cnt_rx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pkt_cnt_tx_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %pkt_cnt_tx_V)" [src/sw_interface.cpp:10]   --->   Operation 27 'read' 'pkt_cnt_tx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rx_timestamp_sum_V_r = call i64 @_ssdm_op_Read.ap_none.i64(i64 %rx_timestamp_sum_V)" [src/sw_interface.cpp:10]   --->   Operation 28 'read' 'rx_timestamp_sum_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tx_timestamp_sum_V_r = call i64 @_ssdm_op_Read.ap_none.i64(i64 %tx_timestamp_sum_V)" [src/sw_interface.cpp:10]   --->   Operation 29 'read' 'tx_timestamp_sum_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rx_timeElapse_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %rx_timeElapse_V)" [src/sw_interface.cpp:10]   --->   Operation 30 'read' 'rx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tx_timeElapse_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %tx_timeElapse_V)" [src/sw_interface.cpp:10]   --->   Operation 31 'read' 'tx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mismatch_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %mismatch_V)" [src/sw_interface.cpp:10]   --->   Operation 32 'read' 'mismatch_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%axil_len_high_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_len_high_V)" [src/sw_interface.cpp:10]   --->   Operation 33 'read' 'axil_len_high_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%axil_len_low_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_len_low_V)" [src/sw_interface.cpp:10]   --->   Operation 34 'read' 'axil_len_low_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%axil_rst_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %axil_rst_V)" [src/sw_interface.cpp:10]   --->   Operation 35 'read' 'axil_rst_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%axil_start_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %axil_start_V)" [src/sw_interface.cpp:10]   --->   Operation 36 'read' 'axil_start_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:32]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %axil_start_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:33]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %axil_rst_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:34]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_len_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:35]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_len_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:36]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_mismatch_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:37]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timeElapse_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:38]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timeElapse_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:39]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timestamp_sum_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:40]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timestamp_sum_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:41]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timestamp_sum_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:42]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timestamp_sum_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:43]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_pkt_cnt_tx_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:44]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_pkt_cnt_rx_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:45]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %start_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:46]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %rst_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:47]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %transfer_length_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:48]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mismatch_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:49]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %tx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:50]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:51]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tx_timestamp_sum_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:52]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %rx_timestamp_sum_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:53]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pkt_cnt_tx_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:54]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pkt_cnt_rx_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/sw_interface.cpp:55]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %start_V, i1 %axil_start_V_read)" [src/sw_interface.cpp:58]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %rst_V, i1 %axil_rst_V_read)" [src/sw_interface.cpp:59]   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %axil_len_high_V_read, i32 %axil_len_low_V_read)" [src/sw_interface.cpp:60]   --->   Operation 63 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %transfer_length_V, i64 %p_Result_s)" [src/sw_interface.cpp:60]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i1 %mismatch_V_read to i32" [src/sw_interface.cpp:61]   --->   Operation 65 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_mismatch_V, i32 %zext_ln209)" [src/sw_interface.cpp:61]   --->   Operation 66 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timeElapse_V, i32 %tx_timeElapse_V_read)" [src/sw_interface.cpp:62]   --->   Operation 67 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timeElapse_V, i32 %rx_timeElapse_V_read)" [src/sw_interface.cpp:63]   --->   Operation 68 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tx_timestamp_sum_V_r to i32" [src/sw_interface.cpp:64]   --->   Operation 69 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timestamp_sum_low_V, i32 %trunc_ln647)" [src/sw_interface.cpp:64]   --->   Operation 70 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tx_timestamp_sum_V_r, i32 32, i32 63)" [src/sw_interface.cpp:65]   --->   Operation 71 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timestamp_sum_high_V, i32 %p_Result_3)" [src/sw_interface.cpp:65]   --->   Operation 72 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %rx_timestamp_sum_V_r to i32" [src/sw_interface.cpp:66]   --->   Operation 73 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timestamp_sum_low_V, i32 %trunc_ln647_1)" [src/sw_interface.cpp:66]   --->   Operation 74 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %rx_timestamp_sum_V_r, i32 32, i32 63)" [src/sw_interface.cpp:67]   --->   Operation 75 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timestamp_sum_high_V, i32 %p_Result_5)" [src/sw_interface.cpp:67]   --->   Operation 76 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_pkt_cnt_tx_V, i32 %pkt_cnt_tx_V_read)" [src/sw_interface.cpp:68]   --->   Operation 77 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_pkt_cnt_rx_V, i32 %pkt_cnt_rx_V_read)" [src/sw_interface.cpp:69]   --->   Operation 78 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [src/sw_interface.cpp:75]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ axil_start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_rst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_len_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_len_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axil_mismatch_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_tx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_tx_timestamp_sum_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_tx_timestamp_sum_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_timestamp_sum_low_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_rx_timestamp_sum_high_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_pkt_cnt_tx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axil_pkt_cnt_rx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ transfer_length_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mismatch_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timestamp_sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_timestamp_sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_cnt_tx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_cnt_rx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
specbitsmap_ln0      (specbitsmap   ) [ 00]
spectopmodule_ln0    (spectopmodule ) [ 00]
pkt_cnt_rx_V_read    (read          ) [ 00]
pkt_cnt_tx_V_read    (read          ) [ 00]
rx_timestamp_sum_V_r (read          ) [ 00]
tx_timestamp_sum_V_r (read          ) [ 00]
rx_timeElapse_V_read (read          ) [ 00]
tx_timeElapse_V_read (read          ) [ 00]
mismatch_V_read      (read          ) [ 00]
axil_len_high_V_read (read          ) [ 00]
axil_len_low_V_read  (read          ) [ 00]
axil_rst_V_read      (read          ) [ 00]
axil_start_V_read    (read          ) [ 00]
specinterface_ln32   (specinterface ) [ 00]
specinterface_ln33   (specinterface ) [ 00]
specinterface_ln34   (specinterface ) [ 00]
specinterface_ln35   (specinterface ) [ 00]
specinterface_ln36   (specinterface ) [ 00]
specinterface_ln37   (specinterface ) [ 00]
specinterface_ln38   (specinterface ) [ 00]
specinterface_ln39   (specinterface ) [ 00]
specinterface_ln40   (specinterface ) [ 00]
specinterface_ln41   (specinterface ) [ 00]
specinterface_ln42   (specinterface ) [ 00]
specinterface_ln43   (specinterface ) [ 00]
specinterface_ln44   (specinterface ) [ 00]
specinterface_ln45   (specinterface ) [ 00]
specinterface_ln46   (specinterface ) [ 00]
specinterface_ln47   (specinterface ) [ 00]
specinterface_ln48   (specinterface ) [ 00]
specinterface_ln49   (specinterface ) [ 00]
specinterface_ln50   (specinterface ) [ 00]
specinterface_ln51   (specinterface ) [ 00]
specinterface_ln52   (specinterface ) [ 00]
specinterface_ln53   (specinterface ) [ 00]
specinterface_ln54   (specinterface ) [ 00]
specinterface_ln55   (specinterface ) [ 00]
write_ln58           (write         ) [ 00]
write_ln59           (write         ) [ 00]
p_Result_s           (bitconcatenate) [ 00]
write_ln60           (write         ) [ 00]
zext_ln209           (zext          ) [ 00]
write_ln61           (write         ) [ 00]
write_ln62           (write         ) [ 00]
write_ln63           (write         ) [ 00]
trunc_ln647          (trunc         ) [ 00]
write_ln64           (write         ) [ 00]
p_Result_3           (partselect    ) [ 00]
write_ln65           (write         ) [ 00]
trunc_ln647_1        (trunc         ) [ 00]
write_ln66           (write         ) [ 00]
p_Result_5           (partselect    ) [ 00]
write_ln67           (write         ) [ 00]
write_ln68           (write         ) [ 00]
write_ln69           (write         ) [ 00]
ret_ln75             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axil_start_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_start_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axil_rst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axil_len_low_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_len_low_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="axil_len_high_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_len_high_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="axil_mismatch_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_mismatch_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="axil_tx_timeElapse_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="axil_rx_timeElapse_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="axil_tx_timestamp_sum_low_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_timestamp_sum_low_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="axil_tx_timestamp_sum_high_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_tx_timestamp_sum_high_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axil_rx_timestamp_sum_low_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_timestamp_sum_low_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axil_rx_timestamp_sum_high_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_rx_timestamp_sum_high_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="axil_pkt_cnt_tx_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_pkt_cnt_tx_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="axil_pkt_cnt_rx_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_pkt_cnt_rx_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="start_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rst_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="transfer_length_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transfer_length_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mismatch_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mismatch_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tx_timeElapse_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rx_timeElapse_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tx_timestamp_sum_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timestamp_sum_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rx_timestamp_sum_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_timestamp_sum_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pkt_cnt_tx_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_cnt_tx_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pkt_cnt_rx_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_cnt_rx_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sw_interface_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="pkt_cnt_rx_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pkt_cnt_rx_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pkt_cnt_tx_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pkt_cnt_tx_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rx_timestamp_sum_V_r_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_timestamp_sum_V_r/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tx_timestamp_sum_V_r_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_timestamp_sum_V_r/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rx_timeElapse_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_timeElapse_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tx_timeElapse_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_timeElapse_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mismatch_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mismatch_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="axil_len_high_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_len_high_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="axil_len_low_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_len_low_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="axil_rst_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_rst_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="axil_start_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axil_start_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln58_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln59_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln60_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln61_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln62_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln63_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln64_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln65_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln66_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln67_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln68_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln69_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln209_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln647_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln647_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="142" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="118" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="112" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="94" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="88" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="130" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="136" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="256"><net_src comp="124" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="261"><net_src comp="106" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="269"><net_src comp="82" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="106" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="273"><net_src comp="263" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="277"><net_src comp="100" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="285"><net_src comp="82" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="100" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="84" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="289"><net_src comp="279" pin="4"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axil_mismatch_V | {1 }
	Port: axil_tx_timeElapse_V | {1 }
	Port: axil_rx_timeElapse_V | {1 }
	Port: axil_tx_timestamp_sum_low_V | {1 }
	Port: axil_tx_timestamp_sum_high_V | {1 }
	Port: axil_rx_timestamp_sum_low_V | {1 }
	Port: axil_rx_timestamp_sum_high_V | {1 }
	Port: axil_pkt_cnt_tx_V | {1 }
	Port: axil_pkt_cnt_rx_V | {1 }
	Port: start_V | {1 }
	Port: rst_V | {1 }
	Port: transfer_length_V | {1 }
 - Input state : 
	Port: sw_interface : axil_start_V | {1 }
	Port: sw_interface : axil_rst_V | {1 }
	Port: sw_interface : axil_len_low_V | {1 }
	Port: sw_interface : axil_len_high_V | {1 }
	Port: sw_interface : mismatch_V | {1 }
	Port: sw_interface : tx_timeElapse_V | {1 }
	Port: sw_interface : rx_timeElapse_V | {1 }
	Port: sw_interface : tx_timestamp_sum_V | {1 }
	Port: sw_interface : rx_timestamp_sum_V | {1 }
	Port: sw_interface : pkt_cnt_tx_V | {1 }
	Port: sw_interface : pkt_cnt_rx_V | {1 }
  - Chain level:
	State 1
		write_ln60 : 1
		write_ln61 : 1
		write_ln64 : 1
		write_ln65 : 1
		write_ln66 : 1
		write_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|
| Operation|          Functional Unit         |
|----------|----------------------------------|
|          |   pkt_cnt_rx_V_read_read_fu_88   |
|          |   pkt_cnt_tx_V_read_read_fu_94   |
|          | rx_timestamp_sum_V_r_read_fu_100 |
|          | tx_timestamp_sum_V_r_read_fu_106 |
|          | rx_timeElapse_V_read_read_fu_112 |
|   read   | tx_timeElapse_V_read_read_fu_118 |
|          |    mismatch_V_read_read_fu_124   |
|          | axil_len_high_V_read_read_fu_130 |
|          |  axil_len_low_V_read_read_fu_136 |
|          |    axil_rst_V_read_read_fu_142   |
|          |   axil_start_V_read_read_fu_148  |
|----------|----------------------------------|
|          |      write_ln58_write_fu_154     |
|          |      write_ln59_write_fu_162     |
|          |      write_ln60_write_fu_170     |
|          |      write_ln61_write_fu_177     |
|          |      write_ln62_write_fu_184     |
|   write  |      write_ln63_write_fu_192     |
|          |      write_ln64_write_fu_200     |
|          |      write_ln65_write_fu_207     |
|          |      write_ln66_write_fu_214     |
|          |      write_ln67_write_fu_221     |
|          |      write_ln68_write_fu_228     |
|          |      write_ln69_write_fu_236     |
|----------|----------------------------------|
|bitconcatenate|         p_Result_s_fu_244        |
|----------|----------------------------------|
|   zext   |         zext_ln209_fu_253        |
|----------|----------------------------------|
|   trunc  |        trunc_ln647_fu_258        |
|          |       trunc_ln647_1_fu_274       |
|----------|----------------------------------|
|partselect|         p_Result_3_fu_263        |
|          |         p_Result_5_fu_279        |
|----------|----------------------------------|
|   Total  |                                  |
|----------|----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
