Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Sep 17 20:58:06 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Countdown_control_sets_placed.rpt
| Design       : Top_Countdown
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    28 |
| Minimum Number of register sites lost to control set restrictions |   171 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              11 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              31 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+---------------+-------------------------+------------------+----------------+
|  REG_reg[3]_LDC_i_1_n_0  |               | REG_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  REG_reg[2]_LDC_i_1_n_0  |               | REG_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  REG_reg[1]_LDC_i_1_n_0  |               | REG_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  REG_reg[14]_LDC_i_1_n_0 |               | REG_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  REG_reg[13]_LDC_i_1_n_0 |               | REG_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  REG_reg[0]_LDC_i_1_n_0  |               | REG_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     |               | eqOp                    |                1 |              1 |
|  CLK_OUT_slower_BUFG     |               | REG_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  BTNC_IBUF_BUFG          |               | eqOp                    |                1 |              1 |
|  REG_reg[15]_LDC_i_1_n_0 |               | REG_reg[15]_LDC_i_2_n_0 |                1 |              2 |
|  REG_reg[12]_LDC_i_1_n_0 |               | REG_reg[12]_LDC_i_2_n_0 |                2 |              2 |
|  dividermap/out[0]       |               |                         |                1 |              2 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[15]_LDC_i_2_n_0 |                1 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[15]_LDC_i_1_n_0 |                1 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[14]_LDC_i_2_n_0 |                1 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[14]_LDC_i_1_n_0 |                1 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[13]_LDC_i_2_n_0 |                3 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[13]_LDC_i_1_n_0 |                1 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[12]_LDC_i_2_n_0 |                2 |              3 |
|  CLK_OUT_slower_BUFG     | LED0_OBUF     | REG_reg[12]_LDC_i_1_n_0 |                2 |              3 |
|  CLK_IN_IBUF_BUFG        |               |                         |                6 |             23 |
+--------------------------+---------------+-------------------------+------------------+----------------+


