subject re wp pcf linux risc in articl qu ud hd sunb oc mq edu au eugen mpce mq edu au write in articl c o yq m csie nctu edu tw ghhwang csie nctu edu tw ghhwang write dear friend the risc mean reduc instruct set comput the risc usual ha small instruct set so as to reduc the circuit complex and can increas the clock rate to have a high perform you can read some book about comput architectur for more inform about risc hmm not that i am an author on risc but i clearli rememb read that the instruct set on risc cpu is rather larg the differ is in address mode risc instruct set ar not as orthogon is cisc i hope thi will clear it up taken from on of my lectur note the altern approach to cisc which ha been adopt by mani in recent year ha come to be known as risc the reduc instruct set comput thi can be characteris simpli as simpler is faster by simplifi the design e g by reduc the varieti of instruct address mode the hardwar can be design to run faster even at the cost of need more instruct the same task can be done more quickli by the simpler faster design a typic risc processor will o provid a larg number of regist e g o perform all data oper on regist o provid few address mode e g immedi or regist offset o onli allow load store oper to access memori o onli us a few instruct format o onli support a few data type e g integ unsign float steffi beckhau janet steffi beckhau uk ac newcastl if the odd ar a million to on against someth occur chanc ar it will 