// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build stm32h7x3

// Package pf provides access to the registers of the PF peripheral.
//
// Instances:
//  PF  PF_BASE  -  -  Processor features
// Registers:
//  0x000 32  CLIDR   Cache Level ID register
//  0x004 32  CTR     Cache Type register
//  0x008 32  CCSIDR  Cache Size ID register
// Import:
//  github.com/embeddedgo/stm32/p/mmap
package pf

const (
	CL1   CLIDR = 0x07 << 0  //+ CL1
	CL2   CLIDR = 0x07 << 3  //+ CL2
	CL3   CLIDR = 0x07 << 6  //+ CL3
	CL4   CLIDR = 0x07 << 9  //+ CL4
	CL5   CLIDR = 0x07 << 12 //+ CL5
	CL6   CLIDR = 0x07 << 15 //+ CL6
	CL7   CLIDR = 0x07 << 18 //+ CL7
	LoUIS CLIDR = 0x07 << 21 //+ LoUIS
	LoC   CLIDR = 0x07 << 24 //+ LoC
	LoU   CLIDR = 0x07 << 27 //+ LoU
)

const (
	CL1n   = 0
	CL2n   = 3
	CL3n   = 6
	CL4n   = 9
	CL5n   = 12
	CL6n   = 15
	CL7n   = 18
	LoUISn = 21
	LoCn   = 24
	LoUn   = 27
)

const (
	_IminLine CTR = 0x0F << 0  //+ IminLine
	DMinLine  CTR = 0x0F << 16 //+ DMinLine
	ERG       CTR = 0x0F << 20 //+ ERG
	CWG       CTR = 0x0F << 24 //+ CWG
	Format    CTR = 0x07 << 29 //+ Format
)

const (
	_IminLinen = 0
	DMinLinen  = 16
	ERGn       = 20
	CWGn       = 24
	Formatn    = 29
)

const (
	LineSize      CCSIDR = 0x07 << 0    //+ LineSize
	Associativity CCSIDR = 0x3FF << 3   //+ Associativity
	NumSets       CCSIDR = 0x7FFF << 13 //+ NumSets
	WA            CCSIDR = 0x01 << 28   //+ WA
	RA            CCSIDR = 0x01 << 29   //+ RA
	WB            CCSIDR = 0x01 << 30   //+ WB
	WT            CCSIDR = 0x01 << 31   //+ WT
)

const (
	LineSizen      = 0
	Associativityn = 3
	NumSetsn       = 13
	WAn            = 28
	RAn            = 29
	WBn            = 30
	WTn            = 31
)
