// Seed: 3173210704
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6
);
  logic [-1  ==  1 : -1 'd0 ==  -1 'h0] id_8;
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7
    , id_35,
    output wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    output tri1 id_14,
    input tri id_15,
    output supply1 id_16,
    input wire id_17,
    input supply0 id_18,
    input wand id_19
    , id_36,
    input tri1 id_20,
    input wor id_21,
    input uwire id_22,
    output wor id_23,
    input wor id_24,
    input supply0 id_25,
    input supply1 id_26,
    input supply0 id_27
    , id_37, id_38, id_39,
    input supply0 id_28,
    output wor id_29,
    input wand id_30,
    output wor id_31,
    input supply0 id_32,
    input wor id_33
);
  logic id_40;
  module_0 modCall_1 (
      id_19,
      id_14,
      id_30,
      id_0,
      id_20,
      id_10,
      id_1
  );
endmodule
