Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat Dec 14 22:25:09 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (187)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (187)
--------------------------------
 There are 187 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                  504        0.033        0.000                      0                  504        1.056        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_12MHz                              {0.000 41.666}       83.333          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0    {0.000 2.000}        4.000           250.001         
  clkfbout_clock_wizard_clk_wiz_0_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin                            {0.000 41.660}       83.330          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.010         
  clkfbout_clock_wizard_clk_wiz_0_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_12MHz                                                                                                                                                                               16.667        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0          0.567        0.000                      0                  504        0.251        0.000                      0                  504        1.056        0.000                       0                   189  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             16.670        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0_1        0.586        0.000                      0                  504        0.251        0.000                      0                  504        1.056        0.000                       0                   189  
  clkfbout_clock_wizard_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_wizard_clk_wiz_0_0_1  clk_out1_clock_wizard_clk_wiz_0_0          0.567        0.000                      0                  504        0.033        0.000                      0                  504  
clk_out1_clock_wizard_clk_wiz_0_0    clk_out1_clock_wizard_clk_wiz_0_0_1        0.567        0.000                      0                  504        0.033        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_out1_clock_wizard_clk_wiz_0_0                                         
(none)                               clk_out1_clock_wizard_clk_wiz_0_0_1                                       
(none)                               clkfbout_clock_wizard_clk_wiz_0_0                                         
(none)                               clkfbout_clock_wizard_clk_wiz_0_0_1                                       
(none)                                                                    clk_out1_clock_wizard_clk_wiz_0_0    
(none)                                                                    clk_out1_clock_wizard_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz
  To Clock:  clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 u_uart_rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/tick_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.651ns (51.462%)  route 1.557ns (48.538%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 2.678 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.629    -0.712    u_uart_rx/CLK
    SLICE_X39Y13         FDRE                                         r  u_uart_rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  u_uart_rx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.586     0.330    u_uart_rx/tick_count_reg_n_0_[2]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.004 r  u_uart_rx/tick_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.004    u_uart_rx/tick_count0_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.226 r  u_uart_rx/tick_count0_carry__0/O[0]
                         net (fo=1, routed)           0.971     2.197    u_uart_rx/tick_count0_carry__0_n_7
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.299     2.496 r  u_uart_rx/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.496    u_uart_rx/tick_count[5]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.511     2.678    u_uart_rx/CLK
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/C
                         clock pessimism              0.573     3.250    
                         clock uncertainty           -0.218     3.032    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.031     3.063    u_uart_rx/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[35]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[36]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[37]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[38]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[39]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.043    -0.119 r  u_uart_rx/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_uart_rx/index[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.131    -0.371    u_uart_rx/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    wr_addr_reg_n_0_[6]
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.141    init_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  init_reg/C
                         clock pessimism              0.245    -0.487    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.092    -0.395    init_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    u_inst_shift_reg/Q[6]
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  u_inst_shift_reg/i_Wr_DV_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_inst_shift_reg_n_0
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/C
                         clock pessimism              0.245    -0.487    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091    -0.396    i_Wr_DV_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.181    u_inst_shift_reg/Q[0]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.042    -0.139 r  u_inst_shift_reg/wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    p_1_in[1]
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.107    -0.395    wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.100%)  route 0.169ns (56.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X37Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u_inst_shift_reg/r_shift_reg_data_reg[59]/Q
                         net (fo=2, routed)           0.169    -0.206    u_inst_shift_reg_n_17
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    clk
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.018    -0.470    i_Wr_Data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.117 r  u_uart_rx/index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_uart_rx/index[1]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.120    -0.382    u_uart_rx/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[24]/Q
                         net (fo=2, routed)           0.178    -0.186    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[24]
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.453    u_inst_shift_reg/r_shift_reg_data_reg[32]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.446%)  route 0.168ns (50.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.168    -0.171    u_inst_shift_reg_n_45
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.047    -0.440    i_Wr_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.580%)  route 0.181ns (52.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.181    -0.158    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[31]
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -0.737    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/C
                         clock pessimism              0.234    -0.503    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.076    -0.427    u_inst_shift_reg/r_shift_reg_data_reg[39]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[25]/Q
                         net (fo=2, routed)           0.182    -0.183    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[25]
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.076    -0.453    u_inst_shift_reg/r_shift_reg_data_reg[33]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y2      u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y2      u_PP_RAM_2Port/r_Mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y11     i_Wr_DV_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 u_uart_rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/tick_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.651ns (51.462%)  route 1.557ns (48.538%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.629    -0.712    u_uart_rx/CLK
    SLICE_X39Y13         FDRE                                         r  u_uart_rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  u_uart_rx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.586     0.330    u_uart_rx/tick_count_reg_n_0_[2]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.004 r  u_uart_rx/tick_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.004    u_uart_rx/tick_count0_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.226 r  u_uart_rx/tick_count0_carry__0/O[0]
                         net (fo=1, routed)           0.971     2.197    u_uart_rx/tick_count0_carry__0_n_7
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.299     2.496 r  u_uart_rx/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.496    u_uart_rx/tick_count[5]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.511     2.677    u_uart_rx/CLK
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/C
                         clock pessimism              0.573     3.250    
                         clock uncertainty           -0.199     3.051    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.031     3.082    u_uart_rx/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.082    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.199     2.984    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.555    i_Wr_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.199     2.984    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.555    i_Wr_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.199     2.984    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.555    i_Wr_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.199     2.984    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.555    i_Wr_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.538    i_Wr_Data_reg[35]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.538    i_Wr_Data_reg[36]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.538    i_Wr_Data_reg[37]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.538    i_Wr_Data_reg[38]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.538    i_Wr_Data_reg[39]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.043    -0.119 r  u_uart_rx/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_uart_rx/index[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.131    -0.371    u_uart_rx/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    wr_addr_reg_n_0_[6]
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.141    init_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  init_reg/C
                         clock pessimism              0.245    -0.487    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.092    -0.395    init_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    u_inst_shift_reg/Q[6]
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  u_inst_shift_reg/i_Wr_DV_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_inst_shift_reg_n_0
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/C
                         clock pessimism              0.245    -0.487    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091    -0.396    i_Wr_DV_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.181    u_inst_shift_reg/Q[0]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.042    -0.139 r  u_inst_shift_reg/wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    p_1_in[1]
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.107    -0.395    wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.100%)  route 0.169ns (56.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X37Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u_inst_shift_reg/r_shift_reg_data_reg[59]/Q
                         net (fo=2, routed)           0.169    -0.206    u_inst_shift_reg_n_17
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    clk
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.018    -0.470    i_Wr_Data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.117 r  u_uart_rx/index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_uart_rx/index[1]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.120    -0.382    u_uart_rx/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[24]/Q
                         net (fo=2, routed)           0.178    -0.186    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[24]
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.453    u_inst_shift_reg/r_shift_reg_data_reg[32]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.446%)  route 0.168ns (50.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.168    -0.171    u_inst_shift_reg_n_45
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.047    -0.440    i_Wr_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.580%)  route 0.181ns (52.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.181    -0.158    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[31]
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -0.737    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/C
                         clock pessimism              0.234    -0.503    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.076    -0.427    u_inst_shift_reg/r_shift_reg_data_reg[39]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[25]/Q
                         net (fo=2, routed)           0.182    -0.183    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[25]
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.076    -0.453    u_inst_shift_reg/r_shift_reg_data_reg[33]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y2      u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y2      u_PP_RAM_2Port/r_Mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y11     i_Wr_DV_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y14     i_Wr_Data_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y11     i_Wr_DV_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y14     i_Wr_Data_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 u_uart_rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/tick_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.651ns (51.462%)  route 1.557ns (48.538%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 2.678 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.629    -0.712    u_uart_rx/CLK
    SLICE_X39Y13         FDRE                                         r  u_uart_rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  u_uart_rx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.586     0.330    u_uart_rx/tick_count_reg_n_0_[2]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.004 r  u_uart_rx/tick_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.004    u_uart_rx/tick_count0_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.226 r  u_uart_rx/tick_count0_carry__0/O[0]
                         net (fo=1, routed)           0.971     2.197    u_uart_rx/tick_count0_carry__0_n_7
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.299     2.496 r  u_uart_rx/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.496    u_uart_rx/tick_count[5]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.511     2.678    u_uart_rx/CLK
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/C
                         clock pessimism              0.573     3.250    
                         clock uncertainty           -0.218     3.032    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.031     3.063    u_uart_rx/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.611 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.611    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[35]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[36]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[37]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[38]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.676    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[39]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.043    -0.119 r  u_uart_rx/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_uart_rx/index[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.131    -0.153    u_uart_rx/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    wr_addr_reg_n_0_[6]
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.141    init_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  init_reg/C
                         clock pessimism              0.245    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.092    -0.177    init_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    u_inst_shift_reg/Q[6]
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  u_inst_shift_reg/i_Wr_DV_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_inst_shift_reg_n_0
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/C
                         clock pessimism              0.245    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091    -0.178    i_Wr_DV_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.181    u_inst_shift_reg/Q[0]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.042    -0.139 r  u_inst_shift_reg/wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    p_1_in[1]
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.107    -0.177    wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.100%)  route 0.169ns (56.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X37Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u_inst_shift_reg/r_shift_reg_data_reg[59]/Q
                         net (fo=2, routed)           0.169    -0.206    u_inst_shift_reg_n_17
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    clk
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.218    -0.270    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.018    -0.252    i_Wr_Data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.117 r  u_uart_rx/index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_uart_rx/index[1]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.120    -0.164    u_uart_rx/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[24]/Q
                         net (fo=2, routed)           0.178    -0.186    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[24]
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.218    -0.311    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.235    u_inst_shift_reg/r_shift_reg_data_reg[32]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.446%)  route 0.168ns (50.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.168    -0.171    u_inst_shift_reg_n_45
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.047    -0.222    i_Wr_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.580%)  route 0.181ns (52.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.181    -0.158    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[31]
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -0.737    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/C
                         clock pessimism              0.234    -0.503    
                         clock uncertainty            0.218    -0.285    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.076    -0.209    u_inst_shift_reg/r_shift_reg_data_reg[39]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[25]/Q
                         net (fo=2, routed)           0.182    -0.183    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[25]
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.218    -0.311    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.076    -0.235    u_inst_shift_reg/r_shift_reg_data_reg[33]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 u_uart_rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/tick_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.651ns (51.462%)  route 1.557ns (48.538%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.629    -0.712    u_uart_rx/CLK
    SLICE_X39Y13         FDRE                                         r  u_uart_rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  u_uart_rx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.586     0.330    u_uart_rx/tick_count_reg_n_0_[2]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.004 r  u_uart_rx/tick_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.004    u_uart_rx/tick_count0_carry_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.226 r  u_uart_rx/tick_count0_carry__0/O[0]
                         net (fo=1, routed)           0.971     2.197    u_uart_rx/tick_count0_carry__0_n_7
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.299     2.496 r  u_uart_rx/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.496    u_uart_rx/tick_count[5]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.511     2.677    u_uart_rx/CLK
    SLICE_X37Y11         FDRE                                         r  u_uart_rx/tick_count_reg[5]/C
                         clock pessimism              0.573     3.250    
                         clock uncertainty           -0.218     3.032    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.031     3.063    u_uart_rx/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[26]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[27]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[28]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.704ns (26.363%)  route 1.966ns (73.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 2.610 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.773     1.957    i_Wr_Data[63]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.444     2.610    clk
    SLICE_X33Y13         FDRE                                         r  i_Wr_Data_reg[7]/C
                         clock pessimism              0.573     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429     2.536    i_Wr_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[35]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[35]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[36]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[36]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[37]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[37]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[38]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[38]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.787%)  route 1.924ns (73.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.627    -0.714    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.021     0.763    u_inst_shift_reg/Q[5]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.124     0.887 f  u_inst_shift_reg/wr_addr[7]_i_3/O
                         net (fo=5, routed)           0.173     1.060    u_inst_shift_reg_n_1
    SLICE_X35Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.184 r  i_Wr_Data[63]_i_1/O
                         net (fo=64, routed)          0.730     1.914    i_Wr_Data[63]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509     2.675    clk
    SLICE_X36Y13         FDRE                                         r  i_Wr_Data_reg[39]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524     2.519    i_Wr_Data_reg[39]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.043    -0.119 r  u_uart_rx/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u_uart_rx/index[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[2]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.131    -0.153    u_uart_rx/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    wr_addr_reg_n_0_[6]
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.141    init_i_1_n_0
    SLICE_X35Y11         FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  init_reg/C
                         clock pessimism              0.245    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.092    -0.177    init_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.590    -0.500    clk
    SLICE_X34Y11         FDRE                                         r  wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.186    u_inst_shift_reg/Q[6]
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.141 r  u_inst_shift_reg/i_Wr_DV_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_inst_shift_reg_n_0
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.861    -0.732    clk
    SLICE_X35Y11         FDRE                                         r  i_Wr_DV_reg/C
                         clock pessimism              0.245    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091    -0.178    i_Wr_DV_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.181    u_inst_shift_reg/Q[0]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.042    -0.139 r  u_inst_shift_reg/wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    p_1_in[1]
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y14         FDRE                                         r  wr_addr_reg[1]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.107    -0.177    wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.100%)  route 0.169ns (56.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X37Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  u_inst_shift_reg/r_shift_reg_data_reg[59]/Q
                         net (fo=2, routed)           0.169    -0.206    u_inst_shift_reg_n_17
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    clk
    SLICE_X34Y15         FDRE                                         r  i_Wr_Data_reg[59]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.218    -0.270    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.018    -0.252    i_Wr_Data_reg[59]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_rx/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_uart_rx/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  u_uart_rx/index_reg[1]/Q
                         net (fo=3, routed)           0.175    -0.162    u_uart_rx/index_reg_n_0_[1]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.117 r  u_uart_rx/index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_uart_rx/index[1]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X36Y15         FDRE                                         r  u_uart_rx/index_reg[1]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.120    -0.164    u_uart_rx/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[24]/Q
                         net (fo=2, routed)           0.178    -0.186    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[24]
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y14         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[32]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.218    -0.311    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.235    u_inst_shift_reg/r_shift_reg_data_reg[32]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_Wr_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.446%)  route 0.168ns (50.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.168    -0.171    u_inst_shift_reg_n_45
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    clk
    SLICE_X35Y13         FDRE                                         r  i_Wr_Data_reg[31]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.218    -0.269    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.047    -0.222    i_Wr_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.580%)  route 0.181ns (52.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  u_inst_shift_reg/r_shift_reg_data_reg[31]/Q
                         net (fo=2, routed)           0.181    -0.158    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[31]
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.856    -0.737    u_inst_shift_reg/clk_out1
    SLICE_X36Y16         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[39]/C
                         clock pessimism              0.234    -0.503    
                         clock uncertainty            0.218    -0.285    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.076    -0.209    u_inst_shift_reg/r_shift_reg_data_reg[39]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_inst_shift_reg/r_shift_reg_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.395%)  route 0.182ns (52.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.561    -0.529    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  u_inst_shift_reg/r_shift_reg_data_reg[25]/Q
                         net (fo=2, routed)           0.182    -0.183    u_inst_shift_reg/r_shift_reg_data_reg[63]_0[25]
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.830    -0.763    u_inst_shift_reg/clk_out1
    SLICE_X32Y13         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[33]/C
                         clock pessimism              0.234    -0.529    
                         clock uncertainty            0.218    -0.311    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.076    -0.235    u_inst_shift_reg/r_shift_reg_data_reg[33]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.052    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 5.986ns (69.819%)  route 2.588ns (30.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[31])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[31]
                         net (fo=1, routed)           2.588     4.306    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.839 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.839    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 5.977ns (69.787%)  route 2.588ns (30.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[26])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[26]
                         net (fo=1, routed)           2.588     4.306    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.523     7.829 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.829    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 5.973ns (70.046%)  route 2.554ns (29.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[25]
                         net (fo=1, routed)           2.554     4.273    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.519     7.792 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.792    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 5.965ns (70.025%)  route 2.553ns (29.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[28])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[28]
                         net (fo=1, routed)           2.553     4.272    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         3.511     7.783 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.783    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 5.967ns (70.262%)  route 2.526ns (29.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[30]
                         net (fo=1, routed)           2.526     4.244    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         3.513     7.757 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.757    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 5.986ns (70.994%)  route 2.446ns (29.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[27]
                         net (fo=1, routed)           2.446     4.164    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.532     7.697 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.697    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 5.972ns (71.454%)  route 2.386ns (28.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[24]
                         net (fo=1, routed)           2.386     4.105    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.518     7.623 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.623    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 5.968ns (71.822%)  route 2.342ns (28.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[29]
                         net (fo=1, routed)           2.342     4.060    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.514     7.575 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.575    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.983ns (63.390%)  route 2.300ns (36.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.621    -0.720    clk
    SLICE_X34Y18         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  r_led_reg[0]/Q
                         net (fo=1, routed)           2.300     2.036    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     5.563 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.563    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.968ns (68.483%)  route 1.826ns (31.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.626    -0.715    clk
    SLICE_X38Y16         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.259 r  r_led_reg[1]/Q
                         net (fo=1, routed)           1.826     1.568    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     5.080 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.080    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.355ns (80.305%)  route 0.332ns (19.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    clk
    SLICE_X41Y17         FDSE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDSE (Prop_fdse_C_Q)         0.141    -0.362 r  r_led_reg[2]/Q
                         net (fo=1, routed)           0.332    -0.029    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     1.185 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.185    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.354ns (76.749%)  route 0.410ns (23.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X38Y16         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  r_led_reg[1]/Q
                         net (fo=1, routed)           0.410     0.050    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     1.263 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.263    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.611%)  route 0.626ns (31.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.585    -0.505    clk
    SLICE_X34Y18         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  r_led_reg[0]/Q
                         net (fo=1, routed)           0.626     0.262    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.490 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.801ns (73.697%)  route 0.643ns (26.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[29]
                         net (fo=1, routed)           0.643     0.741    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.216     1.957 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.957    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.804ns (72.690%)  route 0.678ns (27.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[24]
                         net (fo=1, routed)           0.678     0.777    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.219     1.996 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.996    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.799ns (71.149%)  route 0.730ns (28.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[30]
                         net (fo=1, routed)           0.730     0.828    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         1.214     2.043 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.043    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.818ns (71.330%)  route 0.731ns (28.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[27]
                         net (fo=1, routed)           0.731     0.830    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.233     2.063 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.063    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.797ns (70.378%)  route 0.756ns (29.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[28])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[28]
                         net (fo=1, routed)           0.756     0.855    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         1.212     2.067 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.067    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.805ns (70.418%)  route 0.758ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[25]
                         net (fo=1, routed)           0.758     0.857    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.220     2.077 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.077    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.809ns (69.666%)  route 0.788ns (30.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[26])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[26]
                         net (fo=1, routed)           0.788     0.886    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         1.224     2.110 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.110    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 5.986ns (69.819%)  route 2.588ns (30.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[31])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[31]
                         net (fo=1, routed)           2.588     4.306    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.839 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.839    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 5.977ns (69.787%)  route 2.588ns (30.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[26])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[26]
                         net (fo=1, routed)           2.588     4.306    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.523     7.829 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.829    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 5.973ns (70.046%)  route 2.554ns (29.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[25]
                         net (fo=1, routed)           2.554     4.273    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.519     7.792 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.792    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 5.965ns (70.025%)  route 2.553ns (29.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[28])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[28]
                         net (fo=1, routed)           2.553     4.272    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         3.511     7.783 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.783    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 5.967ns (70.262%)  route 2.526ns (29.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[30]
                         net (fo=1, routed)           2.526     4.244    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         3.513     7.757 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.757    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 5.986ns (70.994%)  route 2.446ns (29.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[27]
                         net (fo=1, routed)           2.446     4.164    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.532     7.697 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.697    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 5.972ns (71.454%)  route 2.386ns (28.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[24]
                         net (fo=1, routed)           2.386     4.105    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.518     7.623 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.623    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 5.968ns (71.822%)  route 2.342ns (28.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.606    -0.735    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      2.454     1.719 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[29]
                         net (fo=1, routed)           2.342     4.060    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.514     7.575 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.575    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.983ns (63.390%)  route 2.300ns (36.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.621    -0.720    clk
    SLICE_X34Y18         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  r_led_reg[0]/Q
                         net (fo=1, routed)           2.300     2.036    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     5.563 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.563    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.968ns (68.483%)  route 1.826ns (31.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.626    -0.715    clk
    SLICE_X38Y16         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.259 r  r_led_reg[1]/Q
                         net (fo=1, routed)           1.826     1.568    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     5.080 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.080    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.355ns (80.305%)  route 0.332ns (19.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.587    -0.503    clk
    SLICE_X41Y17         FDSE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDSE (Prop_fdse_C_Q)         0.141    -0.362 r  r_led_reg[2]/Q
                         net (fo=1, routed)           0.332    -0.029    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     1.185 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.185    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.354ns (76.749%)  route 0.410ns (23.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.588    -0.502    clk
    SLICE_X38Y16         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  r_led_reg[1]/Q
                         net (fo=1, routed)           0.410     0.050    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     1.263 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.263    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.369ns (68.611%)  route 0.626ns (31.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.585    -0.505    clk
    SLICE_X34Y18         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  r_led_reg[0]/Q
                         net (fo=1, routed)           0.626     0.262    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.490 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.801ns (73.697%)  route 0.643ns (26.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[29]
                         net (fo=1, routed)           0.643     0.741    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.216     1.957 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.957    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.804ns (72.690%)  route 0.678ns (27.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[24]
                         net (fo=1, routed)           0.678     0.777    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.219     1.996 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.996    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.799ns (71.149%)  route 0.730ns (28.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[30]
                         net (fo=1, routed)           0.730     0.828    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         1.214     2.043 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.043    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.818ns (71.330%)  route 0.731ns (28.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[27]
                         net (fo=1, routed)           0.731     0.830    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.233     2.063 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.063    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.797ns (70.378%)  route 0.756ns (29.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[28])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[28]
                         net (fo=1, routed)           0.756     0.855    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         1.212     2.067 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.067    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.805ns (70.418%)  route 0.758ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[25]
                         net (fo=1, routed)           0.758     0.857    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.220     2.077 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.077    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.809ns (69.666%)  route 0.788ns (30.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.603    -0.486    u_PP_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_PP_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[26])
                                                      0.585     0.099 r  u_PP_RAM_2Port/r_Mem_reg/DOBDO[26]
                         net (fo=1, routed)           0.788     0.886    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         1.224     2.110 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.110    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.665    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.324 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.700ns (31.150%)  route 3.758ns (68.850%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.604     5.057    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.181 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.154     5.335    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.459 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.508    -1.325    u_uart_rx/CLK
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.602ns (30.888%)  route 3.585ns (69.112%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.585     5.038    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.150     5.188 r  u_uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.188    u_uart_rx/r_data0_in[4]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.266ns (14.502%)  route 1.565ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.565     1.786    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  u_uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_uart_rx/r_data0_in[0]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.221ns (12.039%)  route 1.611ns (87.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.611     1.832    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.264ns (14.045%)  route 1.613ns (85.955%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.613     1.833    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.043     1.876 r  u_uart_rx/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_uart_rx/r_data0_in[6]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.266ns (14.136%)  route 1.613ns (85.864%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.613     1.833    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  u_uart_rx/r_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u_uart_rx/r_data0_in[5]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.266ns (13.577%)  route 1.690ns (86.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  u_uart_rx/r_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_uart_rx/r_data0_in[1]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.267ns (13.621%)  route 1.690ns (86.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.046     1.957 r  u_uart_rx/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    u_uart_rx/r_data0_in[2]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.265ns (13.381%)  route 1.712ns (86.619%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.712     1.933    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.044     1.977 r  u_uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_uart_rx/r_data0_in[4]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.266ns (13.424%)  route 1.712ns (86.576%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.712     1.933    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  u_uart_rx/r_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.978    u_uart_rx/r_data0_in[3]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.311ns (14.959%)  route 1.765ns (85.041%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.713     1.934    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.979 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.052     2.031    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.266ns (12.791%)  route 1.810ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.120     2.076    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.700ns (31.150%)  route 3.758ns (68.850%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.604     5.057    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.181 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.154     5.335    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.459 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.459    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.508    -1.325    u_uart_rx/CLK
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.576ns (28.894%)  route 3.879ns (71.106%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.539     4.992    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.116 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.340     5.456    u_uart_rx/r_data
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.602ns (30.888%)  route 3.585ns (69.112%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.585     5.038    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.150     5.188 r  u_uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.188    u_uart_rx/r_data0_in[4]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.509    -1.324    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.266ns (14.502%)  route 1.565ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.565     1.786    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  u_uart_rx/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_uart_rx/r_data0_in[0]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.221ns (12.039%)  route 1.611ns (87.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.611     1.832    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.264ns (14.045%)  route 1.613ns (85.955%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.613     1.833    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.043     1.876 r  u_uart_rx/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_uart_rx/r_data0_in[6]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.266ns (14.136%)  route 1.613ns (85.864%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.613     1.833    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  u_uart_rx/r_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u_uart_rx/r_data0_in[5]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.266ns (13.577%)  route 1.690ns (86.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  u_uart_rx/r_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_uart_rx/r_data0_in[1]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.267ns (13.621%)  route 1.690ns (86.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.046     1.957 r  u_uart_rx/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    u_uart_rx/r_data0_in[2]
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.265ns (13.381%)  route 1.712ns (86.619%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.712     1.933    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.044     1.977 r  u_uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_uart_rx/r_data0_in[4]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.266ns (13.424%)  route 1.712ns (86.576%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.712     1.933    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  u_uart_rx/r_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.978    u_uart_rx/r_data0_in[3]
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X36Y14         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.311ns (14.959%)  route 1.765ns (85.041%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.713     1.934    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.979 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.052     2.031    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.857    -0.736    u_uart_rx/CLK
    SLICE_X37Y15         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.266ns (12.791%)  route 1.810ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          1.690     1.911    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.120     2.076    u_uart_rx/r_data
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.858    -0.735    u_uart_rx/CLK
    SLICE_X37Y14         FDRE                                         r  u_uart_rx/r_data_reg[0]/C





