{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 16:28:20 2016 " "Info: Processing started: Wed Oct 12 16:28:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off oscila -c oscila --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off oscila -c oscila --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register counter:Prescaler\|COUNT_OUT\[22\] register counter:Prescaler\|COUNT_OUT\[9\] 153.63 MHz 6.509 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 153.63 MHz between source register \"counter:Prescaler\|COUNT_OUT\[22\]\" and destination register \"counter:Prescaler\|COUNT_OUT\[9\]\" (period= 6.509 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.233 ns + Longest register register " "Info: + Longest register to register delay is 6.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Prescaler\|COUNT_OUT\[22\] 1 REG LCFF_X8_Y5_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N19; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.651 ns) 2.195 ns counter:Prescaler\|Equal0~6 2 COMB LCCOMB_X7_Y1_N8 1 " "Info: 2: + IC(1.544 ns) + CELL(0.651 ns) = 2.195 ns; Loc. = LCCOMB_X7_Y1_N8; Fanout = 1; COMB Node = 'counter:Prescaler\|Equal0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { counter:Prescaler|COUNT_OUT[22] counter:Prescaler|Equal0~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 3.478 ns counter:Prescaler\|Equal0~7 3 COMB LCCOMB_X8_Y5_N28 2 " "Info: 3: + IC(1.077 ns) + CELL(0.206 ns) = 3.478 ns; Loc. = LCCOMB_X8_Y5_N28; Fanout = 2; COMB Node = 'counter:Prescaler\|Equal0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { counter:Prescaler|Equal0~6 counter:Prescaler|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.370 ns) 4.534 ns counter:Prescaler\|COUNT_OUT\[5\]~106 4 COMB LCCOMB_X8_Y5_N30 26 " "Info: 4: + IC(0.686 ns) + CELL(0.370 ns) = 4.534 ns; Loc. = LCCOMB_X8_Y5_N30; Fanout = 26; COMB Node = 'counter:Prescaler\|COUNT_OUT\[5\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { counter:Prescaler|Equal0~7 counter:Prescaler|COUNT_OUT[5]~106 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.660 ns) 6.233 ns counter:Prescaler\|COUNT_OUT\[9\] 5 REG LCFF_X8_Y6_N25 3 " "Info: 5: + IC(1.039 ns) + CELL(0.660 ns) = 6.233 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 30.27 % ) " "Info: Total cell delay = 1.887 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.346 ns ( 69.73 % ) " "Info: Total interconnect delay = 4.346 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { counter:Prescaler|COUNT_OUT[22] counter:Prescaler|Equal0~6 counter:Prescaler|Equal0~7 counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { counter:Prescaler|COUNT_OUT[22] {} counter:Prescaler|Equal0~6 {} counter:Prescaler|Equal0~7 {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 1.544ns 1.077ns 0.686ns 1.039ns } { 0.000ns 0.651ns 0.206ns 0.370ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.726 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns counter:Prescaler\|COUNT_OUT\[9\] 3 REG LCFF_X8_Y6_N25 3 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.738 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns counter:Prescaler\|COUNT_OUT\[22\] 3 REG LCFF_X8_Y5_N19 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X8_Y5_N19; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { counter:Prescaler|COUNT_OUT[22] counter:Prescaler|Equal0~6 counter:Prescaler|Equal0~7 counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { counter:Prescaler|COUNT_OUT[22] {} counter:Prescaler|Equal0~6 {} counter:Prescaler|Equal0~7 {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 1.544ns 1.077ns 0.686ns 1.039ns } { 0.000ns 0.651ns 0.206ns 0.370ns 0.660ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:Prescaler\|COUNT_OUT\[9\] SRST CLK 7.172 ns register " "Info: tsu for register \"counter:Prescaler\|COUNT_OUT\[9\]\" (data pin = \"SRST\", clock pin = \"CLK\") is 7.172 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.938 ns + Longest pin register " "Info: + Longest pin to register delay is 9.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 7; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.651 ns) + CELL(0.623 ns) 8.239 ns counter:Prescaler\|COUNT_OUT\[5\]~106 2 COMB LCCOMB_X8_Y5_N30 26 " "Info: 2: + IC(6.651 ns) + CELL(0.623 ns) = 8.239 ns; Loc. = LCCOMB_X8_Y5_N30; Fanout = 26; COMB Node = 'counter:Prescaler\|COUNT_OUT\[5\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.660 ns) 9.938 ns counter:Prescaler\|COUNT_OUT\[9\] 3 REG LCFF_X8_Y6_N25 3 " "Info: 3: + IC(1.039 ns) + CELL(0.660 ns) = 9.938 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.248 ns ( 22.62 % ) " "Info: Total cell delay = 2.248 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.690 ns ( 77.38 % ) " "Info: Total interconnect delay = 7.690 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { SRST {} SRST~combout {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 6.651ns 1.039ns } { 0.000ns 0.965ns 0.623ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.726 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns counter:Prescaler\|COUNT_OUT\[9\] 3 REG LCFF_X8_Y6_N25 3 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X8_Y6_N25; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { SRST {} SRST~combout {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 6.651ns 1.039ns } { 0.000ns 0.965ns 0.623ns 0.660ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[9] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DISPLAY1\[0\] counter:COUNTER_10_S\|COUNT_OUT\[0\] 11.062 ns register " "Info: tco from clock \"CLK\" to destination pin \"DISPLAY1\[0\]\" through register \"counter:COUNTER_10_S\|COUNT_OUT\[0\]\" is 11.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.719 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.719 ns counter:COUNTER_10_S\|COUNT_OUT\[0\] 3 REG LCFF_X9_Y7_N15 9 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X9_Y7_N15; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.95 % ) " "Info: Total cell delay = 1.766 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.953 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.039 ns + Longest register pin " "Info: + Longest register to pin delay is 8.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:COUNTER_10_S\|COUNT_OUT\[0\] 1 REG LCFF_X9_Y7_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N15; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.370 ns) 2.824 ns bcd7seg:BCD7SEG_10S\|Mux6~0 2 COMB LCCOMB_X17_Y2_N4 1 " "Info: 2: + IC(2.454 ns) + CELL(0.370 ns) = 2.824 ns; Loc. = LCCOMB_X17_Y2_N4; Fanout = 1; COMB Node = 'bcd7seg:BCD7SEG_10S\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/bcd7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(3.256 ns) 8.039 ns DISPLAY1\[0\] 3 PIN PIN_71 0 " "Info: 3: + IC(1.959 ns) + CELL(3.256 ns) = 8.039 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'DISPLAY1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 45.11 % ) " "Info: Total cell delay = 3.626 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 54.89 % ) " "Info: Total interconnect delay = 4.413 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.039 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.039 ns" { counter:COUNTER_10_S|COUNT_OUT[0] {} bcd7seg:BCD7SEG_10S|Mux6~0 {} DISPLAY1[0] {} } { 0.000ns 2.454ns 1.959ns } { 0.000ns 0.370ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.039 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.039 ns" { counter:COUNTER_10_S|COUNT_OUT[0] {} bcd7seg:BCD7SEG_10S|Mux6~0 {} DISPLAY1[0] {} } { 0.000ns 2.454ns 1.959ns } { 0.000ns 0.370ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:Counter_1s\|TC SRST CLK -5.060 ns register " "Info: th for register \"counter:Counter_1s\|TC\" (data pin = \"SRST\", clock pin = \"CLK\") is -5.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.719 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.719 ns counter:Counter_1s\|TC 3 REG LCFF_X9_Y7_N23 2 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X9_Y7_N23; Fanout = 2; REG Node = 'counter:Counter_1s\|TC'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK~clkctrl counter:Counter_1s|TC } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.95 % ) " "Info: Total cell delay = 1.766 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.953 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl counter:Counter_1s|TC } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|TC {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.085 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 7; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.642 ns) + CELL(0.370 ns) 7.977 ns counter:Counter_1s\|TC~2 2 COMB LCCOMB_X9_Y7_N22 1 " "Info: 2: + IC(6.642 ns) + CELL(0.370 ns) = 7.977 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'counter:Counter_1s\|TC~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { SRST counter:Counter_1s|TC~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.085 ns counter:Counter_1s\|TC 3 REG LCFF_X9_Y7_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.085 ns; Loc. = LCFF_X9_Y7_N23; Fanout = 2; REG Node = 'counter:Counter_1s\|TC'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:Counter_1s|TC~2 counter:Counter_1s|TC } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 17.85 % ) " "Info: Total cell delay = 1.443 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.642 ns ( 82.15 % ) " "Info: Total interconnect delay = 6.642 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.085 ns" { SRST counter:Counter_1s|TC~2 counter:Counter_1s|TC } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.085 ns" { SRST {} SRST~combout {} counter:Counter_1s|TC~2 {} counter:Counter_1s|TC {} } { 0.000ns 0.000ns 6.642ns 0.000ns } { 0.000ns 0.965ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl counter:Counter_1s|TC } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|TC {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.085 ns" { SRST counter:Counter_1s|TC~2 counter:Counter_1s|TC } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.085 ns" { SRST {} SRST~combout {} counter:Counter_1s|TC~2 {} counter:Counter_1s|TC {} } { 0.000ns 0.000ns 6.642ns 0.000ns } { 0.000ns 0.965ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 16:28:20 2016 " "Info: Processing ended: Wed Oct 12 16:28:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
