{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513124868217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513124868221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 18:27:48 2017 " "Processing started: Tue Dec 12 18:27:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513124868221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513124868221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513124868221 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513124868627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maskonepath.sv 1 1 " "Found 1 design units, including 1 entities, in source file maskonepath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MaskOnePath " "Found entity 1: MaskOnePath" {  } { { "MaskOnePath.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masklayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file masklayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MaskLayer " "Found entity 1: MaskLayer" {  } { { "MaskLayer.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageReg " "Found entity 1: ImageReg" {  } { { "ImageReg.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageread.sv 1 1 " "Found 1 design units, including 1 entities, in source file imageread.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageRead " "Found entity 1: ImageRead" {  } { { "ImageRead.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "confidencereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file confidencereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConfidenceReg " "Found entity 1: ConfidenceReg" {  } { { "ConfidenceReg.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Controller VGA_Controller.v(25) " "Verilog Module Declaration warning at VGA_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Controller\"" {  } { { "VGA_Controller.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_CCD.v(465) " "Verilog HDL Module Instantiation warning at DE2_CCD.v(465): ignored dangling comma in List of Port Connections" {  } { { "DE2_CCD.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v" 465 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877256 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE2_CCD.sv " "Can't analyze file -- file DE2_CCD.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file imageprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcess " "Found entity 1: ImageProcess" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_DATA DE2_CCD.v(311) " "Verilog HDL Implicit Net warning at DE2_CCD.v(311): created implicit net for \"OTG_DATA\"" {  } { { "DE2_CCD.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513124877272 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513124877319 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513124877319 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1513124877319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImageProcess " "Elaborating entity \"ImageProcess\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513124877366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageRead ImageRead:myImageRead " "Elaborating entity \"ImageRead\" for hierarchy \"ImageRead:myImageRead\"" {  } { { "ImageProcess.sv" "myImageRead" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513124893044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageRead.sv(12) " "Verilog HDL assignment warning at ImageRead.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "ImageRead.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513124893138 "|DE2_CCD|ImageRead:myImageRead"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageRead.sv(13) " "Verilog HDL assignment warning at ImageRead.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "ImageRead.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513124893138 "|DE2_CCD|ImageRead:myImageRead"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageReg ImageRead:myImageRead\|ImageReg:myImageArray " "Elaborating entity \"ImageReg\" for hierarchy \"ImageRead:myImageRead\|ImageReg:myImageArray\"" {  } { { "ImageRead.sv" "myImageArray" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513124893138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaskLayer MaskLayer:myMaskLayer " "Elaborating entity \"MaskLayer\" for hierarchy \"MaskLayer:myMaskLayer\"" {  } { { "ImageProcess.sv" "myMaskLayer" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513124893497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaskOnePath MaskLayer:myMaskLayer\|MaskOnePath:Mask1 " "Elaborating entity \"MaskOnePath\" for hierarchy \"MaskLayer:myMaskLayer\|MaskOnePath:Mask1\"" {  } { { "MaskLayer.sv" "Mask1" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513124893654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConfidenceReg MaskLayer:myMaskLayer\|ConfidenceReg:ConfReg1 " "Elaborating entity \"ConfidenceReg\" for hierarchy \"MaskLayer:myMaskLayer\|ConfidenceReg:ConfReg1\"" {  } { { "MaskLayer.sv" "ConfReg1" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513124893716 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_BLK\[0\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_BLK\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_BLK\[0\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_BLK\[1\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_BLK\[1\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_BLK\[1\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_BLK\[2\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_BLK\[2\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_BLK\[2\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_BLK\[3\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_BLK\[3\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_BLK\[3\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_BLK\[4\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_BLK\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_BLK\[4\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_WHT\[0\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_WHT\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_WHT\[0\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_WHT\[1\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_WHT\[1\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_WHT\[1\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_WHT\[2\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_WHT\[2\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_WHT\[2\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_WHT\[3\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_WHT\[3\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_WHT\[3\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MaskLayer:myMaskLayer\|eachConfidence_WHT\[4\]\[10\] " "Net \"MaskLayer:myMaskLayer\|eachConfidence_WHT\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "MaskLayer.sv" "eachConfidence_WHT\[4\]\[10\]" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1513124915193 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513124984231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513125001578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513125002921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125002921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[6\] " "No output dependent on input pin \"pixval\[6\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[5\] " "No output dependent on input pin \"pixval\[5\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[4\] " "No output dependent on input pin \"pixval\[4\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[3\] " "No output dependent on input pin \"pixval\[3\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[2\] " "No output dependent on input pin \"pixval\[2\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[1\] " "No output dependent on input pin \"pixval\[1\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pixval\[0\] " "No output dependent on input pin \"pixval\[0\]\"" {  } { { "ImageProcess.sv" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513125003828 "|ImageProcess|pixval[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513125003828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15636 " "Implemented 15636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513125003828 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513125003828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15599 " "Implemented 15599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513125003828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513125003828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513125003890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 18:30:03 2017 " "Processing ended: Tue Dec 12 18:30:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513125003890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513125003890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513125003890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513125003890 ""}
