

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Fri Mar  6 02:40:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flatten_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  993|  993|  993|  993|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- IFM     |  992|  992|        62|          -|          -|    16|    no    |
        | + ROW    |   60|   60|        12|          -|          -|     5|    no    |
        |  ++ COL  |   10|   10|         2|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    171|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      90|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      90|    258|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_261_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln12_3_fu_184_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln12_4_fu_212_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln12_5_fu_229_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln12_6_fu_251_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln12_fu_202_p2    |     +    |      0|  0|  15|           9|           3|
    |c_fu_241_p2           |     +    |      0|  0|  12|           3|           1|
    |idx_fu_162_p2         |     +    |      0|  0|  15|           9|           5|
    |ifm_fu_156_p2         |     +    |      0|  0|  15|           5|           1|
    |r_fu_196_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln10_fu_190_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln11_fu_235_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_150_p2    |   icmp   |      0|  0|  11|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 171|          85|          60|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |c_0_reg_139    |   9|          2|    3|          6|
    |idx_0_reg_94   |   9|          2|    9|         18|
    |idx_1_reg_106  |   9|          2|    9|         18|
    |idx_2_reg_128  |   9|          2|    9|         18|
    |ifm_0_reg_83   |   9|          2|    5|         10|
    |r_0_reg_117    |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  87|         18|   39|         82|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln12_3_reg_285  |   8|   0|    8|          0|
    |add_ln12_5_reg_303  |  10|   0|   10|          0|
    |add_ln12_reg_298    |   9|   0|    9|          0|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |c_0_reg_139         |   3|   0|    3|          0|
    |c_reg_311           |   3|   0|    3|          0|
    |idx_0_reg_94        |   9|   0|    9|          0|
    |idx_1_reg_106       |   9|   0|    9|          0|
    |idx_2_reg_128       |   9|   0|    9|          0|
    |idx_reg_280         |   9|   0|    9|          0|
    |ifm_0_reg_83        |   5|   0|    5|          0|
    |ifm_reg_275         |   5|   0|    5|          0|
    |r_0_reg_117         |   3|   0|    3|          0|
    |r_reg_293           |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  90|   0|   90|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    flatten   | return value |
|in_r_address0   | out |    9|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    9|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %in_r) nounwind, !map !14"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %out_r) nounwind, !map !21"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @flatten_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [flatten_Alg.cpp:9]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ifm_0 = phi i5 [ 0, %0 ], [ %ifm, %IFM_end ]"   --->   Operation 10 'phi' 'ifm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%idx_0 = phi i9 [ 0, %0 ], [ %idx, %IFM_end ]"   --->   Operation 11 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %ifm_0, -16" [flatten_Alg.cpp:9]   --->   Operation 12 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%ifm = add i5 %ifm_0, 1" [flatten_Alg.cpp:9]   --->   Operation 14 'add' 'ifm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %5, label %IFM_begin" [flatten_Alg.cpp:9]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [flatten_Alg.cpp:9]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [flatten_Alg.cpp:9]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%idx = add i9 %idx_0, 25" [flatten_Alg.cpp:12]   --->   Operation 18 'add' 'idx' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %ifm_0 to i8" [flatten_Alg.cpp:12]   --->   Operation 19 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ifm_0, i2 0)" [flatten_Alg.cpp:12]   --->   Operation 20 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %tmp_2 to i8" [flatten_Alg.cpp:12]   --->   Operation 21 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln12_3 = add i8 %zext_ln12, %zext_ln12_1" [flatten_Alg.cpp:12]   --->   Operation 22 'add' 'add_ln12_3' <Predicate = (!icmp_ln9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [flatten_Alg.cpp:10]   --->   Operation 23 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [flatten_Alg.cpp:16]   --->   Operation 24 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%idx_1 = phi i9 [ %idx_0, %IFM_begin ], [ %add_ln12, %ROW_end ]" [flatten_Alg.cpp:12]   --->   Operation 25 'phi' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %IFM_begin ], [ %r, %ROW_end ]"   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %r_0, -3" [flatten_Alg.cpp:10]   --->   Operation 27 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [flatten_Alg.cpp:10]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %IFM_end, label %ROW_begin" [flatten_Alg.cpp:10]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [flatten_Alg.cpp:10]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [flatten_Alg.cpp:10]   --->   Operation 32 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln12 = add i9 %idx_1, 5" [flatten_Alg.cpp:12]   --->   Operation 33 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i3 %r_0 to i8" [flatten_Alg.cpp:12]   --->   Operation 34 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln12_4 = add i8 %add_ln12_3, %zext_ln12_2" [flatten_Alg.cpp:12]   --->   Operation 35 'add' 'add_ln12_4' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i8 %add_ln12_4 to i10" [flatten_Alg.cpp:12]   --->   Operation 36 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln12_4, i2 0)" [flatten_Alg.cpp:12]   --->   Operation 37 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln12_5 = add i10 %zext_ln12_4, %p_shl1_cast" [flatten_Alg.cpp:12]   --->   Operation 38 'add' 'add_ln12_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [flatten_Alg.cpp:11]   --->   Operation 39 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [flatten_Alg.cpp:15]   --->   Operation 40 'specregionend' 'empty_5' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [flatten_Alg.cpp:9]   --->   Operation 41 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%idx_2 = phi i9 [ %idx_1, %ROW_begin ], [ %add_ln12_1, %4 ]" [flatten_Alg.cpp:12]   --->   Operation 42 'phi' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %ROW_begin ], [ %c, %4 ]"   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln11 = icmp eq i3 %c_0, -3" [flatten_Alg.cpp:11]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [flatten_Alg.cpp:11]   --->   Operation 46 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %ROW_end, label %4" [flatten_Alg.cpp:11]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i3 %c_0 to i10" [flatten_Alg.cpp:12]   --->   Operation 48 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln12_6 = add i10 %add_ln12_5, %zext_ln12_5" [flatten_Alg.cpp:12]   --->   Operation 49 'add' 'add_ln12_6' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i10 %add_ln12_6 to i64" [flatten_Alg.cpp:12]   --->   Operation 50 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [400 x float]* %in_r, i64 0, i64 %zext_ln12_6" [flatten_Alg.cpp:12]   --->   Operation 51 'getelementptr' 'in_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [flatten_Alg.cpp:12]   --->   Operation 52 'load' 'in_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [flatten_Alg.cpp:14]   --->   Operation 53 'specregionend' 'empty_4' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [flatten_Alg.cpp:10]   --->   Operation 54 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [flatten_Alg.cpp:11]   --->   Operation 55 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [flatten_Alg.cpp:12]   --->   Operation 56 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln12_1 = add i9 %idx_2, 1" [flatten_Alg.cpp:12]   --->   Operation 57 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i9 %idx_2 to i64" [flatten_Alg.cpp:12]   --->   Operation 58 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [400 x float]* %out_r, i64 0, i64 %zext_ln12_3" [flatten_Alg.cpp:12]   --->   Operation 59 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store float %in_load, float* %out_addr, align 4" [flatten_Alg.cpp:12]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %3" [flatten_Alg.cpp:11]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
br_ln9            (br               ) [ 011111]
ifm_0             (phi              ) [ 001000]
idx_0             (phi              ) [ 001111]
icmp_ln9          (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
ifm               (add              ) [ 011111]
br_ln9            (br               ) [ 000000]
specloopname_ln9  (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000111]
idx               (add              ) [ 011111]
zext_ln12         (zext             ) [ 000000]
tmp_2             (bitconcatenate   ) [ 000000]
zext_ln12_1       (zext             ) [ 000000]
add_ln12_3        (add              ) [ 000111]
br_ln10           (br               ) [ 001111]
ret_ln16          (ret              ) [ 000000]
idx_1             (phi              ) [ 000111]
r_0               (phi              ) [ 000100]
icmp_ln10         (icmp             ) [ 001111]
empty_2           (speclooptripcount) [ 000000]
r                 (add              ) [ 001111]
br_ln10           (br               ) [ 000000]
specloopname_ln10 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000011]
add_ln12          (add              ) [ 001111]
zext_ln12_2       (zext             ) [ 000000]
add_ln12_4        (add              ) [ 000000]
zext_ln12_4       (zext             ) [ 000000]
p_shl1_cast       (bitconcatenate   ) [ 000000]
add_ln12_5        (add              ) [ 000011]
br_ln11           (br               ) [ 001111]
empty_5           (specregionend    ) [ 000000]
br_ln9            (br               ) [ 011111]
idx_2             (phi              ) [ 000011]
c_0               (phi              ) [ 000010]
icmp_ln11         (icmp             ) [ 001111]
empty_3           (speclooptripcount) [ 000000]
c                 (add              ) [ 001111]
br_ln11           (br               ) [ 000000]
zext_ln12_5       (zext             ) [ 000000]
add_ln12_6        (add              ) [ 000000]
zext_ln12_6       (zext             ) [ 000000]
in_addr           (getelementptr    ) [ 000001]
empty_4           (specregionend    ) [ 000000]
br_ln10           (br               ) [ 001111]
specloopname_ln11 (specloopname     ) [ 000000]
in_load           (load             ) [ 000000]
add_ln12_1        (add              ) [ 001111]
zext_ln12_3       (zext             ) [ 000000]
out_addr          (getelementptr    ) [ 000000]
store_ln12        (store            ) [ 000000]
br_ln11           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="in_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="out_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="9" slack="0"/>
<pin id="73" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln12_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/5 "/>
</bind>
</comp>

<comp id="83" class="1005" name="ifm_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="1"/>
<pin id="85" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ifm_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="ifm_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="5" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ifm_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="idx_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="1"/>
<pin id="96" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="idx_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_0/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="idx_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="1"/>
<pin id="108" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="idx_1_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_1/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="r_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="r_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="idx_2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="1"/>
<pin id="130" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="idx_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="9" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_2/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="1"/>
<pin id="141" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="c_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln9_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ifm_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ifm/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="idx_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln12_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln12_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln12_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln12_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln12_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln12_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl1_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln12_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_5/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln11_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln12_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln12_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_6/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln12_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln12_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln12_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="ifm_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ifm "/>
</bind>
</comp>

<comp id="280" class="1005" name="idx_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln12_3_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="r_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln12_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln12_5_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="c_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="316" class="1005" name="in_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="add_ln12_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="50" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="63" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="115"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="106" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="87" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="87" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="98" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="87" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="87" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="168" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="121" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="121" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="109" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="121" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="212" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="221" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="143" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="143" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="143" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="265"><net_src comp="128" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="128" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="278"><net_src comp="156" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="283"><net_src comp="162" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="288"><net_src comp="184" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="296"><net_src comp="196" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="301"><net_src comp="202" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="306"><net_src comp="229" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="314"><net_src comp="241" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="319"><net_src comp="56" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="324"><net_src comp="261" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="131" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: flatten : in_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		ifm : 1
		br_ln9 : 2
		idx : 1
		zext_ln12 : 1
		tmp_2 : 1
		zext_ln12_1 : 2
		add_ln12_3 : 3
	State 3
		icmp_ln10 : 1
		r : 1
		br_ln10 : 2
		add_ln12 : 1
		zext_ln12_2 : 1
		add_ln12_4 : 2
		zext_ln12_4 : 3
		p_shl1_cast : 3
		add_ln12_5 : 4
	State 4
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln12_5 : 1
		add_ln12_6 : 2
		zext_ln12_6 : 3
		in_addr : 4
		in_load : 5
	State 5
		out_addr : 1
		store_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     ifm_fu_156     |    0    |    15   |
|          |     idx_fu_162     |    0    |    15   |
|          |  add_ln12_3_fu_184 |    0    |    15   |
|          |      r_fu_196      |    0    |    12   |
|    add   |   add_ln12_fu_202  |    0    |    15   |
|          |  add_ln12_4_fu_212 |    0    |    15   |
|          |  add_ln12_5_fu_229 |    0    |    14   |
|          |      c_fu_241      |    0    |    12   |
|          |  add_ln12_6_fu_251 |    0    |    14   |
|          |  add_ln12_1_fu_261 |    0    |    15   |
|----------|--------------------|---------|---------|
|          |   icmp_ln9_fu_150  |    0    |    11   |
|   icmp   |  icmp_ln10_fu_190  |    0    |    9    |
|          |  icmp_ln11_fu_235  |    0    |    9    |
|----------|--------------------|---------|---------|
|          |  zext_ln12_fu_168  |    0    |    0    |
|          | zext_ln12_1_fu_180 |    0    |    0    |
|          | zext_ln12_2_fu_208 |    0    |    0    |
|   zext   | zext_ln12_4_fu_217 |    0    |    0    |
|          | zext_ln12_5_fu_247 |    0    |    0    |
|          | zext_ln12_6_fu_256 |    0    |    0    |
|          | zext_ln12_3_fu_267 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_2_fu_172    |    0    |    0    |
|          | p_shl1_cast_fu_221 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   171   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln12_1_reg_321|    9   |
|add_ln12_3_reg_285|    8   |
|add_ln12_5_reg_303|   10   |
| add_ln12_reg_298 |    9   |
|    c_0_reg_139   |    3   |
|     c_reg_311    |    3   |
|   idx_0_reg_94   |    9   |
|   idx_1_reg_106  |    9   |
|   idx_2_reg_128  |    9   |
|    idx_reg_280   |    9   |
|   ifm_0_reg_83   |    5   |
|    ifm_reg_275   |    5   |
|  in_addr_reg_316 |    9   |
|    r_0_reg_117   |    3   |
|     r_reg_293    |    3   |
+------------------+--------+
|       Total      |   103  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   9  |   18   ||    9    |
|   idx_0_reg_94   |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   103  |   189  |
+-----------+--------+--------+--------+
