Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 02 11:48:31 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_ip_v1_0_control_sets_placed.rpt
| Design       : led_ip_v1_0
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal     |                         Enable Signal                         |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/axi_arready_i_1_n_0                    | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              2 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/axi_awready0                           | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              2 |
|  s_axi_aclk_IBUF_BUFG | s_axi_aresetn_IBUF                                            |                                           |                1 |              3 |
|  s_axi_aclk_IBUF_BUFG |                                                               |                                           |                3 |              6 |
|  s_axi_aclk_IBUF_BUFG |                                                               | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                5 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                    | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                   | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                1 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                    | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                2 |              8 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_1_n_0           |                                           |                5 |             16 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0_i_1_n_0    |                                           |                5 |             17 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0_i_1_n_0 |                                           |                5 |             17 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/kmd1/E[0]                              | led_ip_v1_0_S_AXI_inst/kmd1/SR[0]         |                9 |             32 |
|  s_axi_aclk_IBUF_BUFG | led_ip_v1_0_S_AXI_inst/kmd1/i[31]_i_2_n_0                     | led_ip_v1_0_S_AXI_inst/kmd1/i[31]_i_1_n_0 |                6 |             32 |
+-----------------------+---------------------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 6      |                     1 |
| 8      |                     9 |
| 16+    |                     5 |
+--------+-----------------------+


