<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilfpga: XFpga_Write Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilfpga
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_fpga___write.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XFpga_Write Struct Reference<div class="ingroups"><a class="el" href="group__xilfpga__versal.html">XilFPGA APIs for Versal Adaptive SoCs</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure to store the PL Write Image details.  
 <a href="struct_x_fpga___write.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab3ba8d05e4395ac2f404282ac8acd2ca"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_fpga___write.html#ab3ba8d05e4395ac2f404282ac8acd2ca">BitstreamAddr</a></td></tr>
<tr class="memdesc:ab3ba8d05e4395ac2f404282ac8acd2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitstream image base address for Normal PDI LOAD.  <a href="#ab3ba8d05e4395ac2f404282ac8acd2ca">More...</a><br/></td></tr>
<tr class="separator:ab3ba8d05e4395ac2f404282ac8acd2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a67375da15c7c9b5ba870fae38bf434"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_fpga___write.html#a6a67375da15c7c9b5ba870fae38bf434">KeyAddr</a></td></tr>
<tr class="memdesc:a6a67375da15c7c9b5ba870fae38bf434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unused.  <a href="#a6a67375da15c7c9b5ba870fae38bf434">More...</a><br/></td></tr>
<tr class="separator:a6a67375da15c7c9b5ba870fae38bf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17c38a1a35ad02470377430f894e403"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_fpga___write.html#af17c38a1a35ad02470377430f894e403">Size</a></td></tr>
<tr class="memdesc:af17c38a1a35ad02470377430f894e403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unused.  <a href="#af17c38a1a35ad02470377430f894e403">More...</a><br/></td></tr>
<tr class="separator:af17c38a1a35ad02470377430f894e403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3213fec12e94e571eadb705e21efe982"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_fpga___write.html#a3213fec12e94e571eadb705e21efe982">Flags</a></td></tr>
<tr class="memdesc:a3213fec12e94e571eadb705e21efe982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the type of bitstream file: BIT(0) - Bitstream type; 0 - Normal PDI Load , 1 - Deferred PDI Load.  <a href="#a3213fec12e94e571eadb705e21efe982">More...</a><br/></td></tr>
<tr class="separator:a3213fec12e94e571eadb705e21efe982"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure to store the PL Write Image details. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ab3ba8d05e4395ac2f404282ac8acd2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XFpga_Write::BitstreamAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitstream image base address for Normal PDI LOAD. </p>

<p>Referenced by <a class="el" href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load()</a>, <a class="el" href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage()</a>, and <a class="el" href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl()</a>.</p>

</div>
</div>
<a class="anchor" id="a3213fec12e94e571eadb705e21efe982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_Write::Flags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the type of bitstream file: BIT(0) - Bitstream type; 0 - Normal PDI Load , 1 - Deferred PDI Load. </p>

<p>Referenced by <a class="el" href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load()</a>, <a class="el" href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage()</a>, and <a class="el" href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a67375da15c7c9b5ba870fae38bf434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XFpga_Write::KeyAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unused. </p>

<p>Referenced by <a class="el" href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load()</a>, <a class="el" href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage()</a>, and <a class="el" href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl()</a>.</p>

</div>
</div>
<a class="anchor" id="af17c38a1a35ad02470377430f894e403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_Write::Size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unused. </p>

<p>Referenced by <a class="el" href="group__xilfpga__zynq__versal.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load()</a>, <a class="el" href="group__xilfpga__zynq__versal.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage()</a>, and <a class="el" href="group__xilfpga__zynq__versal.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
