============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:45 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:46 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:46 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:46 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:46 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (47109 ps) Setup Check with Pin text_out_stage9_reg[124]/clk->d
          Group: C2C
     Startpoint: (R) text_out_stage8_reg[80]/clk
          Clock: (R) clk
       Endpoint: (R) text_out_stage9_reg[124]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-      88                  
     Required Time:=   49912                  
      Launch Clock:-       0                  
         Data Path:-    2803                  
             Slack:=   47109                  

#----------------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc     Edge      Cell           Power    Fanout Load Trans Delay Arrival Instance 
#                                                                          Domain          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  text_out_stage8_reg[80]/clk   -       -         R     (arrival)        pd_SOC_TOP   1541    -     0     -       0    (-,-) 
  text_out_stage8_reg[80]/q     (u)     clk->q    F     unmapped_d_flop  pd_SOC_TOP      9 19.8     0   444     444    (-,-) 
  us11_round9/ctl_a_49_7/g776/z (u)     in_0->z   R     unmapped_not     pd_SOC_TOP      8 17.6     0    96     541    (-,-) 
  us11_round9/ctl_a_49_7/g44/z  (u)     in_3->z   F     unmapped_nand4   pd_SOC_TOP     16 35.2     0   234     775    (-,-) 
  us11_round9/ctl_a_49_7/g765/z (u)     in_0->z   R     unmapped_nor2    pd_SOC_TOP      8 17.6     0   121     896    (-,-) 
  us11_round9/mux_d_49_7/g1/z   (u)     sel254->z R     unmapped_mux512  pd_SOC_TOP      8 17.6     0  1188    2084    (-,-) 
  g5916/z                       (u)     in_1->z   R     unmapped_xor2    pd_SOC_TOP      2  4.4     0   131    2214    (-,-) 
  g1122/g5/z                    (u)     in_1->z   R     unmapped_xor2    pd_SOC_TOP      1  2.2     0   118    2332    (-,-) 
  g1123/g5/z                    (u)     in_0->z   R     unmapped_xor2    pd_SOC_TOP      1  2.2     0   118    2450    (-,-) 
  g1124/g5/z                    (u)     in_0->z   R     unmapped_xor2    pd_SOC_TOP      1  2.2     0   118    2568    (-,-) 
  g1125/g5/z                    (u)     in_0->z   R     unmapped_xor2    pd_SOC_TOP      1  2.2     0   118    2686    (-,-) 
  g194/g5/z                     (u)     in_0->z   R     unmapped_xor2    pd_SOC_TOP      1  2.2     0   118    2803    (-,-) 
  text_out_stage9_reg[124]/d    -       -         R     unmapped_d_flop  pd_SOC_TOP      1    -     -     0    2803    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Dec 30 2023  01:13:48 pm
  Module:                 aes_cipher_top
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

