Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 31 17:04:34 2022
| Host         : acoustics-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_i/dna_0/inst/int_cntr_reg_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.057       -0.107                      3                 9358        0.011        0.000                      0                 9344        1.845        0.000                       0                  4416  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {1.750 3.750}        4.000           250.000         
  clk_out3_system_pll_0_0  {2.250 4.250}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0       -0.057       -0.107                      3                 9343        0.011        0.000                      0                 9343        3.020        0.000                       0                  4406  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clk_out3_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out1_system_pll_0_0        3.751        0.000                      0                    1        1.385        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.057ns,  Total Violation       -0.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac_0/inst/int_dat_a_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 4.553ns (58.563%)  route 3.222ns (41.437%))
  Logic Levels:           14  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  system_i/feedback_combined_0/inst/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    system_i/feedback_combined_0/inst/mul0_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.435 r  system_i/feedback_combined_0/inst/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.435    system_i/feedback_combined_0/inst/mul0_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.321 r  system_i/feedback_combined_0/inst/mul0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    system_i/feedback_combined_0/inst/mul0_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.013 f  system_i/feedback_combined_0/inst/mul0_carry__3/O[1]
                         net (fo=2, routed)           0.618     0.631    system_i/feedback_combined_0/inst/mul_reg__1[33]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.303     0.934 r  system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3/O
                         net (fo=1, routed)           0.000     0.934    system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.467 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/CO[3]
                         net (fo=1, routed)           0.000     1.467    system_i/feedback_combined_0/inst/cmpmul_carry__7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.584 r  system_i/feedback_combined_0/inst/cmpmul_carry__8/CO[3]
                         net (fo=1, routed)           0.000     1.584    system_i/feedback_combined_0/inst/cmpmul_carry__8_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.907 r  system_i/feedback_combined_0/inst/cmpmul_carry__9/O[1]
                         net (fo=1, routed)           0.709     2.616    system_i/feedback_combined_0/inst/cmpmul[41]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.306     2.922 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.922    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_i_3_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.806 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__2/O[1]
                         net (fo=1, routed)           0.679     4.486    system_i/feedback_combined_0/inst/M_AXIS_tdata0[13]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.303     4.789 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[13]_INST_0/O
                         net (fo=2, routed)           0.365     5.153    system_i/dac_0/inst/s_axis_tdata[13]
    SLICE_X17Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.500     5.656    system_i/dac_0/inst/aclk
    SLICE_X17Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[13]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)       -0.061     5.096    system_i/dac_0/inst/int_dat_a_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.096    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 4.434ns (57.348%)  route 3.298ns (42.652%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.329 f  system_i/feedback_combined_0/inst/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.602     0.273    system_i/feedback_combined_0/inst/mul_reg__1[21]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.303     0.576 r  system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.576    system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.109 r  system_i/feedback_combined_0/inst/cmpmul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.109    system_i/feedback_combined_0/inst/cmpmul_carry__4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  system_i/feedback_combined_0/inst/cmpmul_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.226    system_i/feedback_combined_0/inst/cmpmul_carry__5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  system_i/feedback_combined_0/inst/cmpmul_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.343    system_i/feedback_combined_0/inst/cmpmul_carry__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.666 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/O[1]
                         net (fo=1, routed)           0.704     2.370    system_i/feedback_combined_0/inst/cmpmul[33]
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.306     2.676 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.676    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.226 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.226    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.539 f  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/O[3]
                         net (fo=1, routed)           0.791     4.330    system_i/feedback_combined_0/inst/M_AXIS_tdata0[7]
    SLICE_X24Y44         LUT3 (Prop_lut3_I2_O)        0.306     4.636 f  system_i/feedback_combined_0/inst/M_AXIS_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.350     4.986    system_i/dac_0/inst/s_axis_tdata[7]
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  system_i/dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.110    system_i/dac_0/inst/int_dat_a_reg[7]_i_1_n_0
    SLICE_X25Y44         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.495     5.651    system_i/dac_0/inst/aclk
    SLICE_X25Y44         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism             -0.530     5.121    
                         clock uncertainty           -0.069     5.051    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.031     5.082    system_i/dac_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.553ns (58.677%)  route 3.206ns (41.323%))
  Logic Levels:           14  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  system_i/feedback_combined_0/inst/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    system_i/feedback_combined_0/inst/mul0_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.435 r  system_i/feedback_combined_0/inst/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.435    system_i/feedback_combined_0/inst/mul0_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.321 r  system_i/feedback_combined_0/inst/mul0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    system_i/feedback_combined_0/inst/mul0_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.013 f  system_i/feedback_combined_0/inst/mul0_carry__3/O[1]
                         net (fo=2, routed)           0.618     0.631    system_i/feedback_combined_0/inst/mul_reg__1[33]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.303     0.934 r  system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3/O
                         net (fo=1, routed)           0.000     0.934    system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.467 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/CO[3]
                         net (fo=1, routed)           0.000     1.467    system_i/feedback_combined_0/inst/cmpmul_carry__7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.584 r  system_i/feedback_combined_0/inst/cmpmul_carry__8/CO[3]
                         net (fo=1, routed)           0.000     1.584    system_i/feedback_combined_0/inst/cmpmul_carry__8_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.907 r  system_i/feedback_combined_0/inst/cmpmul_carry__9/O[1]
                         net (fo=1, routed)           0.709     2.616    system_i/feedback_combined_0/inst/cmpmul[41]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.306     2.922 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.922    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_i_3_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.472 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.472    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.806 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__2/O[1]
                         net (fo=1, routed)           0.679     4.486    system_i/feedback_combined_0/inst/M_AXIS_tdata0[13]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.303     4.789 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[13]_INST_0/O
                         net (fo=2, routed)           0.349     5.138    system_i/cic_1/U0/i_synth/decimator.decimation_filter/s_axis_data_tdata[13]
    SLICE_X17Y44         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.500     5.656    system_i/cic_1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[13]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.040     5.117    system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 4.310ns (56.671%)  route 3.295ns (43.329%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.329 f  system_i/feedback_combined_0/inst/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.602     0.273    system_i/feedback_combined_0/inst/mul_reg__1[21]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.303     0.576 r  system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.576    system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.109 r  system_i/feedback_combined_0/inst/cmpmul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.109    system_i/feedback_combined_0/inst/cmpmul_carry__4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  system_i/feedback_combined_0/inst/cmpmul_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.226    system_i/feedback_combined_0/inst/cmpmul_carry__5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  system_i/feedback_combined_0/inst/cmpmul_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.343    system_i/feedback_combined_0/inst/cmpmul_carry__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.666 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/O[1]
                         net (fo=1, routed)           0.704     2.370    system_i/feedback_combined_0/inst/cmpmul[33]
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.306     2.676 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.676    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.226 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.226    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.539 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/O[3]
                         net (fo=1, routed)           0.791     4.330    system_i/feedback_combined_0/inst/M_AXIS_tdata0[7]
    SLICE_X24Y44         LUT3 (Prop_lut3_I2_O)        0.306     4.636 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.348     4.984    system_i/cic_1/U0/i_synth/decimator.decimation_filter/s_axis_data_tdata[7]
    SLICE_X23Y43         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.495     5.651    system_i/cic_1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[7]/C
                         clock pessimism             -0.530     5.121    
                         clock uncertainty           -0.069     5.051    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)       -0.043     5.008    system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 4.232ns (54.821%)  route 3.488ns (45.179%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.338ns = ( 5.662 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.329 f  system_i/feedback_combined_0/inst/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.602     0.273    system_i/feedback_combined_0/inst/mul_reg__1[21]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.303     0.576 r  system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.576    system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.109 r  system_i/feedback_combined_0/inst/cmpmul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.109    system_i/feedback_combined_0/inst/cmpmul_carry__4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  system_i/feedback_combined_0/inst/cmpmul_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.226    system_i/feedback_combined_0/inst/cmpmul_carry__5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  system_i/feedback_combined_0/inst/cmpmul_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.343    system_i/feedback_combined_0/inst/cmpmul_carry__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.666 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/O[1]
                         net (fo=1, routed)           0.704     2.370    system_i/feedback_combined_0/inst/cmpmul[33]
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.306     2.676 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.676    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.226 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.226    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.465 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/O[2]
                         net (fo=1, routed)           0.717     4.183    system_i/feedback_combined_0/inst/M_AXIS_tdata0[6]
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.302     4.485 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[6]_INST_0/O
                         net (fo=2, routed)           0.614     5.098    system_i/cic_1/U0/i_synth/decimator.decimation_filter/s_axis_data_tdata[6]
    SLICE_X10Y42         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.506     5.662    system_i/cic_1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y42         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[6]/C
                         clock pessimism             -0.430     5.232    
                         clock uncertainty           -0.069     5.163    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.013     5.150    system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                          5.150    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 4.023ns (53.227%)  route 3.535ns (46.773%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.329 f  system_i/feedback_combined_0/inst/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.602     0.273    system_i/feedback_combined_0/inst/mul_reg__1[21]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.303     0.576 r  system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.576    system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.109 r  system_i/feedback_combined_0/inst/cmpmul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.109    system_i/feedback_combined_0/inst/cmpmul_carry__4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  system_i/feedback_combined_0/inst/cmpmul_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.226    system_i/feedback_combined_0/inst/cmpmul_carry__5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  system_i/feedback_combined_0/inst/cmpmul_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.343    system_i/feedback_combined_0/inst/cmpmul_carry__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.666 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/O[1]
                         net (fo=1, routed)           0.704     2.370    system_i/feedback_combined_0/inst/cmpmul[33]
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.306     2.676 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.676    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.256 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry/O[2]
                         net (fo=1, routed)           1.037     4.293    system_i/feedback_combined_0/inst/M_AXIS_tdata0[2]
    SLICE_X25Y44         LUT3 (Prop_lut3_I2_O)        0.302     4.595 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[2]_INST_0/O
                         net (fo=2, routed)           0.342     4.937    system_i/cic_1/U0/i_synth/decimator.decimation_filter/s_axis_data_tdata[2]
    SLICE_X24Y43         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.495     5.651    system_i/cic_1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X24Y43         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[2]/C
                         clock pessimism             -0.530     5.121    
                         clock uncertainty           -0.069     5.051    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)       -0.030     5.021    system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 4.340ns (56.522%)  route 3.338ns (43.478%))
  Logic Levels:           13  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.338ns = ( 5.662 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  system_i/feedback_combined_0/inst/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    system_i/feedback_combined_0/inst/mul0_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.435 r  system_i/feedback_combined_0/inst/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.435    system_i/feedback_combined_0/inst/mul0_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.321 r  system_i/feedback_combined_0/inst/mul0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    system_i/feedback_combined_0/inst/mul0_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.013 f  system_i/feedback_combined_0/inst/mul0_carry__3/O[1]
                         net (fo=2, routed)           0.618     0.631    system_i/feedback_combined_0/inst/mul_reg__1[33]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.303     0.934 r  system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3/O
                         net (fo=1, routed)           0.000     0.934    system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.467 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/CO[3]
                         net (fo=1, routed)           0.000     1.467    system_i/feedback_combined_0/inst/cmpmul_carry__7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.790 r  system_i/feedback_combined_0/inst/cmpmul_carry__8/O[1]
                         net (fo=1, routed)           0.704     2.494    system_i/feedback_combined_0/inst/cmpmul[37]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.306     2.800 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.800    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.350 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.350    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.589 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1/O[2]
                         net (fo=1, routed)           0.539     4.128    system_i/feedback_combined_0/inst/M_AXIS_tdata0[10]
    SLICE_X15Y41         LUT3 (Prop_lut3_I2_O)        0.302     4.430 r  system_i/feedback_combined_0/inst/M_AXIS_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.627     5.057    system_i/cic_1/U0/i_synth/decimator.decimation_filter/s_axis_data_tdata[10]
    SLICE_X10Y42         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.506     5.662    system_i/cic_1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y42         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[10]/C
                         clock pessimism             -0.430     5.232    
                         clock uncertainty           -0.069     5.163    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.016     5.147    system_i/cic_1/U0/i_synth/decimator.decimation_filter/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          5.147    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 4.560ns (59.073%)  route 3.159ns (40.927%))
  Logic Levels:           14  (CARRY4=9 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  system_i/feedback_combined_0/inst/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    system_i/feedback_combined_0/inst/mul0_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.435 r  system_i/feedback_combined_0/inst/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.435    system_i/feedback_combined_0/inst/mul0_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.321 r  system_i/feedback_combined_0/inst/mul0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    system_i/feedback_combined_0/inst/mul0_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.013 f  system_i/feedback_combined_0/inst/mul0_carry__3/O[1]
                         net (fo=2, routed)           0.618     0.631    system_i/feedback_combined_0/inst/mul_reg__1[33]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.303     0.934 r  system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3/O
                         net (fo=1, routed)           0.000     0.934    system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.467 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/CO[3]
                         net (fo=1, routed)           0.000     1.467    system_i/feedback_combined_0/inst/cmpmul_carry__7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.790 r  system_i/feedback_combined_0/inst/cmpmul_carry__8/O[1]
                         net (fo=1, routed)           0.704     2.494    system_i/feedback_combined_0/inst/cmpmul[37]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.306     2.800 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.800    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.350 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.350    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.684 f  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1/O[1]
                         net (fo=1, routed)           0.409     4.093    system_i/feedback_combined_0/inst/M_AXIS_tdata0[9]
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.303     4.396 f  system_i/feedback_combined_0/inst/M_AXIS_tdata[9]_INST_0/O
                         net (fo=2, routed)           0.577     4.974    system_i/dac_0/inst/s_axis_tdata[9]
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  system_i/dac_0/inst/int_dat_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.098    system_i/dac_0/inst/int_dat_a_reg[9]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.500     5.656    system_i/dac_0/inst/aclk
    SLICE_X17Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.031     5.188    system_i/dac_0/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 4.535ns (58.530%)  route 3.213ns (41.470%))
  Logic Levels:           14  (CARRY4=9 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.549 r  system_i/feedback_combined_0/inst/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    system_i/feedback_combined_0/inst/mul0_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.435 r  system_i/feedback_combined_0/inst/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.435    system_i/feedback_combined_0/inst/mul0_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.321 r  system_i/feedback_combined_0/inst/mul0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    system_i/feedback_combined_0/inst/mul0_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.013 f  system_i/feedback_combined_0/inst/mul0_carry__3/O[1]
                         net (fo=2, routed)           0.618     0.631    system_i/feedback_combined_0/inst/mul_reg__1[33]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.303     0.934 r  system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3/O
                         net (fo=1, routed)           0.000     0.934    system_i/feedback_combined_0/inst/cmpmul_carry__7_i_3_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.467 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/CO[3]
                         net (fo=1, routed)           0.000     1.467    system_i/feedback_combined_0/inst/cmpmul_carry__7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.790 r  system_i/feedback_combined_0/inst/cmpmul_carry__8/O[1]
                         net (fo=1, routed)           0.704     2.494    system_i/feedback_combined_0/inst/cmpmul[37]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.306     2.800 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.800    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.350 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.350    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.663 f  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__1/O[3]
                         net (fo=1, routed)           0.638     4.301    system_i/feedback_combined_0/inst/M_AXIS_tdata0[11]
    SLICE_X17Y46         LUT3 (Prop_lut3_I2_O)        0.306     4.607 f  system_i/feedback_combined_0/inst/M_AXIS_tdata[11]_INST_0/O
                         net (fo=2, routed)           0.403     5.010    system_i/dac_0/inst/s_axis_tdata[11]
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.117     5.127 r  system_i/dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.127    system_i/dac_0/inst/int_dat_a_reg[11]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.500     5.656    system_i/dac_0/inst/aclk
    SLICE_X17Y45         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.075     5.232    system_i/dac_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 4.336ns (56.690%)  route 3.313ns (43.310%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.621ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.768    -2.621    system_i/feedback_combined_0/inst/aclk
    DSP48_X0Y15          DSP48E1                                      r  system_i/feedback_combined_0/inst/mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -2.187 r  system_i/feedback_combined_0/inst/mul_reg__0/P[0]
                         net (fo=2, routed)           0.851    -1.337    system_i/feedback_combined_0/inst/mul_reg__0_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  system_i/feedback_combined_0/inst/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.213    system_i/feedback_combined_0/inst/mul0_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  system_i/feedback_combined_0/inst/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.663    system_i/feedback_combined_0/inst/mul0_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.329 f  system_i/feedback_combined_0/inst/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.602     0.273    system_i/feedback_combined_0/inst/mul_reg__1[21]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.303     0.576 r  system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.576    system_i/feedback_combined_0/inst/cmpmul_carry__4_i_3_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.109 r  system_i/feedback_combined_0/inst/cmpmul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.109    system_i/feedback_combined_0/inst/cmpmul_carry__4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  system_i/feedback_combined_0/inst/cmpmul_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.226    system_i/feedback_combined_0/inst/cmpmul_carry__5_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  system_i/feedback_combined_0/inst/cmpmul_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.343    system_i/feedback_combined_0/inst/cmpmul_carry__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.666 r  system_i/feedback_combined_0/inst/cmpmul_carry__7/O[1]
                         net (fo=1, routed)           0.704     2.370    system_i/feedback_combined_0/inst/cmpmul[33]
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.306     2.676 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.676    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_i_3_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.226 r  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.226    system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.448 f  system_i/feedback_combined_0/inst/M_AXIS_tdata0_carry__0/O[0]
                         net (fo=1, routed)           0.621     4.069    system_i/feedback_combined_0/inst/M_AXIS_tdata0[4]
    SLICE_X17Y44         LUT3 (Prop_lut3_I2_O)        0.299     4.368 f  system_i/feedback_combined_0/inst/M_AXIS_tdata[4]_INST_0/O
                         net (fo=2, routed)           0.535     4.903    system_i/dac_0/inst/s_axis_tdata[4]
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.027 r  system_i/dac_0/inst/int_dat_a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.027    system_i/dac_0/inst/int_dat_a_reg[4]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.500     5.656    system_i/dac_0/inst/aclk
    SLICE_X19Y43         FDRE                                         r  system_i/dac_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)        0.032     5.189    system_i/dac_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.394%)  route 0.190ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.583    -0.287    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.190     0.067    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[17]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     0.112    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X0Y50          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.851    -0.208    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.189    -0.019    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     0.101    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.926%)  route 0.231ns (62.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.560    -0.310    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.231     0.061    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/out[6]
    SLICE_X18Y44         FDRE                                         r  system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.831    -0.228    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X18Y44         FDRE                                         r  system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.184    -0.044    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.078     0.034    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[37].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.174%)  route 0.147ns (36.826%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.558    -0.312    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y38         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[37]/Q
                         net (fo=1, routed)           0.147    -0.024    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_reg[37]
    SLICE_X23Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.021 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__36/i_/O
                         net (fo=1, routed)           0.000     0.021    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[37].d_loc_reg
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.087 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.087    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_37
    SLICE_X23Y38         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[37].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.826    -0.233    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X23Y38         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[37].i_reg/C
                         clock pessimism              0.184    -0.049    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.105     0.056    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[37].i_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.554    -0.316    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X22Y17         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].i_reg/Q
                         net (fo=2, routed)           0.230     0.054    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_array[1]_0[14]
    SLICE_X19Y16         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.824    -0.235    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X19Y16         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[14]/C
                         clock pessimism              0.184    -0.051    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.071     0.020    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[22].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.279%)  route 0.157ns (38.721%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.556    -0.314    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[22]/Q
                         net (fo=2, routed)           0.157    -0.016    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_reg[22]
    SLICE_X22Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.029 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__21/i_/O
                         net (fo=1, routed)           0.000     0.029    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[22].d_loc_reg
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.092 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.092    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_22
    SLICE_X22Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[22].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.822    -0.237    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X22Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[22].i_reg/C
                         clock pessimism              0.184    -0.053    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.105     0.052    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[22].i_reg
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[13].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.430%)  route 0.236ns (62.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.556    -0.314    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X22Y13         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[13].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[13].i_reg/Q
                         net (fo=2, routed)           0.236     0.062    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_array[1]_0[0]
    SLICE_X18Y13         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.826    -0.233    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X18Y13         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X18Y13         FDRE (Hold_fdre_C_D)         0.070     0.021    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.206%)  route 0.199ns (48.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.583    -0.287    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.199     0.076    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[15]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     0.121 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     0.121    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X3Y50          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.853    -0.206    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.189    -0.017    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     0.075    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.559    -0.311    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X18Y35         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[7]/Q
                         net (fo=1, routed)           0.102    -0.068    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/Q[7]
    SLICE_X16Y34         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.825    -0.234    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X16Y34         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2/CLK
                         clock pessimism             -0.063    -0.297    
    SLICE_X16Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.114    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.659%)  route 0.159ns (38.341%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.556    -0.314    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[19]/Q
                         net (fo=2, routed)           0.159    -0.014    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_reg[19]
    SLICE_X22Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.031 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__18/i_/O
                         net (fo=1, routed)           0.000     0.031    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].d_loc_reg
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.101 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.101    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_19
    SLICE_X22Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.822    -0.237    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X22Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/C
                         clock pessimism              0.184    -0.053    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.105     0.052    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.272ns (65.318%)  route 0.144ns (34.682%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.552    -0.318    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X20Y30         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.154 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[6]/Q
                         net (fo=2, routed)           0.144    -0.010    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_reg[6]
    SLICE_X23Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.035 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     0.035    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.098 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.098    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_6
    SLICE_X23Y30         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.818    -0.241    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X23Y30         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].i_reg/C
                         clock pessimism              0.184    -0.057    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.105     0.048    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].i_reg
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y17     system_i/feedback_combined_0/inst/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y15     system_i/feedback_combined_0/inst/mul_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12    system_i/dds_0/U0/i_synth/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[10]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y31     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][21]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/dac_0/inst/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 2.250 4.250 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.456ns (25.430%)  route 1.337ns (74.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 5.696 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.674    -2.715    system_i/cfg_0/inst/aclk
    SLICE_X14Y39         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456    -2.259 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           1.337    -0.922    system_i/writer_0/inst/aresetn
    RAMB36_X0Y7          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        1.541     5.696    system_i/writer_0/inst/aclk
    RAMB36_X0Y7          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     5.266    
                         clock uncertainty           -0.069     5.197    
    RAMB36_X0Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     2.829    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  3.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.093%)  route 0.735ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.561    -0.309    system_i/cfg_0/inst/aclk
    SLICE_X14Y39         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           0.735     0.567    system_i/writer_0/inst/aresetn
    RAMB36_X0Y7          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4408, routed)        0.874    -0.185    system_i/writer_0/inst/aclk
    RAMB36_X0Y7          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y7          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589    -0.818    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  1.385    





