// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xerode_hls.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XErode_hls_CfgInitialize(XErode_hls *InstancePtr, XErode_hls_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XErode_hls_Start(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XErode_hls_IsDone(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XErode_hls_IsIdle(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XErode_hls_IsReady(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XErode_hls_EnableAutoRestart(XErode_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XErode_hls_DisableAutoRestart(XErode_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

void XErode_hls_Set_rows(XErode_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_ROWS_DATA, Data);
}

u32 XErode_hls_Get_rows(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_ROWS_DATA);
    return Data;
}

void XErode_hls_Set_cols(XErode_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_COLS_DATA, Data);
}

u32 XErode_hls_Get_cols(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_COLS_DATA);
    return Data;
}

void XErode_hls_Set_channels(XErode_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_CHANNELS_DATA, Data);
}

u32 XErode_hls_Get_channels(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_CHANNELS_DATA);
    return Data;
}

void XErode_hls_Set_mode(XErode_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_MODE_DATA, Data);
}

u32 XErode_hls_Get_mode(XErode_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_MODE_DATA);
    return Data;
}

void XErode_hls_InterruptGlobalEnable(XErode_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_GIE, 1);
}

void XErode_hls_InterruptGlobalDisable(XErode_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_GIE, 0);
}

void XErode_hls_InterruptEnable(XErode_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_IER);
    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XErode_hls_InterruptDisable(XErode_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_IER);
    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XErode_hls_InterruptClear(XErode_hls *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XErode_hls_WriteReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XErode_hls_InterruptGetEnabled(XErode_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_IER);
}

u32 XErode_hls_InterruptGetStatus(XErode_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XErode_hls_ReadReg(InstancePtr->Control_bus_BaseAddress, XERODE_HLS_CONTROL_BUS_ADDR_ISR);
}

