// Seed: 2802522815
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  logic id_6 = ~id_3;
  logic id_7;
  type_15(
      id_0, id_0, id_6
  );
  logic id_8;
  type_17(
      1, (1), 1
  );
endmodule
`default_nettype wire
