<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3964pt" height="1316pt"
 viewBox="0.00 0.00 3964.00 1316.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1312)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1312 3960,-1312 3960,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3936,-8 3936,-8 3942,-8 3948,-14 3948,-20 3948,-20 3948,-1288 3948,-1288 3948,-1294 3942,-1300 3936,-1300 3936,-1300 20,-1300 20,-1300 14,-1300 8,-1294 8,-1288 8,-1288 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1978" y="-1284.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1978" y="-1269.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3928,-16 3928,-16 3934,-16 3940,-22 3940,-28 3940,-28 3940,-1242 3940,-1242 3940,-1248 3934,-1254 3928,-1254 3928,-1254 28,-1254 28,-1254 22,-1254 16,-1248 16,-1242 16,-1242 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1978" y="-1238.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="1978" y="-1223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-848C284,-848 3920,-848 3920,-848 3926,-848 3932,-854 3932,-860 3932,-860 3932,-1196 3932,-1196 3932,-1202 3926,-1208 3920,-1208 3920,-1208 284,-1208 284,-1208 278,-1208 272,-1202 272,-1196 272,-1196 272,-860 272,-860 272,-854 278,-848 284,-848"/>
<text text-anchor="middle" x="2102" y="-1192.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="2102" y="-1177.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores0</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-856C292,-856 1173,-856 1173,-856 1179,-856 1185,-862 1185,-868 1185,-868 1185,-1150 1185,-1150 1185,-1156 1179,-1162 1173,-1162 1173,-1162 292,-1162 292,-1162 286,-1162 280,-1156 280,-1150 280,-1150 280,-868 280,-868 280,-862 286,-856 292,-856"/>
<text text-anchor="middle" x="732.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores0 </text>
<text text-anchor="middle" x="732.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores0_core</title>
<g id="a_clust8"><a xlink:title="branchPred=board.processor.cores0.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores0.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores0.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores0.core.interrupts&#10;isa=board.processor.cores0.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores0.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores0.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores0.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-864C300,-864 1165,-864 1165,-864 1171,-864 1177,-870 1177,-876 1177,-876 1177,-1104 1177,-1104 1177,-1110 1171,-1116 1165,-1116 1165,-1116 300,-1116 300,-1116 294,-1116 288,-1110 288,-1104 288,-1104 288,-876 288,-876 288,-870 294,-864 300,-864"/>
<text text-anchor="middle" x="732.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="732.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores0_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores0.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores0.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M823,-872C823,-872 1157,-872 1157,-872 1163,-872 1169,-878 1169,-884 1169,-884 1169,-1058 1169,-1058 1169,-1064 1163,-1070 1157,-1070 1157,-1070 823,-1070 823,-1070 817,-1070 811,-1064 811,-1058 811,-1058 811,-884 811,-884 811,-878 817,-872 823,-872"/>
<text text-anchor="middle" x="990" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="990" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M831,-880C831,-880 974,-880 974,-880 980,-880 986,-886 986,-892 986,-892 986,-1012 986,-1012 986,-1018 980,-1024 974,-1024 974,-1024 831,-1024 831,-1024 825,-1024 819,-1018 819,-1012 819,-1012 819,-892 819,-892 819,-886 825,-880 831,-880"/>
<text text-anchor="middle" x="902.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="902.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M839,-888C839,-888 966,-888 966,-888 972,-888 978,-894 978,-900 978,-900 978,-966 978,-966 978,-972 972,-978 966,-978 966,-978 839,-978 839,-978 833,-978 827,-972 827,-966 827,-966 827,-900 827,-900 827,-894 833,-888 839,-888"/>
<text text-anchor="middle" x="902.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="902.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1006,-880C1006,-880 1149,-880 1149,-880 1155,-880 1161,-886 1161,-892 1161,-892 1161,-1012 1161,-1012 1161,-1018 1155,-1024 1149,-1024 1149,-1024 1006,-1024 1006,-1024 1000,-1024 994,-1018 994,-1012 994,-1012 994,-892 994,-892 994,-886 1000,-880 1006,-880"/>
<text text-anchor="middle" x="1077.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1077.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1014,-888C1014,-888 1141,-888 1141,-888 1147,-888 1153,-894 1153,-900 1153,-900 1153,-966 1153,-966 1153,-972 1147,-978 1141,-978 1141,-978 1014,-978 1014,-978 1008,-978 1002,-972 1002,-966 1002,-966 1002,-900 1002,-900 1002,-894 1008,-888 1014,-888"/>
<text text-anchor="middle" x="1077.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1077.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores0_core_interrupts</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.processor.cores0.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-888C308,-888 585,-888 585,-888 591,-888 597,-894 597,-900 597,-900 597,-966 597,-966 597,-972 591,-978 585,-978 585,-978 308,-978 308,-978 302,-978 296,-972 296,-966 296,-966 296,-900 296,-900 296,-894 302,-888 308,-888"/>
<text text-anchor="middle" x="446.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="446.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_processor_cores1</title>
<g id="a_clust133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1205,-856C1205,-856 2086,-856 2086,-856 2092,-856 2098,-862 2098,-868 2098,-868 2098,-1150 2098,-1150 2098,-1156 2092,-1162 2086,-1162 2086,-1162 1205,-1162 1205,-1162 1199,-1162 1193,-1156 1193,-1150 1193,-1150 1193,-868 1193,-868 1193,-862 1199,-856 1205,-856"/>
<text text-anchor="middle" x="1645.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores1 </text>
<text text-anchor="middle" x="1645.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores1_core</title>
<g id="a_clust134"><a xlink:title="branchPred=board.processor.cores1.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores1.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores1.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores1.core.interrupts&#10;isa=board.processor.cores1.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores1.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores1.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores1.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-864C1213,-864 2078,-864 2078,-864 2084,-864 2090,-870 2090,-876 2090,-876 2090,-1104 2090,-1104 2090,-1110 2084,-1116 2078,-1116 2078,-1116 1213,-1116 1213,-1116 1207,-1116 1201,-1110 1201,-1104 1201,-1104 1201,-876 1201,-876 1201,-870 1207,-864 1213,-864"/>
<text text-anchor="middle" x="1645.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1645.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_processor_cores1_core_mmu</title>
<g id="a_clust135"><a xlink:title="dtb=board.processor.cores1.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores1.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-872C1736,-872 2070,-872 2070,-872 2076,-872 2082,-878 2082,-884 2082,-884 2082,-1058 2082,-1058 2082,-1064 2076,-1070 2070,-1070 2070,-1070 1736,-1070 1736,-1070 1730,-1070 1724,-1064 1724,-1058 1724,-1058 1724,-884 1724,-884 1724,-878 1730,-872 1736,-872"/>
<text text-anchor="middle" x="1903" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb</title>
<g id="a_clust136"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-880C1744,-880 1887,-880 1887,-880 1893,-880 1899,-886 1899,-892 1899,-892 1899,-1012 1899,-1012 1899,-1018 1893,-1024 1887,-1024 1887,-1024 1744,-1024 1744,-1024 1738,-1024 1732,-1018 1732,-1012 1732,-1012 1732,-892 1732,-892 1732,-886 1738,-880 1744,-880"/>
<text text-anchor="middle" x="1815.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb_walker</title>
<g id="a_clust137"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1752,-888C1752,-888 1879,-888 1879,-888 1885,-888 1891,-894 1891,-900 1891,-900 1891,-966 1891,-966 1891,-972 1885,-978 1879,-978 1879,-978 1752,-978 1752,-978 1746,-978 1740,-972 1740,-966 1740,-966 1740,-900 1740,-900 1740,-894 1746,-888 1752,-888"/>
<text text-anchor="middle" x="1815.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb</title>
<g id="a_clust139"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-880C1919,-880 2062,-880 2062,-880 2068,-880 2074,-886 2074,-892 2074,-892 2074,-1012 2074,-1012 2074,-1018 2068,-1024 2062,-1024 2062,-1024 1919,-1024 1919,-1024 1913,-1024 1907,-1018 1907,-1012 1907,-1012 1907,-892 1907,-892 1907,-886 1913,-880 1919,-880"/>
<text text-anchor="middle" x="1990.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb_walker</title>
<g id="a_clust140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1927,-888C1927,-888 2054,-888 2054,-888 2060,-888 2066,-894 2066,-900 2066,-900 2066,-966 2066,-966 2066,-972 2060,-978 2054,-978 2054,-978 1927,-978 1927,-978 1921,-978 1915,-972 1915,-966 1915,-966 1915,-900 1915,-900 1915,-894 1921,-888 1927,-888"/>
<text text-anchor="middle" x="1990.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust256" class="cluster">
<title>cluster_board_processor_cores1_core_interrupts</title>
<g id="a_clust256"><a xlink:title="clk_domain=board.processor.cores1.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M1221,-888C1221,-888 1498,-888 1498,-888 1504,-888 1510,-894 1510,-900 1510,-900 1510,-966 1510,-966 1510,-972 1504,-978 1498,-978 1498,-978 1221,-978 1221,-978 1215,-978 1209,-972 1209,-966 1209,-966 1209,-900 1209,-900 1209,-894 1215,-888 1221,-888"/>
<text text-anchor="middle" x="1359.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1359.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_board_processor_cores2</title>
<g id="a_clust258"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2118,-856C2118,-856 2999,-856 2999,-856 3005,-856 3011,-862 3011,-868 3011,-868 3011,-1150 3011,-1150 3011,-1156 3005,-1162 2999,-1162 2999,-1162 2118,-1162 2118,-1162 2112,-1162 2106,-1156 2106,-1150 2106,-1150 2106,-868 2106,-868 2106,-862 2112,-856 2118,-856"/>
<text text-anchor="middle" x="2558.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores2 </text>
<text text-anchor="middle" x="2558.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust259" class="cluster">
<title>cluster_board_processor_cores2_core</title>
<g id="a_clust259"><a xlink:title="branchPred=board.processor.cores2.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=2&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores2.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores2.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores2.core.interrupts&#10;isa=board.processor.cores2.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores2.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores2.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores2.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2126,-864C2126,-864 2991,-864 2991,-864 2997,-864 3003,-870 3003,-876 3003,-876 3003,-1104 3003,-1104 3003,-1110 2997,-1116 2991,-1116 2991,-1116 2126,-1116 2126,-1116 2120,-1116 2114,-1110 2114,-1104 2114,-1104 2114,-876 2114,-876 2114,-870 2120,-864 2126,-864"/>
<text text-anchor="middle" x="2558.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="2558.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust260" class="cluster">
<title>cluster_board_processor_cores2_core_mmu</title>
<g id="a_clust260"><a xlink:title="dtb=board.processor.cores2.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores2.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2649,-872C2649,-872 2983,-872 2983,-872 2989,-872 2995,-878 2995,-884 2995,-884 2995,-1058 2995,-1058 2995,-1064 2989,-1070 2983,-1070 2983,-1070 2649,-1070 2649,-1070 2643,-1070 2637,-1064 2637,-1058 2637,-1058 2637,-884 2637,-884 2637,-878 2643,-872 2649,-872"/>
<text text-anchor="middle" x="2816" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2816" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust261" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb</title>
<g id="a_clust261"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores2.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2657,-880C2657,-880 2800,-880 2800,-880 2806,-880 2812,-886 2812,-892 2812,-892 2812,-1012 2812,-1012 2812,-1018 2806,-1024 2800,-1024 2800,-1024 2657,-1024 2657,-1024 2651,-1024 2645,-1018 2645,-1012 2645,-1012 2645,-892 2645,-892 2645,-886 2651,-880 2657,-880"/>
<text text-anchor="middle" x="2728.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2728.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust262" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb_walker</title>
<g id="a_clust262"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2665,-888C2665,-888 2792,-888 2792,-888 2798,-888 2804,-894 2804,-900 2804,-900 2804,-966 2804,-966 2804,-972 2798,-978 2792,-978 2792,-978 2665,-978 2665,-978 2659,-978 2653,-972 2653,-966 2653,-966 2653,-900 2653,-900 2653,-894 2659,-888 2665,-888"/>
<text text-anchor="middle" x="2728.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2728.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb</title>
<g id="a_clust264"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores2.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2832,-880C2832,-880 2975,-880 2975,-880 2981,-880 2987,-886 2987,-892 2987,-892 2987,-1012 2987,-1012 2987,-1018 2981,-1024 2975,-1024 2975,-1024 2832,-1024 2832,-1024 2826,-1024 2820,-1018 2820,-1012 2820,-1012 2820,-892 2820,-892 2820,-886 2826,-880 2832,-880"/>
<text text-anchor="middle" x="2903.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2903.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb_walker</title>
<g id="a_clust265"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2840,-888C2840,-888 2967,-888 2967,-888 2973,-888 2979,-894 2979,-900 2979,-900 2979,-966 2979,-966 2979,-972 2973,-978 2967,-978 2967,-978 2840,-978 2840,-978 2834,-978 2828,-972 2828,-966 2828,-966 2828,-900 2828,-900 2828,-894 2834,-888 2840,-888"/>
<text text-anchor="middle" x="2903.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2903.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust381" class="cluster">
<title>cluster_board_processor_cores2_core_interrupts</title>
<g id="a_clust381"><a xlink:title="clk_domain=board.processor.cores2.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M2134,-888C2134,-888 2411,-888 2411,-888 2417,-888 2423,-894 2423,-900 2423,-900 2423,-966 2423,-966 2423,-972 2417,-978 2411,-978 2411,-978 2134,-978 2134,-978 2128,-978 2122,-972 2122,-966 2122,-966 2122,-900 2122,-900 2122,-894 2128,-888 2134,-888"/>
<text text-anchor="middle" x="2272.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2272.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_board_processor_cores3</title>
<g id="a_clust383"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3031,-856C3031,-856 3912,-856 3912,-856 3918,-856 3924,-862 3924,-868 3924,-868 3924,-1150 3924,-1150 3924,-1156 3918,-1162 3912,-1162 3912,-1162 3031,-1162 3031,-1162 3025,-1162 3019,-1156 3019,-1150 3019,-1150 3019,-868 3019,-868 3019,-862 3025,-856 3031,-856"/>
<text text-anchor="middle" x="3471.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores3 </text>
<text text-anchor="middle" x="3471.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust384" class="cluster">
<title>cluster_board_processor_cores3_core</title>
<g id="a_clust384"><a xlink:title="branchPred=board.processor.cores3.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=3&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores3.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores3.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores3.core.interrupts&#10;isa=board.processor.cores3.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores3.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores3.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores3.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3039,-864C3039,-864 3904,-864 3904,-864 3910,-864 3916,-870 3916,-876 3916,-876 3916,-1104 3916,-1104 3916,-1110 3910,-1116 3904,-1116 3904,-1116 3039,-1116 3039,-1116 3033,-1116 3027,-1110 3027,-1104 3027,-1104 3027,-876 3027,-876 3027,-870 3033,-864 3039,-864"/>
<text text-anchor="middle" x="3471.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="3471.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust385" class="cluster">
<title>cluster_board_processor_cores3_core_mmu</title>
<g id="a_clust385"><a xlink:title="dtb=board.processor.cores3.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores3.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3562,-872C3562,-872 3896,-872 3896,-872 3902,-872 3908,-878 3908,-884 3908,-884 3908,-1058 3908,-1058 3908,-1064 3902,-1070 3896,-1070 3896,-1070 3562,-1070 3562,-1070 3556,-1070 3550,-1064 3550,-1058 3550,-1058 3550,-884 3550,-884 3550,-878 3556,-872 3562,-872"/>
<text text-anchor="middle" x="3729" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3729" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust386" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb</title>
<g id="a_clust386"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores3.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3570,-880C3570,-880 3713,-880 3713,-880 3719,-880 3725,-886 3725,-892 3725,-892 3725,-1012 3725,-1012 3725,-1018 3719,-1024 3713,-1024 3713,-1024 3570,-1024 3570,-1024 3564,-1024 3558,-1018 3558,-1012 3558,-1012 3558,-892 3558,-892 3558,-886 3564,-880 3570,-880"/>
<text text-anchor="middle" x="3641.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3641.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust387" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb_walker</title>
<g id="a_clust387"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3578,-888C3578,-888 3705,-888 3705,-888 3711,-888 3717,-894 3717,-900 3717,-900 3717,-966 3717,-966 3717,-972 3711,-978 3705,-978 3705,-978 3578,-978 3578,-978 3572,-978 3566,-972 3566,-966 3566,-966 3566,-900 3566,-900 3566,-894 3572,-888 3578,-888"/>
<text text-anchor="middle" x="3641.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3641.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb</title>
<g id="a_clust389"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores3.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3745,-880C3745,-880 3888,-880 3888,-880 3894,-880 3900,-886 3900,-892 3900,-892 3900,-1012 3900,-1012 3900,-1018 3894,-1024 3888,-1024 3888,-1024 3745,-1024 3745,-1024 3739,-1024 3733,-1018 3733,-1012 3733,-1012 3733,-892 3733,-892 3733,-886 3739,-880 3745,-880"/>
<text text-anchor="middle" x="3816.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3816.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust390" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb_walker</title>
<g id="a_clust390"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3753,-888C3753,-888 3880,-888 3880,-888 3886,-888 3892,-894 3892,-900 3892,-900 3892,-966 3892,-966 3892,-972 3886,-978 3880,-978 3880,-978 3753,-978 3753,-978 3747,-978 3741,-972 3741,-966 3741,-966 3741,-900 3741,-900 3741,-894 3747,-888 3753,-888"/>
<text text-anchor="middle" x="3816.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3816.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust506" class="cluster">
<title>cluster_board_processor_cores3_core_interrupts</title>
<g id="a_clust506"><a xlink:title="clk_domain=board.processor.cores3.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M3047,-888C3047,-888 3324,-888 3324,-888 3330,-888 3336,-894 3336,-900 3336,-900 3336,-966 3336,-966 3336,-972 3330,-978 3324,-978 3324,-978 3047,-978 3047,-978 3041,-978 3035,-972 3035,-966 3035,-966 3035,-900 3035,-900 3035,-894 3041,-888 3047,-888"/>
<text text-anchor="middle" x="3185.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3185.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust508" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust508"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-880C136,-880 252,-880 252,-880 258,-880 264,-886 264,-892 264,-892 264,-1012 264,-1012 264,-1018 258,-1024 252,-1024 252,-1024 136,-1024 136,-1024 130,-1024 124,-1018 124,-1012 124,-1012 124,-892 124,-892 124,-886 130,-880 136,-880"/>
<text text-anchor="middle" x="194" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust509" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust509"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-888C191,-888 244,-888 244,-888 250,-888 256,-894 256,-900 256,-900 256,-966 256,-966 256,-972 250,-978 244,-978 244,-978 191,-978 191,-978 185,-978 179,-972 179,-966 179,-966 179,-900 179,-900 179,-894 185,-888 191,-888"/>
<text text-anchor="middle" x="217.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust513" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust513"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 3188,-24 3188,-24 3194,-24 3200,-30 3200,-36 3200,-36 3200,-828 3200,-828 3200,-834 3194,-840 3188,-840 3188,-840 36,-840 36,-840 30,-840 24,-834 24,-828 24,-828 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="1612" y="-824.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="1612" y="-809.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust514" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust514"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M1192,-566C1192,-566 1504,-566 1504,-566 1510,-566 1516,-572 1516,-578 1516,-578 1516,-782 1516,-782 1516,-788 1510,-794 1504,-794 1504,-794 1192,-794 1192,-794 1186,-794 1180,-788 1180,-782 1180,-782 1180,-578 1180,-578 1180,-572 1186,-566 1192,-566"/>
<text text-anchor="middle" x="1348" y="-778.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1348" y="-763.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust517" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust517"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M1200,-574C1200,-574 1314,-574 1314,-574 1320,-574 1326,-580 1326,-586 1326,-586 1326,-652 1326,-652 1326,-658 1320,-664 1314,-664 1314,-664 1200,-664 1200,-664 1194,-664 1188,-658 1188,-652 1188,-652 1188,-586 1188,-586 1188,-580 1194,-574 1200,-574"/>
<text text-anchor="middle" x="1257" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="1257" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust519" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust519"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1548,-444C1548,-444 1784,-444 1784,-444 1790,-444 1796,-450 1796,-456 1796,-456 1796,-522 1796,-522 1796,-528 1790,-534 1784,-534 1784,-534 1548,-534 1548,-534 1542,-534 1536,-528 1536,-522 1536,-522 1536,-456 1536,-456 1536,-450 1542,-444 1548,-444"/>
<text text-anchor="middle" x="1666" y="-518.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="1666" y="-503.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust522" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0</title>
<g id="a_clust522"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-424 816,-424 816,-430 810,-436 804,-436 804,-436 44,-436 44,-436 38,-436 32,-430 32,-424 32,-424 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters0 </text>
<text text-anchor="middle" x="424" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust523" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1i_cache</title>
<g id="a_clust523"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust533" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1d_cache</title>
<g id="a_clust533"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust543" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_cache</title>
<g id="a_clust543"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters0.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M424,-300C424,-300 586,-300 586,-300 592,-300 598,-306 598,-312 598,-312 598,-378 598,-378 598,-384 592,-390 586,-390 586,-390 424,-390 424,-390 418,-390 412,-384 412,-378 412,-378 412,-312 412,-312 412,-306 418,-300 424,-300"/>
<text text-anchor="middle" x="505" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="505" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust553" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_bus</title>
<g id="a_clust553"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters0.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-170C290,-170 526,-170 526,-170 532,-170 538,-176 538,-182 538,-182 538,-248 538,-248 538,-254 532,-260 526,-260 526,-260 290,-260 290,-260 284,-260 278,-254 278,-248 278,-248 278,-182 278,-182 278,-176 284,-170 290,-170"/>
<text text-anchor="middle" x="408" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="408" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust556" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_iptw_cache</title>
<g id="a_clust556"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust562" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_dptw_cache</title>
<g id="a_clust562"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust568" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1</title>
<g id="a_clust568"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-32C836,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-424 1608,-424 1608,-430 1602,-436 1596,-436 1596,-436 836,-436 836,-436 830,-436 824,-430 824,-424 824,-424 824,-44 824,-44 824,-38 830,-32 836,-32"/>
<text text-anchor="middle" x="1216" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters1 </text>
<text text-anchor="middle" x="1216" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust569" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1i_cache</title>
<g id="a_clust569"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M844,-40C844,-40 1006,-40 1006,-40 1012,-40 1018,-46 1018,-52 1018,-52 1018,-118 1018,-118 1018,-124 1012,-130 1006,-130 1006,-130 844,-130 844,-130 838,-130 832,-124 832,-118 832,-118 832,-52 832,-52 832,-46 838,-40 844,-40"/>
<text text-anchor="middle" x="925" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="925" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1d_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1038,-40C1038,-40 1200,-40 1200,-40 1206,-40 1212,-46 1212,-52 1212,-52 1212,-118 1212,-118 1212,-124 1206,-130 1200,-130 1200,-130 1038,-130 1038,-130 1032,-130 1026,-124 1026,-118 1026,-118 1026,-52 1026,-52 1026,-46 1032,-40 1038,-40"/>
<text text-anchor="middle" x="1119" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1119" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust589" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_cache</title>
<g id="a_clust589"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters1.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1217,-300C1217,-300 1379,-300 1379,-300 1385,-300 1391,-306 1391,-312 1391,-312 1391,-378 1391,-378 1391,-384 1385,-390 1379,-390 1379,-390 1217,-390 1217,-390 1211,-390 1205,-384 1205,-378 1205,-378 1205,-312 1205,-312 1205,-306 1211,-300 1217,-300"/>
<text text-anchor="middle" x="1298" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="1298" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_bus</title>
<g id="a_clust599"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters1.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1082,-170C1082,-170 1318,-170 1318,-170 1324,-170 1330,-176 1330,-182 1330,-182 1330,-248 1330,-248 1330,-254 1324,-260 1318,-260 1318,-260 1082,-260 1082,-260 1076,-260 1070,-254 1070,-248 1070,-248 1070,-182 1070,-182 1070,-176 1076,-170 1082,-170"/>
<text text-anchor="middle" x="1200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust602" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_iptw_cache</title>
<g id="a_clust602"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1232,-40C1232,-40 1394,-40 1394,-40 1400,-40 1406,-46 1406,-52 1406,-52 1406,-118 1406,-118 1406,-124 1400,-130 1394,-130 1394,-130 1232,-130 1232,-130 1226,-130 1220,-124 1220,-118 1220,-118 1220,-52 1220,-52 1220,-46 1226,-40 1232,-40"/>
<text text-anchor="middle" x="1313" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="1313" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust608" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_dptw_cache</title>
<g id="a_clust608"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1426,-40C1426,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-118 1600,-118 1600,-124 1594,-130 1588,-130 1588,-130 1426,-130 1426,-130 1420,-130 1414,-124 1414,-118 1414,-118 1414,-52 1414,-52 1414,-46 1420,-40 1426,-40"/>
<text text-anchor="middle" x="1507" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="1507" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust614" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2</title>
<g id="a_clust614"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1628,-32C1628,-32 2388,-32 2388,-32 2394,-32 2400,-38 2400,-44 2400,-44 2400,-424 2400,-424 2400,-430 2394,-436 2388,-436 2388,-436 1628,-436 1628,-436 1622,-436 1616,-430 1616,-424 1616,-424 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="2008" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters2 </text>
<text text-anchor="middle" x="2008" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust615" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l1i_cache</title>
<g id="a_clust615"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1636,-40C1636,-40 1798,-40 1798,-40 1804,-40 1810,-46 1810,-52 1810,-52 1810,-118 1810,-118 1810,-124 1804,-130 1798,-130 1798,-130 1636,-130 1636,-130 1630,-130 1624,-124 1624,-118 1624,-118 1624,-52 1624,-52 1624,-46 1630,-40 1636,-40"/>
<text text-anchor="middle" x="1717" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="1717" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust625" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l1d_cache</title>
<g id="a_clust625"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1830,-40C1830,-40 1992,-40 1992,-40 1998,-40 2004,-46 2004,-52 2004,-52 2004,-118 2004,-118 2004,-124 1998,-130 1992,-130 1992,-130 1830,-130 1830,-130 1824,-130 1818,-124 1818,-118 1818,-118 1818,-52 1818,-52 1818,-46 1824,-40 1830,-40"/>
<text text-anchor="middle" x="1911" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1911" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust635" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l2_cache</title>
<g id="a_clust635"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters2.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1698,-300C1698,-300 1860,-300 1860,-300 1866,-300 1872,-306 1872,-312 1872,-312 1872,-378 1872,-378 1872,-384 1866,-390 1860,-390 1860,-390 1698,-390 1698,-390 1692,-390 1686,-384 1686,-378 1686,-378 1686,-312 1686,-312 1686,-306 1692,-300 1698,-300"/>
<text text-anchor="middle" x="1779" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="1779" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust645" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l2_bus</title>
<g id="a_clust645"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters2.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1773,-170C1773,-170 2009,-170 2009,-170 2015,-170 2021,-176 2021,-182 2021,-182 2021,-248 2021,-248 2021,-254 2015,-260 2009,-260 2009,-260 1773,-260 1773,-260 1767,-260 1761,-254 1761,-248 1761,-248 1761,-182 1761,-182 1761,-176 1767,-170 1773,-170"/>
<text text-anchor="middle" x="1891" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1891" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust648" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_iptw_cache</title>
<g id="a_clust648"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2024,-40C2024,-40 2186,-40 2186,-40 2192,-40 2198,-46 2198,-52 2198,-52 2198,-118 2198,-118 2198,-124 2192,-130 2186,-130 2186,-130 2024,-130 2024,-130 2018,-130 2012,-124 2012,-118 2012,-118 2012,-52 2012,-52 2012,-46 2018,-40 2024,-40"/>
<text text-anchor="middle" x="2105" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2105" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust654" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_dptw_cache</title>
<g id="a_clust654"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2218,-40C2218,-40 2380,-40 2380,-40 2386,-40 2392,-46 2392,-52 2392,-52 2392,-118 2392,-118 2392,-124 2386,-130 2380,-130 2380,-130 2218,-130 2218,-130 2212,-130 2206,-124 2206,-118 2206,-118 2206,-52 2206,-52 2206,-46 2212,-40 2218,-40"/>
<text text-anchor="middle" x="2299" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="2299" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust660" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3</title>
<g id="a_clust660"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2420,-32C2420,-32 3180,-32 3180,-32 3186,-32 3192,-38 3192,-44 3192,-44 3192,-424 3192,-424 3192,-430 3186,-436 3180,-436 3180,-436 2420,-436 2420,-436 2414,-436 2408,-430 2408,-424 2408,-424 2408,-44 2408,-44 2408,-38 2414,-32 2420,-32"/>
<text text-anchor="middle" x="2800" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters3 </text>
<text text-anchor="middle" x="2800" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust661" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l1i_cache</title>
<g id="a_clust661"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2428,-40C2428,-40 2590,-40 2590,-40 2596,-40 2602,-46 2602,-52 2602,-52 2602,-118 2602,-118 2602,-124 2596,-130 2590,-130 2590,-130 2428,-130 2428,-130 2422,-130 2416,-124 2416,-118 2416,-118 2416,-52 2416,-52 2416,-46 2422,-40 2428,-40"/>
<text text-anchor="middle" x="2509" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="2509" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l1d_cache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2622,-40C2622,-40 2784,-40 2784,-40 2790,-40 2796,-46 2796,-52 2796,-52 2796,-118 2796,-118 2796,-124 2790,-130 2784,-130 2784,-130 2622,-130 2622,-130 2616,-130 2610,-124 2610,-118 2610,-118 2610,-52 2610,-52 2610,-46 2616,-40 2622,-40"/>
<text text-anchor="middle" x="2703" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="2703" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust681" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l2_cache</title>
<g id="a_clust681"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters3.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2428,-300C2428,-300 2590,-300 2590,-300 2596,-300 2602,-306 2602,-312 2602,-312 2602,-378 2602,-378 2602,-384 2596,-390 2590,-390 2590,-390 2428,-390 2428,-390 2422,-390 2416,-384 2416,-378 2416,-378 2416,-312 2416,-312 2416,-306 2422,-300 2428,-300"/>
<text text-anchor="middle" x="2509" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="2509" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l2_bus</title>
<g id="a_clust691"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters3.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2503,-170C2503,-170 2739,-170 2739,-170 2745,-170 2751,-176 2751,-182 2751,-182 2751,-248 2751,-248 2751,-254 2745,-260 2739,-260 2739,-260 2503,-260 2503,-260 2497,-260 2491,-254 2491,-248 2491,-248 2491,-182 2491,-182 2491,-176 2497,-170 2503,-170"/>
<text text-anchor="middle" x="2621" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="2621" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_iptw_cache</title>
<g id="a_clust694"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2816,-40C2816,-40 2978,-40 2978,-40 2984,-40 2990,-46 2990,-52 2990,-52 2990,-118 2990,-118 2990,-124 2984,-130 2978,-130 2978,-130 2816,-130 2816,-130 2810,-130 2804,-124 2804,-118 2804,-118 2804,-52 2804,-52 2804,-46 2810,-40 2816,-40"/>
<text text-anchor="middle" x="2897" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2897" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust700" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_dptw_cache</title>
<g id="a_clust700"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3010,-40C3010,-40 3172,-40 3172,-40 3178,-40 3184,-46 3184,-52 3184,-52 3184,-118 3184,-118 3184,-124 3178,-130 3172,-130 3172,-130 3010,-130 3010,-130 3004,-130 2998,-124 2998,-118 2998,-118 2998,-52 2998,-52 2998,-46 3004,-40 3010,-40"/>
<text text-anchor="middle" x="3091" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="3091" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust706" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust706"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M1536,-574C1536,-574 1698,-574 1698,-574 1704,-574 1710,-580 1710,-586 1710,-586 1710,-652 1710,-652 1710,-658 1704,-664 1698,-664 1698,-664 1536,-664 1536,-664 1530,-664 1524,-658 1524,-652 1524,-652 1524,-586 1524,-586 1524,-580 1530,-574 1536,-574"/>
<text text-anchor="middle" x="1617" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="1617" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-932C103.5,-932 36.5,-932 36.5,-932 30.5,-932 24.5,-926 24.5,-920 24.5,-920 24.5,-908 24.5,-908 24.5,-902 30.5,-896 36.5,-896 36.5,-896 103.5,-896 103.5,-896 109.5,-896 115.5,-902 115.5,-908 115.5,-908 115.5,-920 115.5,-920 115.5,-926 109.5,-932 103.5,-932"/>
<text text-anchor="middle" x="70" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node31" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1496,-748C1496,-748 1412,-748 1412,-748 1406,-748 1400,-742 1400,-736 1400,-736 1400,-724 1400,-724 1400,-718 1406,-712 1412,-712 1412,-712 1496,-712 1496,-712 1502,-712 1508,-718 1508,-724 1508,-724 1508,-736 1508,-736 1508,-742 1502,-748 1496,-748"/>
<text text-anchor="middle" x="1454" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.07,-895.84C110.08,-879.94 142.45,-857.38 175,-848 207.46,-838.65 1361.8,-856.98 1391,-840 1421.36,-822.35 1438.43,-783.92 1446.93,-757.74"/>
<polygon fill="black" stroke="black" points="1450.32,-758.63 1449.87,-748.05 1443.62,-756.6 1450.32,-758.63"/>
</g>
<!-- board_processor_cores0_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores0_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M681,-932C681,-932 619,-932 619,-932 613,-932 607,-926 607,-920 607,-920 607,-908 607,-908 607,-902 613,-896 619,-896 619,-896 681,-896 681,-896 687,-896 693,-902 693,-908 693,-908 693,-920 693,-920 693,-926 687,-932 681,-932"/>
<text text-anchor="middle" x="650" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="node37" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M658.41,-895.8C667.13,-880.11 682.4,-857.91 703,-848 723.45,-838.16 1497.37,-841.71 1520,-840 1708.12,-825.77 3201,-789.66 3201,-601 3201,-601 3201,-601 3201,-325 3201,-115.15 2961.64,-206.57 2755,-170 2616.85,-145.55 355.22,-193.26 230,-130 214.54,-122.19 202.68,-106.82 194.61,-93.21"/>
<polygon fill="black" stroke="black" points="197.53,-91.26 189.64,-84.19 191.4,-94.64 197.53,-91.26"/>
</g>
<!-- board_processor_cores0_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores0_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M790.5,-932C790.5,-932 723.5,-932 723.5,-932 717.5,-932 711.5,-926 711.5,-920 711.5,-920 711.5,-908 711.5,-908 711.5,-902 717.5,-896 723.5,-896 723.5,-896 790.5,-896 790.5,-896 796.5,-896 802.5,-902 802.5,-908 802.5,-908 802.5,-920 802.5,-920 802.5,-926 796.5,-932 790.5,-932"/>
<text text-anchor="middle" x="757" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="node39" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M768.28,-895.97C779.87,-880.17 799.5,-857.67 823,-848 838.3,-841.7 3193.96,-851.35 3206,-840 3225.36,-821.75 3221,-627.61 3221,-601 3221,-601 3221,-601 3221,-325 3221,-290.39 3231.45,-193.44 3206,-170 3149.15,-117.64 493.01,-164.8 424,-130 408.54,-122.2 396.67,-106.83 388.61,-93.22"/>
<polygon fill="black" stroke="black" points="391.53,-91.27 383.63,-84.2 385.39,-94.65 391.53,-91.27"/>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores0_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M958,-932C958,-932 928,-932 928,-932 922,-932 916,-926 916,-920 916,-920 916,-908 916,-908 916,-902 922,-896 928,-896 928,-896 958,-896 958,-896 964,-896 970,-902 970,-908 970,-908 970,-920 970,-920 970,-926 964,-932 958,-932"/>
<text text-anchor="middle" x="943" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="node45" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M951.88,-895.75C961.04,-880.03 976.96,-857.8 998,-848 1012.02,-841.46 3214.74,-850.61 3226,-840 3245.36,-821.75 3241,-627.61 3241,-601 3241,-601 3241,-601 3241,-325 3241,-290.39 3251.44,-193.46 3226,-170 3119.46,-71.78 747.36,-195.31 618,-130 602.54,-122.2 590.68,-106.82 582.61,-93.22"/>
<polygon fill="black" stroke="black" points="585.53,-91.26 577.63,-84.2 579.4,-94.64 585.53,-91.26"/>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores0_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1133,-932C1133,-932 1103,-932 1103,-932 1097,-932 1091,-926 1091,-920 1091,-920 1091,-908 1091,-908 1091,-902 1097,-896 1103,-896 1103,-896 1133,-896 1133,-896 1139,-896 1145,-902 1145,-908 1145,-908 1145,-920 1145,-920 1145,-926 1139,-932 1133,-932"/>
<text text-anchor="middle" x="1118" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="node47" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1134.07,-895.87C1150.23,-879.99 1176.75,-857.45 1205,-848 1218.44,-843.5 3235.69,-849.72 3246,-840 3284.72,-803.49 3261,-654.22 3261,-601 3261,-601 3261,-601 3261,-325 3261,-255.79 3296.86,-216.94 3246,-170 3147.28,-78.87 951.9,-181.95 828,-130 809.25,-122.14 792.99,-105.94 781.56,-91.93"/>
<polygon fill="black" stroke="black" points="784.3,-89.76 775.4,-84.02 778.78,-94.06 784.3,-89.76"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores0_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M576.5,-932C576.5,-932 505.5,-932 505.5,-932 499.5,-932 493.5,-926 493.5,-920 493.5,-920 493.5,-908 493.5,-908 493.5,-902 499.5,-896 505.5,-896 505.5,-896 576.5,-896 576.5,-896 582.5,-896 588.5,-902 588.5,-908 588.5,-908 588.5,-920 588.5,-920 588.5,-926 582.5,-932 576.5,-932"/>
<text text-anchor="middle" x="541" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M549.16,-895.81C557.66,-880.13 572.6,-857.93 593,-848 632.86,-828.59 1352.71,-862.35 1391,-840 1421.33,-822.3 1438.4,-783.88 1446.92,-757.72"/>
<polygon fill="black" stroke="black" points="1450.3,-758.62 1449.86,-748.03 1443.6,-756.58 1450.3,-758.62"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores0_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-932C463.5,-932 388.5,-932 388.5,-932 382.5,-932 376.5,-926 376.5,-920 376.5,-920 376.5,-908 376.5,-908 376.5,-902 382.5,-896 388.5,-896 388.5,-896 463.5,-896 463.5,-896 469.5,-896 475.5,-902 475.5,-908 475.5,-908 475.5,-920 475.5,-920 475.5,-926 469.5,-932 463.5,-932"/>
<text text-anchor="middle" x="426" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node32" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1370,-748C1370,-748 1276,-748 1276,-748 1270,-748 1264,-742 1264,-736 1264,-736 1264,-724 1264,-724 1264,-718 1270,-712 1276,-712 1276,-712 1370,-712 1370,-712 1376,-712 1382,-718 1382,-724 1382,-724 1382,-736 1382,-736 1382,-742 1376,-748 1370,-748"/>
<text text-anchor="middle" x="1323" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M441.67,-887.17C451.99,-872.76 466.92,-856.12 485,-848 524.03,-830.48 1217.7,-860.95 1255,-840 1290.39,-820.12 1309.83,-773.42 1318.11,-748.08"/>
<polygon fill="black" stroke="black" points="438.56,-885.51 435.85,-895.75 444.36,-889.44 438.56,-885.51"/>
</g>
<!-- board_processor_cores0_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores0_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M346,-932C346,-932 316,-932 316,-932 310,-932 304,-926 304,-920 304,-920 304,-908 304,-908 304,-902 310,-896 316,-896 316,-896 346,-896 346,-896 352,-896 358,-902 358,-908 358,-908 358,-920 358,-920 358,-926 352,-932 346,-932"/>
<text text-anchor="middle" x="331" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M338.97,-886.26C344.66,-872.25 353.86,-856.31 368,-848 389.24,-835.52 1233.51,-852.05 1255,-840 1290.41,-820.15 1309.84,-773.43 1318.11,-748.08"/>
<polygon fill="black" stroke="black" points="335.57,-885.39 335.43,-895.99 342.14,-887.79 335.57,-885.39"/>
</g>
<!-- board_processor_cores1_core_icache_port -->
<g id="node9" class="node">
<title>board_processor_cores1_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1594,-932C1594,-932 1532,-932 1532,-932 1526,-932 1520,-926 1520,-920 1520,-920 1520,-908 1520,-908 1520,-902 1526,-896 1532,-896 1532,-896 1594,-896 1594,-896 1600,-896 1606,-902 1606,-908 1606,-908 1606,-920 1606,-920 1606,-926 1600,-932 1594,-932"/>
<text text-anchor="middle" x="1563" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="node49" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M997.5,-84C997.5,-84 950.5,-84 950.5,-84 944.5,-84 938.5,-78 938.5,-72 938.5,-72 938.5,-60 938.5,-60 938.5,-54 944.5,-48 950.5,-48 950.5,-48 997.5,-48 997.5,-48 1003.5,-48 1009.5,-54 1009.5,-60 1009.5,-60 1009.5,-72 1009.5,-72 1009.5,-78 1003.5,-84 997.5,-84"/>
<text text-anchor="middle" x="974" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1571.39,-895.78C1580.11,-880.07 1595.37,-857.86 1616,-848 1636.63,-838.14 3245.24,-855.55 3262,-840 3281.53,-821.88 3281,-627.64 3281,-601 3281,-601 3281,-601 3281,-325 3281,-290.35 3289.6,-193.36 3264,-170 3171.98,-86.03 1133.14,-186.28 1022,-130 1006.55,-122.18 994.69,-106.8 986.62,-93.2"/>
<polygon fill="black" stroke="black" points="989.54,-91.25 981.64,-84.18 983.41,-94.63 989.54,-91.25"/>
</g>
<!-- board_processor_cores1_core_dcache_port -->
<g id="node10" class="node">
<title>board_processor_cores1_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1703.5,-932C1703.5,-932 1636.5,-932 1636.5,-932 1630.5,-932 1624.5,-926 1624.5,-920 1624.5,-920 1624.5,-908 1624.5,-908 1624.5,-902 1630.5,-896 1636.5,-896 1636.5,-896 1703.5,-896 1703.5,-896 1709.5,-896 1715.5,-902 1715.5,-908 1715.5,-908 1715.5,-920 1715.5,-920 1715.5,-926 1709.5,-932 1703.5,-932"/>
<text text-anchor="middle" x="1670" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="node51" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1191.5,-84C1191.5,-84 1144.5,-84 1144.5,-84 1138.5,-84 1132.5,-78 1132.5,-72 1132.5,-72 1132.5,-60 1132.5,-60 1132.5,-54 1138.5,-48 1144.5,-48 1144.5,-48 1191.5,-48 1191.5,-48 1197.5,-48 1203.5,-54 1203.5,-60 1203.5,-60 1203.5,-72 1203.5,-72 1203.5,-78 1197.5,-84 1191.5,-84"/>
<text text-anchor="middle" x="1168" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="edge10" class="edge">
<title>board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1681.28,-895.98C1692.88,-880.18 1712.51,-857.69 1736,-848 1755.9,-839.79 3270.35,-854.78 3286,-840 3305.35,-821.73 3301,-627.61 3301,-601 3301,-601 3301,-601 3301,-325 3301,-290.39 3311.4,-193.51 3286,-170 3201.59,-91.86 1318.57,-182.04 1216,-130 1200.56,-122.16 1188.69,-106.79 1180.62,-93.19"/>
<polygon fill="black" stroke="black" points="1183.54,-91.24 1175.64,-84.18 1177.41,-94.62 1183.54,-91.24"/>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port -->
<g id="node11" class="node">
<title>board_processor_cores1_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1871,-932C1871,-932 1841,-932 1841,-932 1835,-932 1829,-926 1829,-920 1829,-920 1829,-908 1829,-908 1829,-902 1835,-896 1841,-896 1841,-896 1871,-896 1871,-896 1877,-896 1883,-902 1883,-908 1883,-908 1883,-920 1883,-920 1883,-926 1877,-932 1871,-932"/>
<text text-anchor="middle" x="1856" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="node57" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1385.5,-84C1385.5,-84 1338.5,-84 1338.5,-84 1332.5,-84 1326.5,-78 1326.5,-72 1326.5,-72 1326.5,-60 1326.5,-60 1326.5,-54 1332.5,-48 1338.5,-48 1338.5,-48 1385.5,-48 1385.5,-48 1391.5,-48 1397.5,-54 1397.5,-60 1397.5,-60 1397.5,-72 1397.5,-72 1397.5,-78 1391.5,-84 1385.5,-84"/>
<text text-anchor="middle" x="1362" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="edge11" class="edge">
<title>board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1864.88,-895.76C1874.05,-880.05 1889.97,-857.83 1911,-848 1928.55,-839.8 3291.92,-853.3 3306,-840 3325.34,-821.73 3321,-627.61 3321,-601 3321,-601 3321,-601 3321,-325 3321,-290.39 3331.37,-193.53 3306,-170 3228.75,-98.36 1503.91,-177.75 1410,-130 1394.56,-122.15 1382.7,-106.78 1374.63,-93.18"/>
<polygon fill="black" stroke="black" points="1377.55,-91.23 1369.65,-84.17 1371.42,-94.62 1377.55,-91.23"/>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port -->
<g id="node12" class="node">
<title>board_processor_cores1_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2046,-932C2046,-932 2016,-932 2016,-932 2010,-932 2004,-926 2004,-920 2004,-920 2004,-908 2004,-908 2004,-902 2010,-896 2016,-896 2016,-896 2046,-896 2046,-896 2052,-896 2058,-902 2058,-908 2058,-908 2058,-920 2058,-920 2058,-926 2052,-932 2046,-932"/>
<text text-anchor="middle" x="2031" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="node59" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1579.5,-84C1579.5,-84 1532.5,-84 1532.5,-84 1526.5,-84 1520.5,-78 1520.5,-72 1520.5,-72 1520.5,-60 1520.5,-60 1520.5,-54 1526.5,-48 1532.5,-48 1532.5,-48 1579.5,-48 1579.5,-48 1585.5,-48 1591.5,-54 1591.5,-60 1591.5,-60 1591.5,-72 1591.5,-72 1591.5,-78 1585.5,-84 1579.5,-84"/>
<text text-anchor="middle" x="1556" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="edge12" class="edge">
<title>board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2047.07,-895.89C2063.24,-880.02 2089.76,-857.49 2118,-848 2133.9,-842.66 3313.81,-851.53 3326,-840 3364.67,-803.44 3341,-654.22 3341,-601 3341,-601 3341,-601 3341,-325 3341,-255.79 3376.69,-217.12 3326,-170 3256.56,-105.46 1707.3,-166.96 1620,-130 1601.4,-122.12 1585.23,-106.08 1573.8,-92.16"/>
<polygon fill="black" stroke="black" points="1576.55,-90 1567.63,-84.28 1571.04,-94.31 1576.55,-90"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor -->
<g id="node13" class="node">
<title>board_processor_cores1_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-932C1489.5,-932 1418.5,-932 1418.5,-932 1412.5,-932 1406.5,-926 1406.5,-920 1406.5,-920 1406.5,-908 1406.5,-908 1406.5,-902 1412.5,-896 1418.5,-896 1418.5,-896 1489.5,-896 1489.5,-896 1495.5,-896 1501.5,-902 1501.5,-908 1501.5,-908 1501.5,-920 1501.5,-920 1501.5,-926 1495.5,-932 1489.5,-932"/>
<text text-anchor="middle" x="1454" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge13" class="edge">
<title>board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1454,-895.88C1454,-864.31 1454,-796.67 1454,-758.57"/>
<polygon fill="black" stroke="black" points="1457.5,-758.21 1454,-748.21 1450.5,-758.21 1457.5,-758.21"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder -->
<g id="node14" class="node">
<title>board_processor_cores1_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1376.5,-932C1376.5,-932 1301.5,-932 1301.5,-932 1295.5,-932 1289.5,-926 1289.5,-920 1289.5,-920 1289.5,-908 1289.5,-908 1289.5,-902 1295.5,-896 1301.5,-896 1301.5,-896 1376.5,-896 1376.5,-896 1382.5,-896 1388.5,-902 1388.5,-908 1388.5,-908 1388.5,-920 1388.5,-920 1388.5,-926 1382.5,-932 1376.5,-932"/>
<text text-anchor="middle" x="1339" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1336.59,-885.54C1333.24,-847.49 1327.29,-779.85 1324.51,-748.21"/>
<polygon fill="black" stroke="black" points="1333.13,-886.22 1337.49,-895.88 1340.11,-885.61 1333.13,-886.22"/>
</g>
<!-- board_processor_cores1_core_interrupts_pio -->
<g id="node15" class="node">
<title>board_processor_cores1_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1259,-932C1259,-932 1229,-932 1229,-932 1223,-932 1217,-926 1217,-920 1217,-920 1217,-908 1217,-908 1217,-902 1223,-896 1229,-896 1229,-896 1259,-896 1259,-896 1265,-896 1271,-902 1271,-908 1271,-908 1271,-920 1271,-920 1271,-926 1265,-932 1259,-932"/>
<text text-anchor="middle" x="1244" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1255.5,-886.51C1271.93,-848.65 1301.68,-780.12 1315.53,-748.21"/>
<polygon fill="black" stroke="black" points="1252.2,-885.31 1251.43,-895.88 1258.62,-888.1 1252.2,-885.31"/>
</g>
<!-- board_processor_cores2_core_icache_port -->
<g id="node16" class="node">
<title>board_processor_cores2_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2507,-932C2507,-932 2445,-932 2445,-932 2439,-932 2433,-926 2433,-920 2433,-920 2433,-908 2433,-908 2433,-902 2439,-896 2445,-896 2445,-896 2507,-896 2507,-896 2513,-896 2519,-902 2519,-908 2519,-908 2519,-920 2519,-920 2519,-926 2513,-932 2507,-932"/>
<text text-anchor="middle" x="2476" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1i_cache_cpu_side -->
<g id="node61" class="node">
<title>board_cache_hierarchy_clusters2_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1789.5,-84C1789.5,-84 1742.5,-84 1742.5,-84 1736.5,-84 1730.5,-78 1730.5,-72 1730.5,-72 1730.5,-60 1730.5,-60 1730.5,-54 1736.5,-48 1742.5,-48 1742.5,-48 1789.5,-48 1789.5,-48 1795.5,-48 1801.5,-54 1801.5,-60 1801.5,-60 1801.5,-72 1801.5,-72 1801.5,-78 1795.5,-84 1789.5,-84"/>
<text text-anchor="middle" x="1766" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_cpu_side -->
<g id="edge16" class="edge">
<title>board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2484.41,-895.8C2493.13,-880.11 2508.4,-857.91 2529,-848 2549.35,-838.21 3325.49,-855.41 3342,-840 3361.48,-821.83 3361,-627.64 3361,-601 3361,-601 3361,-601 3361,-325 3361,-290.35 3369.5,-193.46 3344,-170 3281.43,-112.42 1889.7,-168.73 1814,-130 1798.58,-122.11 1786.72,-106.74 1778.64,-93.15"/>
<polygon fill="black" stroke="black" points="1781.56,-91.2 1773.66,-84.15 1775.44,-94.59 1781.56,-91.2"/>
</g>
<!-- board_processor_cores2_core_dcache_port -->
<g id="node17" class="node">
<title>board_processor_cores2_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2616.5,-932C2616.5,-932 2549.5,-932 2549.5,-932 2543.5,-932 2537.5,-926 2537.5,-920 2537.5,-920 2537.5,-908 2537.5,-908 2537.5,-902 2543.5,-896 2549.5,-896 2549.5,-896 2616.5,-896 2616.5,-896 2622.5,-896 2628.5,-902 2628.5,-908 2628.5,-908 2628.5,-920 2628.5,-920 2628.5,-926 2622.5,-932 2616.5,-932"/>
<text text-anchor="middle" x="2583" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1d_cache_cpu_side -->
<g id="node63" class="node">
<title>board_cache_hierarchy_clusters2_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1983.5,-84C1983.5,-84 1936.5,-84 1936.5,-84 1930.5,-84 1924.5,-78 1924.5,-72 1924.5,-72 1924.5,-60 1924.5,-60 1924.5,-54 1930.5,-48 1936.5,-48 1936.5,-48 1983.5,-48 1983.5,-48 1989.5,-48 1995.5,-54 1995.5,-60 1995.5,-60 1995.5,-72 1995.5,-72 1995.5,-78 1989.5,-84 1983.5,-84"/>
<text text-anchor="middle" x="1960" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_cpu_side -->
<g id="edge17" class="edge">
<title>board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2594.52,-895.71C2606.15,-879.95 2625.69,-857.7 2649,-848 2667.39,-840.35 3351.56,-853.72 3366,-840 3385.29,-821.68 3381,-627.61 3381,-601 3381,-601 3381,-601 3381,-325 3381,-290.39 3391.28,-193.64 3366,-170 3310.87,-118.45 2075.14,-164.49 2008,-130 1992.6,-122.09 1980.73,-106.71 1972.65,-93.13"/>
<polygon fill="black" stroke="black" points="1975.57,-91.18 1967.67,-84.13 1969.45,-94.58 1975.57,-91.18"/>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port -->
<g id="node18" class="node">
<title>board_processor_cores2_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2784,-932C2784,-932 2754,-932 2754,-932 2748,-932 2742,-926 2742,-920 2742,-920 2742,-908 2742,-908 2742,-902 2748,-896 2754,-896 2754,-896 2784,-896 2784,-896 2790,-896 2796,-902 2796,-908 2796,-908 2796,-920 2796,-920 2796,-926 2790,-932 2784,-932"/>
<text text-anchor="middle" x="2769" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters2_iptw_cache_cpu_side -->
<g id="node69" class="node">
<title>board_cache_hierarchy_clusters2_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2177.5,-84C2177.5,-84 2130.5,-84 2130.5,-84 2124.5,-84 2118.5,-78 2118.5,-72 2118.5,-72 2118.5,-60 2118.5,-60 2118.5,-54 2124.5,-48 2130.5,-48 2130.5,-48 2177.5,-48 2177.5,-48 2183.5,-48 2189.5,-54 2189.5,-60 2189.5,-60 2189.5,-72 2189.5,-72 2189.5,-78 2183.5,-84 2177.5,-84"/>
<text text-anchor="middle" x="2154" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_cpu_side -->
<g id="edge18" class="edge">
<title>board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2777.9,-895.8C2787.08,-880.12 2803.02,-857.91 2824,-848 2838.12,-841.33 3374.7,-850.77 3386,-840 3405.26,-821.65 3401,-627.61 3401,-601 3401,-601 3401,-601 3401,-325 3401,-290.39 3411.22,-193.69 3386,-170 3290.05,-79.89 2318.95,-190.4 2202,-130 2186.61,-122.05 2174.75,-106.68 2166.67,-93.11"/>
<polygon fill="black" stroke="black" points="2169.59,-91.16 2161.68,-84.11 2163.47,-94.56 2169.59,-91.16"/>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port -->
<g id="node19" class="node">
<title>board_processor_cores2_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2959,-932C2959,-932 2929,-932 2929,-932 2923,-932 2917,-926 2917,-920 2917,-920 2917,-908 2917,-908 2917,-902 2923,-896 2929,-896 2929,-896 2959,-896 2959,-896 2965,-896 2971,-902 2971,-908 2971,-908 2971,-920 2971,-920 2971,-926 2965,-932 2959,-932"/>
<text text-anchor="middle" x="2944" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters2_dptw_cache_cpu_side -->
<g id="node71" class="node">
<title>board_cache_hierarchy_clusters2_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2371.5,-84C2371.5,-84 2324.5,-84 2324.5,-84 2318.5,-84 2312.5,-78 2312.5,-72 2312.5,-72 2312.5,-60 2312.5,-60 2312.5,-54 2318.5,-48 2324.5,-48 2324.5,-48 2371.5,-48 2371.5,-48 2377.5,-48 2383.5,-54 2383.5,-60 2383.5,-60 2383.5,-72 2383.5,-72 2383.5,-78 2377.5,-84 2371.5,-84"/>
<text text-anchor="middle" x="2348" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_cpu_side -->
<g id="edge19" class="edge">
<title>board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2960.1,-895.98C2976.29,-880.18 3002.83,-857.7 3031,-848 3050.7,-841.22 3390.96,-854.43 3406,-840 3444.4,-803.16 3421,-654.22 3421,-601 3421,-601 3421,-601 3421,-325 3421,-255.79 3456.3,-217.54 3406,-170 3325.67,-94.07 2513.42,-173.95 2412,-130 2393.64,-122.04 2377.6,-106.23 2366.17,-92.43"/>
<polygon fill="black" stroke="black" points="2368.61,-89.88 2359.67,-84.19 2363.12,-94.21 2368.61,-89.88"/>
</g>
<!-- board_processor_cores2_core_interrupts_int_requestor -->
<g id="node20" class="node">
<title>board_processor_cores2_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2402.5,-932C2402.5,-932 2331.5,-932 2331.5,-932 2325.5,-932 2319.5,-926 2319.5,-920 2319.5,-920 2319.5,-908 2319.5,-908 2319.5,-902 2325.5,-896 2331.5,-896 2331.5,-896 2402.5,-896 2402.5,-896 2408.5,-896 2414.5,-902 2414.5,-908 2414.5,-908 2414.5,-920 2414.5,-920 2414.5,-926 2408.5,-932 2402.5,-932"/>
<text text-anchor="middle" x="2367" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores2_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge20" class="edge">
<title>board_processor_cores2_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2357.2,-895.78C2347.54,-880.53 2331.29,-859.02 2311,-848 2173.7,-773.41 1693.3,-742.77 1518.35,-733.92"/>
<polygon fill="black" stroke="black" points="1518.43,-730.42 1508.26,-733.42 1518.08,-737.41 1518.43,-730.42"/>
</g>
<!-- board_processor_cores2_core_interrupts_int_responder -->
<g id="node21" class="node">
<title>board_processor_cores2_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2289.5,-932C2289.5,-932 2214.5,-932 2214.5,-932 2208.5,-932 2202.5,-926 2202.5,-920 2202.5,-920 2202.5,-908 2202.5,-908 2202.5,-902 2208.5,-896 2214.5,-896 2214.5,-896 2289.5,-896 2289.5,-896 2295.5,-896 2301.5,-902 2301.5,-908 2301.5,-908 2301.5,-920 2301.5,-920 2301.5,-926 2295.5,-932 2289.5,-932"/>
<text text-anchor="middle" x="2252" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores2_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge21" class="edge">
<title>board_processor_cores2_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2236.33,-887.16C2226.01,-872.75 2211.08,-856.11 2193,-848 2152.35,-829.76 1429.85,-861.81 1391,-840 1355.6,-820.13 1336.17,-773.42 1327.89,-748.08"/>
<polygon fill="black" stroke="black" points="2233.64,-889.43 2242.15,-895.75 2239.44,-885.51 2233.64,-889.43"/>
</g>
<!-- board_processor_cores2_core_interrupts_pio -->
<g id="node22" class="node">
<title>board_processor_cores2_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2172,-932C2172,-932 2142,-932 2142,-932 2136,-932 2130,-926 2130,-920 2130,-920 2130,-908 2130,-908 2130,-902 2136,-896 2142,-896 2142,-896 2172,-896 2172,-896 2178,-896 2184,-902 2184,-908 2184,-908 2184,-920 2184,-920 2184,-926 2178,-932 2172,-932"/>
<text text-anchor="middle" x="2157" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores2_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge22" class="edge">
<title>board_processor_cores2_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2133.5,-888.9C2117.25,-874 2094.25,-856.22 2070,-848 2034.27,-835.89 1423.88,-858.5 1391,-840 1355.62,-820.1 1336.18,-773.4 1327.89,-748.07"/>
<polygon fill="black" stroke="black" points="2131.25,-891.58 2140.92,-895.92 2136.06,-886.5 2131.25,-891.58"/>
</g>
<!-- board_processor_cores3_core_icache_port -->
<g id="node23" class="node">
<title>board_processor_cores3_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3420,-932C3420,-932 3358,-932 3358,-932 3352,-932 3346,-926 3346,-920 3346,-920 3346,-908 3346,-908 3346,-902 3352,-896 3358,-896 3358,-896 3420,-896 3420,-896 3426,-896 3432,-902 3432,-908 3432,-908 3432,-920 3432,-920 3432,-926 3426,-932 3420,-932"/>
<text text-anchor="middle" x="3389" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1i_cache_cpu_side -->
<g id="node73" class="node">
<title>board_cache_hierarchy_clusters3_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2581.5,-84C2581.5,-84 2534.5,-84 2534.5,-84 2528.5,-84 2522.5,-78 2522.5,-72 2522.5,-72 2522.5,-60 2522.5,-60 2522.5,-54 2528.5,-48 2534.5,-48 2534.5,-48 2581.5,-48 2581.5,-48 2587.5,-48 2593.5,-54 2593.5,-60 2593.5,-60 2593.5,-72 2593.5,-72 2593.5,-78 2587.5,-84 2581.5,-84"/>
<text text-anchor="middle" x="2558" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_cpu_side -->
<g id="edge23" class="edge">
<title>board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3398.77,-895.92C3406.5,-881.51 3416.83,-860.07 3422,-840 3448.56,-736.81 3441,-707.56 3441,-601 3441,-601 3441,-601 3441,-325 3441,-290.35 3449.23,-193.75 3424,-170 3357.74,-107.63 2686.53,-172.37 2606,-130 2590.67,-121.94 2578.81,-106.56 2570.71,-93.02"/>
<polygon fill="black" stroke="black" points="2573.64,-91.08 2565.71,-84.05 2567.52,-94.49 2573.64,-91.08"/>
</g>
<!-- board_processor_cores3_core_dcache_port -->
<g id="node24" class="node">
<title>board_processor_cores3_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3529.5,-932C3529.5,-932 3462.5,-932 3462.5,-932 3456.5,-932 3450.5,-926 3450.5,-920 3450.5,-920 3450.5,-908 3450.5,-908 3450.5,-902 3456.5,-896 3462.5,-896 3462.5,-896 3529.5,-896 3529.5,-896 3535.5,-896 3541.5,-902 3541.5,-908 3541.5,-908 3541.5,-920 3541.5,-920 3541.5,-926 3535.5,-932 3529.5,-932"/>
<text text-anchor="middle" x="3496" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1d_cache_cpu_side -->
<g id="node75" class="node">
<title>board_cache_hierarchy_clusters3_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2775.5,-84C2775.5,-84 2728.5,-84 2728.5,-84 2722.5,-84 2716.5,-78 2716.5,-72 2716.5,-72 2716.5,-60 2716.5,-60 2716.5,-54 2722.5,-48 2728.5,-48 2728.5,-48 2775.5,-48 2775.5,-48 2781.5,-48 2787.5,-54 2787.5,-60 2787.5,-60 2787.5,-72 2787.5,-72 2787.5,-78 2781.5,-84 2775.5,-84"/>
<text text-anchor="middle" x="2752" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_cpu_side -->
<g id="edge24" class="edge">
<title>board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3494.31,-895.77C3489.83,-848.64 3478,-713.58 3478,-601 3478,-601 3478,-601 3478,-325 3478,-254.66 3499.14,-216.09 3446,-170 3337.35,-75.75 2926.85,-197.79 2800,-130 2784.83,-121.89 2773.02,-106.66 2764.91,-93.2"/>
<polygon fill="black" stroke="black" points="2767.85,-91.28 2759.89,-84.28 2761.74,-94.71 2767.85,-91.28"/>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port -->
<g id="node25" class="node">
<title>board_processor_cores3_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3616,-932C3616,-932 3586,-932 3586,-932 3580,-932 3574,-926 3574,-920 3574,-920 3574,-908 3574,-908 3574,-902 3580,-896 3586,-896 3586,-896 3616,-896 3616,-896 3622,-896 3628,-902 3628,-908 3628,-908 3628,-920 3628,-920 3628,-926 3622,-932 3616,-932"/>
<text text-anchor="middle" x="3601" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters3_iptw_cache_cpu_side -->
<g id="node81" class="node">
<title>board_cache_hierarchy_clusters3_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2969.5,-84C2969.5,-84 2922.5,-84 2922.5,-84 2916.5,-84 2910.5,-78 2910.5,-72 2910.5,-72 2910.5,-60 2910.5,-60 2910.5,-54 2916.5,-48 2922.5,-48 2922.5,-48 2969.5,-48 2969.5,-48 2975.5,-48 2981.5,-54 2981.5,-60 2981.5,-60 2981.5,-72 2981.5,-72 2981.5,-78 2975.5,-84 2969.5,-84"/>
<text text-anchor="middle" x="2946" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_cpu_side -->
<g id="edge25" class="edge">
<title>board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3596.11,-895.92C3583.16,-849.15 3549,-714.95 3549,-601 3549,-601 3549,-601 3549,-325 3549,-250.13 3543.72,-213.8 3483,-170 3394.58,-106.21 3089.65,-182.34 2994,-130 2978.91,-121.74 2967.1,-106.51 2958.97,-93.09"/>
<polygon fill="black" stroke="black" points="2961.91,-91.17 2953.94,-84.19 2955.82,-94.62 2961.91,-91.17"/>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port -->
<g id="node26" class="node">
<title>board_processor_cores3_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3791,-932C3791,-932 3761,-932 3761,-932 3755,-932 3749,-926 3749,-920 3749,-920 3749,-908 3749,-908 3749,-902 3755,-896 3761,-896 3761,-896 3791,-896 3791,-896 3797,-896 3803,-902 3803,-908 3803,-908 3803,-920 3803,-920 3803,-926 3797,-932 3791,-932"/>
<text text-anchor="middle" x="3776" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters3_dptw_cache_cpu_side -->
<g id="node83" class="node">
<title>board_cache_hierarchy_clusters3_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3163.5,-84C3163.5,-84 3116.5,-84 3116.5,-84 3110.5,-84 3104.5,-78 3104.5,-72 3104.5,-72 3104.5,-60 3104.5,-60 3104.5,-54 3110.5,-48 3116.5,-48 3116.5,-48 3163.5,-48 3163.5,-48 3169.5,-48 3175.5,-54 3175.5,-60 3175.5,-60 3175.5,-72 3175.5,-72 3175.5,-78 3169.5,-84 3163.5,-84"/>
<text text-anchor="middle" x="3140" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_cpu_side -->
<g id="edge26" class="edge">
<title>board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3765.84,-895.74C3739.67,-849.6 3672,-718.9 3672,-601 3672,-601 3672,-601 3672,-325 3672,-109.84 3315.35,-74.05 3186.08,-68.15"/>
<polygon fill="black" stroke="black" points="3185.87,-64.64 3175.73,-67.72 3185.58,-71.63 3185.87,-64.64"/>
</g>
<!-- board_processor_cores3_core_interrupts_int_requestor -->
<g id="node27" class="node">
<title>board_processor_cores3_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3315.5,-932C3315.5,-932 3244.5,-932 3244.5,-932 3238.5,-932 3232.5,-926 3232.5,-920 3232.5,-920 3232.5,-908 3232.5,-908 3232.5,-902 3238.5,-896 3244.5,-896 3244.5,-896 3315.5,-896 3315.5,-896 3321.5,-896 3327.5,-902 3327.5,-908 3327.5,-908 3327.5,-920 3327.5,-920 3327.5,-926 3321.5,-932 3315.5,-932"/>
<text text-anchor="middle" x="3280" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores3_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge27" class="edge">
<title>board_processor_cores3_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3270.56,-895.74C3261.04,-880.24 3244.79,-858.37 3224,-848 3068.94,-770.63 1818.28,-738.87 1518.44,-732.32"/>
<polygon fill="black" stroke="black" points="1518.25,-728.82 1508.17,-732.1 1518.1,-735.82 1518.25,-728.82"/>
</g>
<!-- board_processor_cores3_core_interrupts_int_responder -->
<g id="node28" class="node">
<title>board_processor_cores3_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3202.5,-932C3202.5,-932 3127.5,-932 3127.5,-932 3121.5,-932 3115.5,-926 3115.5,-920 3115.5,-920 3115.5,-908 3115.5,-908 3115.5,-902 3121.5,-896 3127.5,-896 3127.5,-896 3202.5,-896 3202.5,-896 3208.5,-896 3214.5,-902 3214.5,-908 3214.5,-908 3214.5,-920 3214.5,-920 3214.5,-926 3208.5,-932 3202.5,-932"/>
<text text-anchor="middle" x="3165" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores3_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge28" class="edge">
<title>board_processor_cores3_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3149.35,-887.13C3139.03,-872.7 3124.1,-856.07 3106,-848 3084.24,-838.3 1411.8,-851.6 1391,-840 1355.55,-820.22 1336.14,-773.47 1327.87,-748.1"/>
<polygon fill="black" stroke="black" points="3146.66,-889.4 3155.16,-895.73 3152.46,-885.48 3146.66,-889.4"/>
</g>
<!-- board_processor_cores3_core_interrupts_pio -->
<g id="node29" class="node">
<title>board_processor_cores3_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3085,-932C3085,-932 3055,-932 3055,-932 3049,-932 3043,-926 3043,-920 3043,-920 3043,-908 3043,-908 3043,-902 3049,-896 3055,-896 3055,-896 3085,-896 3085,-896 3091,-896 3097,-902 3097,-908 3097,-908 3097,-920 3097,-920 3097,-926 3091,-932 3085,-932"/>
<text text-anchor="middle" x="3070" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores3_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge29" class="edge">
<title>board_processor_cores3_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3046.52,-888.84C3030.27,-873.93 3007.27,-856.13 2983,-848 2962.03,-840.97 1410.31,-850.78 1391,-840 1355.55,-820.22 1336.14,-773.47 1327.88,-748.1"/>
<polygon fill="black" stroke="black" points="3044.27,-891.53 3053.93,-895.88 3049.09,-886.45 3044.27,-891.53"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node30" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-932C236,-932 206,-932 206,-932 200,-932 194,-926 194,-920 194,-920 194,-908 194,-908 194,-902 200,-896 206,-896 206,-896 236,-896 236,-896 242,-896 248,-902 248,-908 248,-908 248,-920 248,-920 248,-926 242,-932 236,-932"/>
<text text-anchor="middle" x="221" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge30" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M240.01,-888.14C252.87,-873.44 271.27,-856.16 292,-848 316.89,-838.21 1231.66,-853.07 1255,-840 1290.41,-820.16 1309.84,-773.44 1318.12,-748.08"/>
<polygon fill="black" stroke="black" points="237.19,-886.05 233.45,-895.97 242.55,-890.55 237.19,-886.05"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node86" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1600,-618C1600,-618 1544,-618 1544,-618 1538,-618 1532,-612 1532,-606 1532,-606 1532,-594 1532,-594 1532,-588 1538,-582 1544,-582 1544,-582 1600,-582 1600,-582 1606,-582 1612,-588 1612,-594 1612,-594 1612,-606 1612,-606 1612,-612 1606,-618 1600,-618"/>
<text text-anchor="middle" x="1572" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge31" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M1476.7,-704.37C1499.95,-679.16 1535.49,-640.6 1555.96,-618.4"/>
<polygon fill="black" stroke="black" points="1474.12,-702.01 1469.91,-711.74 1479.27,-706.76 1474.12,-702.01"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node33" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M1233.5,-748C1233.5,-748 1200.5,-748 1200.5,-748 1194.5,-748 1188.5,-742 1188.5,-736 1188.5,-736 1188.5,-724 1188.5,-724 1188.5,-718 1194.5,-712 1200.5,-712 1200.5,-712 1233.5,-712 1233.5,-712 1239.5,-712 1245.5,-718 1245.5,-724 1245.5,-724 1245.5,-736 1245.5,-736 1245.5,-742 1239.5,-748 1233.5,-748"/>
<text text-anchor="middle" x="1217" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node34" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1238,-618C1238,-618 1208,-618 1208,-618 1202,-618 1196,-612 1196,-606 1196,-606 1196,-594 1196,-594 1196,-588 1202,-582 1208,-582 1208,-582 1238,-582 1238,-582 1244,-582 1250,-588 1250,-594 1250,-594 1250,-606 1250,-606 1250,-612 1244,-618 1238,-618"/>
<text text-anchor="middle" x="1223" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge32" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M1217.81,-711.74C1218.81,-690.36 1220.53,-653.69 1221.71,-628.44"/>
<polygon fill="black" stroke="black" points="1225.21,-628.55 1222.18,-618.4 1218.22,-628.22 1225.21,-628.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node35" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1776,-488C1776,-488 1692,-488 1692,-488 1686,-488 1680,-482 1680,-476 1680,-476 1680,-464 1680,-464 1680,-458 1686,-452 1692,-452 1692,-452 1776,-452 1776,-452 1782,-452 1788,-458 1788,-464 1788,-464 1788,-476 1788,-476 1788,-482 1782,-488 1776,-488"/>
<text text-anchor="middle" x="1734" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="node42" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M488,-344C488,-344 432,-344 432,-344 426,-344 420,-338 420,-332 420,-332 420,-320 420,-320 420,-314 426,-308 432,-308 432,-308 488,-308 488,-308 494,-308 500,-314 500,-320 500,-320 500,-332 500,-332 500,-338 494,-344 488,-344"/>
<text text-anchor="middle" x="460" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="edge33" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M1688.26,-448.6C1682.54,-446.72 1676.7,-445.11 1671,-444 1655.17,-440.92 523.54,-444.75 510,-436 478.35,-415.54 466.46,-369.53 462.21,-344.32"/>
<polygon fill="black" stroke="black" points="1687.12,-451.91 1697.71,-451.96 1689.47,-445.31 1687.12,-451.91"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="node54" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1281,-344C1281,-344 1225,-344 1225,-344 1219,-344 1213,-338 1213,-332 1213,-332 1213,-320 1213,-320 1213,-314 1219,-308 1225,-308 1225,-308 1281,-308 1281,-308 1287,-308 1293,-314 1293,-320 1293,-320 1293,-332 1293,-332 1293,-338 1287,-344 1281,-344"/>
<text text-anchor="middle" x="1253" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="edge34" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M1687.6,-448.47C1682.09,-446.67 1676.48,-445.11 1671,-444 1650.96,-439.94 1320.09,-447.23 1303,-436 1271.5,-415.31 1259.55,-369.39 1255.25,-344.26"/>
<polygon fill="black" stroke="black" points="1686.77,-451.89 1697.36,-451.93 1689.11,-445.29 1686.77,-451.89"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_mem_side -->
<g id="node66" class="node">
<title>board_cache_hierarchy_clusters2_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1762,-344C1762,-344 1706,-344 1706,-344 1700,-344 1694,-338 1694,-332 1694,-332 1694,-320 1694,-320 1694,-314 1700,-308 1706,-308 1706,-308 1762,-308 1762,-308 1768,-308 1774,-314 1774,-320 1774,-320 1774,-332 1774,-332 1774,-338 1768,-344 1762,-344"/>
<text text-anchor="middle" x="1734" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l2_cache_mem_side -->
<g id="edge35" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M1734,-441.68C1734,-412.89 1734,-368.42 1734,-344.19"/>
<polygon fill="black" stroke="black" points="1730.5,-441.87 1734,-451.87 1737.5,-441.87 1730.5,-441.87"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_mem_side -->
<g id="node78" class="node">
<title>board_cache_hierarchy_clusters3_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-344C2492,-344 2436,-344 2436,-344 2430,-344 2424,-338 2424,-332 2424,-332 2424,-320 2424,-320 2424,-314 2430,-308 2436,-308 2436,-308 2492,-308 2492,-308 2498,-308 2504,-314 2504,-320 2504,-320 2504,-332 2504,-332 2504,-338 2498,-344 2492,-344"/>
<text text-anchor="middle" x="2464" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l2_cache_mem_side -->
<g id="edge36" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M1798.51,-456.45C1945.85,-427.79 2303.6,-358.2 2423.83,-334.81"/>
<polygon fill="black" stroke="black" points="1797.42,-453.1 1788.27,-458.44 1798.76,-459.97 1797.42,-453.1"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node36" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1650,-488C1650,-488 1556,-488 1556,-488 1550,-488 1544,-482 1544,-476 1544,-476 1544,-464 1544,-464 1544,-458 1550,-452 1556,-452 1556,-452 1650,-452 1650,-452 1656,-452 1662,-458 1662,-464 1662,-464 1662,-476 1662,-476 1662,-482 1656,-488 1650,-488"/>
<text text-anchor="middle" x="1603" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="node38" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="node40" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side -->
<g id="node41" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M577.5,-344C577.5,-344 530.5,-344 530.5,-344 524.5,-344 518.5,-338 518.5,-332 518.5,-332 518.5,-320 518.5,-320 518.5,-314 524.5,-308 530.5,-308 530.5,-308 577.5,-308 577.5,-308 583.5,-308 589.5,-314 589.5,-320 589.5,-320 589.5,-332 589.5,-332 589.5,-338 583.5,-344 577.5,-344"/>
<text text-anchor="middle" x="554" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="node44" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-214C392,-214 298,-214 298,-214 292,-214 286,-208 286,-202 286,-202 286,-190 286,-190 286,-184 292,-178 298,-178 298,-178 392,-178 392,-178 398,-178 404,-184 404,-190 404,-190 404,-202 404,-202 404,-208 398,-214 392,-214"/>
<text text-anchor="middle" x="345" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="edge37" class="edge">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M515.16,-303.07C513.09,-302.01 511.03,-300.98 509,-300 467.4,-279.86 451.89,-284.98 413,-260 392.83,-247.04 373.1,-227.82 360.13,-214.03"/>
<polygon fill="black" stroke="black" points="513.75,-306.28 524.23,-307.85 517.02,-300.09 513.75,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports -->
<g id="node43" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-214C518,-214 434,-214 434,-214 428,-214 422,-208 422,-202 422,-202 422,-190 422,-190 422,-184 428,-178 434,-178 434,-178 518,-178 518,-178 524,-178 530,-184 530,-190 530,-190 530,-202 530,-202 530,-208 524,-214 518,-214"/>
<text text-anchor="middle" x="476" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="edge39" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M427.39,-174.42C422.58,-172.77 417.72,-171.26 413,-170 293.68,-138.12 245.05,-191.6 138,-130 119.48,-119.34 105.24,-98.92 96.78,-84.21"/>
<polygon fill="black" stroke="black" points="426.56,-177.84 437.16,-177.95 428.94,-171.26 426.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="edge38" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M426.05,-173.83C387.74,-157.37 340.08,-136.29 332,-130 315.59,-117.21 301.34,-97.97 292.3,-84.12"/>
<polygon fill="black" stroke="black" points="424.99,-177.18 435.56,-177.91 427.74,-170.75 424.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="node46" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="edge40" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-167.72C476,-142.52 476,-105.84 476,-84.4"/>
<polygon fill="black" stroke="black" points="472.5,-167.74 476,-177.74 479.5,-167.74 472.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="node48" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="edge41" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M536.92,-174.19C563.37,-163.43 593.78,-148.61 618,-130 634.76,-117.13 649.62,-97.9 659.12,-84.07"/>
<polygon fill="black" stroke="black" points="535.38,-171.03 527.37,-177.97 537.95,-177.54 535.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="node50" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M908,-84C908,-84 852,-84 852,-84 846,-84 840,-78 840,-72 840,-72 840,-60 840,-60 840,-54 846,-48 852,-48 852,-48 908,-48 908,-48 914,-48 920,-54 920,-60 920,-60 920,-72 920,-72 920,-78 914,-84 908,-84"/>
<text text-anchor="middle" x="880" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="node52" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1102,-84C1102,-84 1046,-84 1046,-84 1040,-84 1034,-78 1034,-72 1034,-72 1034,-60 1034,-60 1034,-54 1040,-48 1046,-48 1046,-48 1102,-48 1102,-48 1108,-48 1114,-54 1114,-60 1114,-60 1114,-72 1114,-72 1114,-78 1108,-84 1102,-84"/>
<text text-anchor="middle" x="1074" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side -->
<g id="node53" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1370.5,-344C1370.5,-344 1323.5,-344 1323.5,-344 1317.5,-344 1311.5,-338 1311.5,-332 1311.5,-332 1311.5,-320 1311.5,-320 1311.5,-314 1317.5,-308 1323.5,-308 1323.5,-308 1370.5,-308 1370.5,-308 1376.5,-308 1382.5,-314 1382.5,-320 1382.5,-320 1382.5,-332 1382.5,-332 1382.5,-338 1376.5,-344 1370.5,-344"/>
<text text-anchor="middle" x="1347" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="node56" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1184,-214C1184,-214 1090,-214 1090,-214 1084,-214 1078,-208 1078,-202 1078,-202 1078,-190 1078,-190 1078,-184 1084,-178 1090,-178 1090,-178 1184,-178 1184,-178 1190,-178 1196,-184 1196,-190 1196,-190 1196,-202 1196,-202 1196,-208 1190,-214 1184,-214"/>
<text text-anchor="middle" x="1137" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="edge42" class="edge">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1308.17,-303.06C1306.09,-302 1304.03,-300.98 1302,-300 1259.99,-279.75 1244.28,-285.13 1205,-260 1184.8,-247.08 1165.08,-227.85 1152.12,-214.04"/>
<polygon fill="black" stroke="black" points="1306.76,-306.28 1317.24,-307.83 1310.02,-300.08 1306.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports -->
<g id="node55" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1310,-214C1310,-214 1226,-214 1226,-214 1220,-214 1214,-208 1214,-202 1214,-202 1214,-190 1214,-190 1214,-184 1220,-178 1226,-178 1226,-178 1310,-178 1310,-178 1316,-178 1322,-184 1322,-190 1322,-190 1322,-202 1322,-202 1322,-208 1316,-214 1310,-214"/>
<text text-anchor="middle" x="1268" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="edge44" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M1219.39,-174.42C1214.58,-172.77 1209.72,-171.26 1205,-170 1085.68,-138.12 1037.05,-191.6 930,-130 911.48,-119.34 897.24,-98.92 888.78,-84.21"/>
<polygon fill="black" stroke="black" points="1218.56,-177.84 1229.16,-177.95 1220.94,-171.26 1218.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="edge43" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M1218.05,-173.83C1179.74,-157.37 1132.08,-136.29 1124,-130 1107.59,-117.21 1093.34,-97.97 1084.3,-84.12"/>
<polygon fill="black" stroke="black" points="1216.99,-177.18 1227.56,-177.91 1219.74,-170.75 1216.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="node58" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1296,-84C1296,-84 1240,-84 1240,-84 1234,-84 1228,-78 1228,-72 1228,-72 1228,-60 1228,-60 1228,-54 1234,-48 1240,-48 1240,-48 1296,-48 1296,-48 1302,-48 1308,-54 1308,-60 1308,-60 1308,-72 1308,-72 1308,-78 1302,-84 1296,-84"/>
<text text-anchor="middle" x="1268" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="edge45" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1268,-167.72C1268,-142.52 1268,-105.84 1268,-84.4"/>
<polygon fill="black" stroke="black" points="1264.5,-167.74 1268,-177.74 1271.5,-167.74 1264.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="node60" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1490,-84C1490,-84 1434,-84 1434,-84 1428,-84 1422,-78 1422,-72 1422,-72 1422,-60 1422,-60 1422,-54 1428,-48 1434,-48 1434,-48 1490,-48 1490,-48 1496,-48 1502,-54 1502,-60 1502,-60 1502,-72 1502,-72 1502,-78 1496,-84 1490,-84"/>
<text text-anchor="middle" x="1462" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="edge46" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1328.92,-174.19C1355.37,-163.43 1385.78,-148.61 1410,-130 1426.76,-117.13 1441.62,-97.9 1451.12,-84.07"/>
<polygon fill="black" stroke="black" points="1327.38,-171.03 1319.37,-177.97 1329.95,-177.54 1327.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters2_l1i_cache_mem_side -->
<g id="node62" class="node">
<title>board_cache_hierarchy_clusters2_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1700,-84C1700,-84 1644,-84 1644,-84 1638,-84 1632,-78 1632,-72 1632,-72 1632,-60 1632,-60 1632,-54 1638,-48 1644,-48 1644,-48 1700,-48 1700,-48 1706,-48 1712,-54 1712,-60 1712,-60 1712,-72 1712,-72 1712,-78 1706,-84 1700,-84"/>
<text text-anchor="middle" x="1672" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1d_cache_mem_side -->
<g id="node64" class="node">
<title>board_cache_hierarchy_clusters2_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1894,-84C1894,-84 1838,-84 1838,-84 1832,-84 1826,-78 1826,-72 1826,-72 1826,-60 1826,-60 1826,-54 1832,-48 1838,-48 1838,-48 1894,-48 1894,-48 1900,-48 1906,-54 1906,-60 1906,-60 1906,-72 1906,-72 1906,-78 1900,-84 1894,-84"/>
<text text-anchor="middle" x="1866" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_cpu_side -->
<g id="node65" class="node">
<title>board_cache_hierarchy_clusters2_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1851.5,-344C1851.5,-344 1804.5,-344 1804.5,-344 1798.5,-344 1792.5,-338 1792.5,-332 1792.5,-332 1792.5,-320 1792.5,-320 1792.5,-314 1798.5,-308 1804.5,-308 1804.5,-308 1851.5,-308 1851.5,-308 1857.5,-308 1863.5,-314 1863.5,-320 1863.5,-320 1863.5,-332 1863.5,-332 1863.5,-338 1857.5,-344 1851.5,-344"/>
<text text-anchor="middle" x="1828" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_mem_side_ports -->
<g id="node68" class="node">
<title>board_cache_hierarchy_clusters2_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1875,-214C1875,-214 1781,-214 1781,-214 1775,-214 1769,-208 1769,-202 1769,-202 1769,-190 1769,-190 1769,-184 1775,-178 1781,-178 1781,-178 1875,-178 1875,-178 1881,-178 1887,-184 1887,-190 1887,-190 1887,-202 1887,-202 1887,-208 1881,-214 1875,-214"/>
<text text-anchor="middle" x="1828" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters2_l2_bus_mem_side_ports -->
<g id="edge47" class="edge">
<title>board_cache_hierarchy_clusters2_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters2_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1828,-297.72C1828,-272.52 1828,-235.84 1828,-214.4"/>
<polygon fill="black" stroke="black" points="1824.5,-297.74 1828,-307.74 1831.5,-297.74 1824.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports -->
<g id="node67" class="node">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2001,-214C2001,-214 1917,-214 1917,-214 1911,-214 1905,-208 1905,-202 1905,-202 1905,-190 1905,-190 1905,-184 1911,-178 1917,-178 1917,-178 2001,-178 2001,-178 2007,-178 2013,-184 2013,-190 2013,-190 2013,-202 2013,-202 2013,-208 2007,-214 2001,-214"/>
<text text-anchor="middle" x="1959" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_mem_side -->
<g id="edge49" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M1909.09,-174.4C1904.7,-172.83 1900.29,-171.33 1896,-170 1820.24,-146.41 1789.11,-172.35 1722,-130 1704.05,-118.67 1689.79,-98.59 1681.16,-84.14"/>
<polygon fill="black" stroke="black" points="1908.06,-177.75 1918.66,-177.94 1910.5,-171.19 1908.06,-177.75"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_mem_side -->
<g id="edge48" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M1940.39,-169.39C1922.06,-144.16 1894.57,-106.32 1878.64,-84.4"/>
<polygon fill="black" stroke="black" points="1937.75,-171.7 1946.46,-177.74 1943.41,-167.59 1937.75,-171.7"/>
</g>
<!-- board_cache_hierarchy_clusters2_iptw_cache_mem_side -->
<g id="node70" class="node">
<title>board_cache_hierarchy_clusters2_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2088,-84C2088,-84 2032,-84 2032,-84 2026,-84 2020,-78 2020,-72 2020,-72 2020,-60 2020,-60 2020,-54 2026,-48 2032,-48 2032,-48 2088,-48 2088,-48 2094,-48 2100,-54 2100,-60 2100,-60 2100,-72 2100,-72 2100,-78 2094,-84 2088,-84"/>
<text text-anchor="middle" x="2060" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_mem_side -->
<g id="edge50" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1978.95,-169.72C1998.85,-144.49 2028.9,-106.41 2046.27,-84.4"/>
<polygon fill="black" stroke="black" points="1976.07,-167.72 1972.62,-177.74 1981.56,-172.06 1976.07,-167.72"/>
</g>
<!-- board_cache_hierarchy_clusters2_dptw_cache_mem_side -->
<g id="node72" class="node">
<title>board_cache_hierarchy_clusters2_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2282,-84C2282,-84 2226,-84 2226,-84 2220,-84 2214,-78 2214,-72 2214,-72 2214,-60 2214,-60 2214,-54 2220,-48 2226,-48 2226,-48 2282,-48 2282,-48 2288,-48 2294,-54 2294,-60 2294,-60 2294,-72 2294,-72 2294,-78 2288,-84 2282,-84"/>
<text text-anchor="middle" x="2254" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_mem_side -->
<g id="edge51" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2023.09,-188.73C2074.78,-181.23 2147.58,-164.97 2202,-130 2220.02,-118.42 2234.87,-98.59 2244.03,-84.26"/>
<polygon fill="black" stroke="black" points="2022.47,-185.28 2013.05,-190.11 2023.43,-192.21 2022.47,-185.28"/>
</g>
<!-- board_cache_hierarchy_clusters3_l1i_cache_mem_side -->
<g id="node74" class="node">
<title>board_cache_hierarchy_clusters3_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-84C2492,-84 2436,-84 2436,-84 2430,-84 2424,-78 2424,-72 2424,-72 2424,-60 2424,-60 2424,-54 2430,-48 2436,-48 2436,-48 2492,-48 2492,-48 2498,-48 2504,-54 2504,-60 2504,-60 2504,-72 2504,-72 2504,-78 2498,-84 2492,-84"/>
<text text-anchor="middle" x="2464" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1d_cache_mem_side -->
<g id="node76" class="node">
<title>board_cache_hierarchy_clusters3_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2686,-84C2686,-84 2630,-84 2630,-84 2624,-84 2618,-78 2618,-72 2618,-72 2618,-60 2618,-60 2618,-54 2624,-48 2630,-48 2630,-48 2686,-48 2686,-48 2692,-48 2698,-54 2698,-60 2698,-60 2698,-72 2698,-72 2698,-78 2692,-84 2686,-84"/>
<text text-anchor="middle" x="2658" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_cpu_side -->
<g id="node77" class="node">
<title>board_cache_hierarchy_clusters3_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2581.5,-344C2581.5,-344 2534.5,-344 2534.5,-344 2528.5,-344 2522.5,-338 2522.5,-332 2522.5,-332 2522.5,-320 2522.5,-320 2522.5,-314 2528.5,-308 2534.5,-308 2534.5,-308 2581.5,-308 2581.5,-308 2587.5,-308 2593.5,-314 2593.5,-320 2593.5,-320 2593.5,-332 2593.5,-332 2593.5,-338 2587.5,-344 2581.5,-344"/>
<text text-anchor="middle" x="2558" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_mem_side_ports -->
<g id="node80" class="node">
<title>board_cache_hierarchy_clusters3_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2605,-214C2605,-214 2511,-214 2511,-214 2505,-214 2499,-208 2499,-202 2499,-202 2499,-190 2499,-190 2499,-184 2505,-178 2511,-178 2511,-178 2605,-178 2605,-178 2611,-178 2617,-184 2617,-190 2617,-190 2617,-202 2617,-202 2617,-208 2611,-214 2605,-214"/>
<text text-anchor="middle" x="2558" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters3_l2_bus_mem_side_ports -->
<g id="edge52" class="edge">
<title>board_cache_hierarchy_clusters3_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters3_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2558,-297.72C2558,-272.52 2558,-235.84 2558,-214.4"/>
<polygon fill="black" stroke="black" points="2554.5,-297.74 2558,-307.74 2561.5,-297.74 2554.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports -->
<g id="node79" class="node">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2731,-214C2731,-214 2647,-214 2647,-214 2641,-214 2635,-208 2635,-202 2635,-202 2635,-190 2635,-190 2635,-184 2641,-178 2647,-178 2647,-178 2731,-178 2731,-178 2737,-178 2743,-184 2743,-190 2743,-190 2743,-202 2743,-202 2743,-208 2737,-214 2731,-214"/>
<text text-anchor="middle" x="2689" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_mem_side -->
<g id="edge54" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M2637.27,-174.3C2633.46,-172.83 2629.67,-171.38 2626,-170 2576.54,-151.36 2556.97,-160.78 2514,-130 2496.97,-117.8 2482.73,-98.27 2473.86,-84.19"/>
<polygon fill="black" stroke="black" points="2636.13,-177.62 2646.72,-177.99 2638.67,-171.1 2636.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_mem_side -->
<g id="edge53" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M2682.39,-167.72C2676.29,-142.52 2667.41,-105.84 2662.21,-84.4"/>
<polygon fill="black" stroke="black" points="2679.06,-168.84 2684.82,-177.74 2685.87,-167.19 2679.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters3_iptw_cache_mem_side -->
<g id="node82" class="node">
<title>board_cache_hierarchy_clusters3_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2880,-84C2880,-84 2824,-84 2824,-84 2818,-84 2812,-78 2812,-72 2812,-72 2812,-60 2812,-60 2812,-54 2818,-48 2824,-48 2824,-48 2880,-48 2880,-48 2886,-48 2892,-54 2892,-60 2892,-60 2892,-72 2892,-72 2892,-78 2886,-84 2880,-84"/>
<text text-anchor="middle" x="2852" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_mem_side -->
<g id="edge55" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2734.43,-173.09C2755.51,-161.79 2780.23,-146.83 2800,-130 2815.87,-116.49 2830.66,-97.72 2840.38,-84.19"/>
<polygon fill="black" stroke="black" points="2732.56,-170.12 2725.33,-177.87 2735.81,-176.32 2732.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters3_dptw_cache_mem_side -->
<g id="node84" class="node">
<title>board_cache_hierarchy_clusters3_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3074,-84C3074,-84 3018,-84 3018,-84 3012,-84 3006,-78 3006,-72 3006,-72 3006,-60 3006,-60 3006,-54 3012,-48 3018,-48 3018,-48 3074,-48 3074,-48 3080,-48 3086,-54 3086,-60 3086,-60 3086,-72 3086,-72 3086,-78 3080,-84 3074,-84"/>
<text text-anchor="middle" x="3046" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_mem_side -->
<g id="edge56" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2753.17,-193.46C2818.19,-189.25 2919.53,-175.19 2994,-130 3012.43,-118.82 3027.31,-98.7 3036.35,-84.21"/>
<polygon fill="black" stroke="black" points="2752.84,-189.98 2743.06,-194.06 2753.25,-196.96 2752.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node85" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1689.5,-618C1689.5,-618 1642.5,-618 1642.5,-618 1636.5,-618 1630.5,-612 1630.5,-606 1630.5,-606 1630.5,-594 1630.5,-594 1630.5,-588 1636.5,-582 1642.5,-582 1642.5,-582 1689.5,-582 1689.5,-582 1695.5,-582 1701.5,-588 1701.5,-594 1701.5,-594 1701.5,-606 1701.5,-606 1701.5,-612 1695.5,-618 1689.5,-618"/>
<text text-anchor="middle" x="1666" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge57" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1653.07,-572.72C1640.65,-547.5 1622.26,-510.13 1611.56,-488.4"/>
<polygon fill="black" stroke="black" points="1649.95,-574.31 1657.5,-581.74 1656.23,-571.22 1649.95,-574.31"/>
</g>
</g>
</svg>
