parent	,	V_8
HOST1X_SYNCPT_HAS_BASE	,	V_10
ENOMEM	,	V_13
gr3d_is_addr_reg	,	F_17
gr3d_client_ops	,	V_40
dev_get_drvdata	,	F_5
tegra_drm_context	,	V_16
"cannot get clock\n"	,	L_1
host1x_channel_request	,	F_6
"failed to unregister host1x client: %d\n"	,	L_8
channel	,	V_11
gr3d	,	V_1
gr3d_init	,	F_3
INIT_LIST_HEAD	,	F_27
pdev	,	V_26
dev	,	V_12
host1x_client	,	V_4
u32	,	T_1
of_device_is_compatible	,	F_25
num_syncpts	,	V_41
context	,	V_17
"failed to register host1x client: %d\n"	,	L_7
"failed to power up 3D unit\n"	,	L_5
drm	,	V_5
gr3d_probe	,	F_19
ARRAY_SIZE	,	F_29
tegra_drm	,	V_6
clk	,	V_33
offset	,	V_20
host1x_channel_put	,	F_16
addr_regs	,	V_24
to_gr3d	,	F_1
list	,	V_38
PTR_ERR	,	F_24
clk_secondary	,	V_34
host1x_client_register	,	F_28
gr3d_close_channel	,	F_15
host1x_syncpt_free	,	F_12
ops	,	V_39
"cannot get secondary clock\n"	,	L_4
host1x_client_unregister	,	F_34
of_node	,	V_29
GFP_KERNEL	,	V_32
tegra_powergate_sequence_power_up	,	F_26
device	,	V_18
platform_set_drvdata	,	F_31
devm_kzalloc	,	F_20
host1x_channel_free	,	F_8
np	,	V_28
host1x_syncpt_request	,	F_7
platform_get_drvdata	,	F_33
HOST1X_CLASS_HOST1X	,	V_21
tegra_powergate_power_off	,	F_35
flags	,	V_9
TEGRA_POWERGATE_3D1	,	V_36
test_bit	,	F_18
device_node	,	V_27
TEGRA_POWERGATE_3D	,	V_35
dev_err	,	F_23
GR3D_NUM_REGS	,	V_23
"3d2"	,	L_3
tegra	,	V_7
syncpts	,	V_14
tegra_drm_register_client	,	F_9
client	,	V_3
"nvidia,tegra30-gr3d"	,	L_2
tegra_drm_client	,	V_2
class	,	V_19
HOST1X_CLASS_GR3D	,	V_22
devm_clk_get	,	F_21
err	,	V_15
set_bit	,	F_30
gr3d_open_channel	,	F_13
i	,	V_31
clk_disable_unprepare	,	F_36
"failed to power up secondary 3D unit\n"	,	L_6
gr3d_remove	,	F_32
host1x_channel_get	,	F_14
gr3d_addr_regs	,	V_43
container_of	,	F_2
gr3d_exit	,	F_10
host1x_syncpt	,	V_30
host1x_to_drm_client	,	F_4
gr3d_ops	,	V_42
platform_device	,	V_25
tegra_drm_unregister_client	,	F_11
IS_ERR	,	F_22
base	,	V_37
