Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,3435
design__instance__area,46298
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002174803288653493
power__switching__total,0.0015082982135936618
power__leakage__total,0.00000131884246457048
power__total,0.0036844201385974884
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.34377282549214244
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3470907826062242
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11023837710258205
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.39935456072415
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110238
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,10.399355
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.47666516527502056
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.48367267116003543
timing__hold__ws__corner:nom_slow_1p08V_125C,0.606612777179676
timing__setup__ws__corner:nom_slow_1p08V_125C,-2.4937084214526624
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-33.967492890964216
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-2.4937084214526624
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606613
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,24
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-2.493708
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,24
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3954085781828513
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.40012674861519104
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2922623337177296
timing__setup__ws__corner:nom_typ_1p20V_25C,5.597431121484049
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292262
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.597431
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.34377282549214244
clock__skew__worst_setup,0.3470907826062242
timing__hold__ws,0.11023837710258205
timing__setup__ws,-2.4937084214526624
timing__hold__tns,0.0
timing__setup__tns,-33.967492890964216
timing__hold__wns,0
timing__setup__wns,-2.4937084214526624
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110238
timing__hold_r2r_vio__count,0
timing__setup_vio__count,24
timing__setup_r2r__ws,-2.493708
timing__setup_r2r_vio__count,24
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3435
design__instance__area__stdcell,46298
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.770232
design__instance__utilization__stdcell,0.770232
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,34.4736
design__instance__count__class:inverter,185
design__instance__area__class:inverter,1112.23
design__instance__count__class:sequential_cell,256
design__instance__area__class:sequential_cell,12076.6
design__instance__count__class:multi_input_combinational_cell,2315
design__instance__area__class:multi_input_combinational_cell,23349.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,611
design__instance__area__class:timing_repair_buffer,9177.24
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,75214.1
design__violations,0
design__instance__count__class:clock_buffer,47
design__instance__area__class:clock_buffer,420.941
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,116.122
design__instance__count__setup_buffer,64
design__instance__count__hold_buffer,339
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,3690
route__net__special,2
route__drc_errors__iter:0,1583
route__wirelength__iter:0,82658
route__drc_errors__iter:1,770
route__wirelength__iter:1,81912
route__drc_errors__iter:2,723
route__wirelength__iter:2,81847
route__drc_errors__iter:3,132
route__wirelength__iter:3,81513
route__drc_errors__iter:4,20
route__wirelength__iter:4,81473
route__drc_errors__iter:5,2
route__wirelength__iter:5,81462
route__drc_errors__iter:6,0
route__wirelength__iter:6,81455
route__drc_errors,0
route__wirelength,81455
route__vias,20695
route__vias__singlecut,20695
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,426.975
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,247
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,247
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,247
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,247
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19986
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000144206
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000143432
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000023181
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000143432
design_powergrid__voltage__worst,0.000143432
design_powergrid__voltage__worst__net:VPWR,1.19986
design_powergrid__drop__worst,0.000144206
design_powergrid__drop__worst__net:VPWR,0.000144206
design_powergrid__voltage__worst__net:VGND,0.000143432
design_powergrid__drop__worst__net:VGND,0.000143432
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002360000000000000104963780722666655265129520557820796966552734375
ir__drop__worst,0.00014400000000000000364812346997922531954827718436717987060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
