Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun Apr 28 20:03:05 2024
| Host         : madhav running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.009        0.000                      0               134233        0.031        0.000                      0               134233        1.100        0.000                       0                 48727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.009        0.000                      0               134174        0.031        0.000                      0               134174        5.482        0.000                       0                 48723  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.878        0.000                      0                   59        0.766        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 2.122ns (18.145%)  route 9.573ns (81.855%))
  Logic Levels:           27  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.393    -2.257    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X52Y141        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.259    -1.998 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[147]/Q
                         net (fo=86, routed)          0.587    -1.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[79]
    SLICE_X52Y138        LUT4 (Prop_lut4_I2_O)        0.043    -1.368 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.not_rbypGen.RB.data_reg[147]_i_3_replica/O
                         net (fo=8, routed)           0.359    -1.009    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_joined_iretire_sc_to_idispatch_pipe_write_req_repN_alias
    SLICE_X50Y138        LUT6 (Prop_lut6_I5_O)        0.043    -0.966 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[144]_i_1_replica/O
                         net (fo=1, routed)           0.336    -0.630    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg_reg[144]_repN_alias
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.043    -0.587 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_6.teu_ifetch_to_idecode_extended_read_6/ub/NotRevisedCase.ShallowCase.ulReg/ca_out_i_3__24/O
                         net (fo=4, routed)           0.338    -0.250    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/noBypass.read_data_reg[186]
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_i_2__32/O
                         net (fo=8, routed)           0.110    -0.097    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X53Y139        LUT3 (Prop_lut3_I1_O)        0.043    -0.054 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=163, routed)         0.665     0.611    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.full_flag_reg
    SLICE_X45Y138        LUT6 (Prop_lut6_I5_O)        0.043     0.654 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[130]_i_5/O
                         net (fo=5, routed)           0.319     0.973    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/valid_from_stream_corrector_raw_5581
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.016 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_2/O
                         net (fo=88, routed)          0.403     1.420    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in20_out
    SLICE_X43Y137        LUT5 (Prop_lut5_I1_O)        0.043     1.463 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[144]_i_1/O
                         net (fo=3, routed)           0.156     1.618    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][46]
    SLICE_X43Y137        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[95]_i_2/O
                         net (fo=95, routed)          0.457     2.118    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[33]
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.161 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[83]_i_1/O
                         net (fo=6, routed)           0.256     2.417    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[148][21]
    SLICE_X40Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.460 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27/O
                         net (fo=1, routed)           0.277     2.737    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_27_n_0
    SLICE_X40Y136        LUT6 (Prop_lut6_I5_O)        0.043     2.780 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.780    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_18_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.047 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.047    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_12_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.124 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_10/CO[1]
                         net (fo=1, routed)           0.273     3.398    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.122     3.520 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_7/O
                         net (fo=1, routed)           0.200     3.719    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X37Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.762 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__2/O
                         net (fo=36, routed)          0.683     4.446    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/guard_interface_reg_reg_0
    SLICE_X23Y138        LUT4 (Prop_lut4_I0_O)        0.043     4.489 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_63_0_2_i_14/O
                         net (fo=84, routed)          0.334     4.822    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X21Y137        LUT4 (Prop_lut4_I2_O)        0.043     4.865 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_tag_addr_reg[16]_i_1__0/O
                         net (fo=5, routed)           0.428     5.293    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[10]
    SLICE_X22Y134        LUT6 (Prop_lut6_I3_O)        0.043     5.336 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.336    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_3__0_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.592 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.592    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X22Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.702 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=2, routed)           0.321     6.024    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X19Y138        LUT4 (Prop_lut4_I1_O)        0.128     6.152 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0/O
                         net (fo=1, routed)           0.098     6.249    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_11__0_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     6.292 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0/O
                         net (fo=3, routed)           0.345     6.638    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_7__0_n_0
    SLICE_X17Y138        LUT2 (Prop_lut2_I1_O)        0.043     6.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/done_i_2__1/O
                         net (fo=9, routed)           0.605     7.286    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/va_tlb_match
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043     7.329 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_i_55__0/O
                         net (fo=3, routed)           0.628     7.956    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/access_tag_lookup_reg_reg_1
    SLICE_X11Y170        LUT5 (Prop_lut5_I2_O)        0.043     7.999 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0/O
                         net (fo=129, routed)         0.828     8.827    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_48__0_n_0
    SLICE_X11Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.870 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0_i_34__1/O
                         net (fo=1, routed)           0.567     9.437    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/datain[25]
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.196    10.746    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/clk_out1
    RAMB18_X0Y79         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.688    10.058    
                         clock uncertainty           -0.069     9.990    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     9.447    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (56.981%)  route 0.135ns (43.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.536    -0.668    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y200        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/Q
                         net (fo=1, routed)           0.135    -0.432    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_imc_677_551_buffered[50]
    SLICE_X92Y199        LUT4 (Prop_lut4_I0_O)        0.028    -0.404 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.404    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/imc_549[50]
    SLICE_X92Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.353 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]_i_1__2/O[2]
                         net (fo=2, routed)           0.000    -0.353    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/icache_miss_count_pipe_write_data[50]
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.749    -0.708    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/clk_out1
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/C
                         clock pessimism              0.254    -0.455    
    SLICE_X92Y199        FDRE (Hold_fdre_C_D)         0.070    -0.385    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (56.981%)  route 0.135ns (43.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.536    -0.668    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y200        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.568 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/Q
                         net (fo=1, routed)           0.135    -0.432    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_imc_677_551_buffered[50]
    SLICE_X92Y199        LUT4 (Prop_lut4_I0_O)        0.028    -0.404 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.404    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/imc_549[50]
    SLICE_X92Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.353 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]_i_1__2/O[2]
                         net (fo=2, routed)           0.000    -0.353    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/icache_miss_count_pipe_write_data[50]
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.749    -0.708    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/clk_out1
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/C
                         clock pessimism              0.254    -0.455    
    SLICE_X92Y199        FDRE (Hold_fdre_C_D)         0.070    -0.385    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (56.981%)  route 0.135ns (43.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.536    -0.668    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y200        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/Q
                         net (fo=1, routed)           0.135    -0.432    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_imc_677_551_buffered[50]
    SLICE_X92Y199        LUT4 (Prop_lut4_I0_O)        0.028    -0.404 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.404    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/imc_549[50]
    SLICE_X92Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.353 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]_i_1__2/O[2]
                         net (fo=2, routed)           0.000    -0.353    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/icache_miss_count_pipe_write_data[50]
    SLICE_X92Y199        FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.749    -0.708    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/clk_out1
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/C
                         clock pessimism              0.254    -0.455    
    SLICE_X92Y199        FDRE (Hold_fdre_C_D)         0.070    -0.385    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.179ns (56.981%)  route 0.135ns (43.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.536    -0.668    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y200        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.568 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[50]/Q
                         net (fo=1, routed)           0.135    -0.432    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_imc_677_551_buffered[50]
    SLICE_X92Y199        LUT4 (Prop_lut4_I0_O)        0.028    -0.404 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[51]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.404    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/imc_549[50]
    SLICE_X92Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.353 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_imc_677_551_buf_block.n_imc_677_551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[51]_i_1__2/O[2]
                         net (fo=2, routed)           0.000    -0.353    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/icache_miss_count_pipe_write_data[50]
    SLICE_X92Y199        FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.749    -0.708    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/clk_out1
    SLICE_X92Y199        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]/C
                         clock pessimism              0.254    -0.455    
    SLICE_X92Y199        FDRE (Hold_fdre_C_D)         0.070    -0.385    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_miss_count_Signal/nonVolatileGen.read_data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.819%)  route 0.151ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.529 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/Q
                         net (fo=1, routed)           0.151    -0.377    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/nonVolatileGen.read_data_reg_reg[63][41]
    SLICE_X105Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X105Y200       FDRE (Hold_fdre_C_D)         0.032    -0.424    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.819%)  route 0.151ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.529 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[41]/Q
                         net (fo=1, routed)           0.151    -0.377    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/nonVolatileGen.read_data_reg_reg[63][41]
    SLICE_X105Y200       FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X105Y200       FDRE (Hold_fdre_C_D)         0.032    -0.424    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_skipped_instruction_count_307_wire_307_buf_block.RPIPE_skipped_instruction_count_307_wire_307_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[41]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_fdre_C_Q)         0.100    -0.547 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.465    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_sic_613_511_buffered[43]
    SLICE_X104Y199       LUT4 (Prop_lut4_I0_O)        0.028    -0.437 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.437    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/sic_509[43]
    SLICE_X104Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.360 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.359    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6_n_0
    SLICE_X104Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.318 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__6/O[0]
                         net (fo=2, routed)           0.000    -0.318    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/D[44]
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X104Y200       FDRE (Hold_fdre_C_D)         0.090    -0.366    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_fdre_C_Q)         0.100    -0.547 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.465    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_sic_613_511_buffered[43]
    SLICE_X104Y199       LUT4 (Prop_lut4_I0_O)        0.028    -0.437 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.437    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/sic_509[43]
    SLICE_X104Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.360 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.359    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6_n_0
    SLICE_X104Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.318 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__6/O[0]
                         net (fo=2, routed)           0.000    -0.318    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/D[44]
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X104Y200       FDRE (Hold_fdre_C_D)         0.090    -0.366    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_fdre_C_Q)         0.100    -0.547 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.465    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_sic_613_511_buffered[43]
    SLICE_X104Y199       LUT4 (Prop_lut4_I0_O)        0.028    -0.437 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.437    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/sic_509[43]
    SLICE_X104Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.360 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.359    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6_n_0
    SLICE_X104Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.318 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__6/O[0]
                         net (fo=2, routed)           0.000    -0.318    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/D[44]
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X104Y200       FDRE (Hold_fdre_C_D)         0.090    -0.366    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.557    -0.647    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y199       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_fdre_C_Q)         0.100    -0.547 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.465    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/n_sic_613_511_buffered[43]
    SLICE_X104Y199       LUT4 (Prop_lut4_I0_O)        0.028    -0.437 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__3/O
                         net (fo=1, routed)           0.000    -0.437    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/sic_509[43]
    SLICE_X104Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.360 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.359    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__6_n_0
    SLICE_X104Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.318 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sic_613_511_buf_block.n_sic_613_511_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__6/O[0]
                         net (fo=2, routed)           0.000    -0.318    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/D[44]
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.748    -0.709    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/clk_out1
    SLICE_X104Y200       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.254    -0.456    
    SLICE_X104Y200       FDRE (Hold_fdre_C_D)         0.090    -0.366    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/skipped_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         12.500      10.405     RAMB36_X2Y32     processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X62Y89     processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheBackendDaemon_instance/data_path.InportGroup_0.dcache_frontend_to_backend_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X56Y153    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/ccu_service_daemon_instance/data_path.InportGroup_0.ccu_to_teu_load_store_command_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.316ns (11.506%)  route 2.430ns (88.494%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.894     0.327    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X112Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X112Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[0]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[0]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.316ns (11.506%)  route 2.430ns (88.494%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.894     0.327    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X112Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X112Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[2]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[2]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.316ns (11.506%)  route 2.430ns (88.494%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.894     0.327    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X112Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X112Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[3]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[3]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.316ns (11.506%)  route 2.430ns (88.494%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.894     0.327    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X112Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X112Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[6]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[6]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.316ns (11.506%)  route 2.430ns (88.494%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.894     0.327    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X112Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X112Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[7]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X112Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[7]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.316ns (11.502%)  route 2.431ns (88.498%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 11.174 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.895     0.328    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X112Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.624    11.174    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X112Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/C
                         clock pessimism             -0.688    10.487    
                         clock uncertainty           -0.069    10.418    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.206    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.316ns (11.502%)  route 2.431ns (88.498%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 11.174 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.895     0.328    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X112Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.624    11.174    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X112Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/C
                         clock pessimism             -0.688    10.487    
                         clock uncertainty           -0.069    10.418    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.206    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.878ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.316ns (11.502%)  route 2.431ns (88.498%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 11.174 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.895     0.328    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X112Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.624    11.174    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X112Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[7]/C
                         clock pessimism             -0.688    10.487    
                         clock uncertainty           -0.069    10.418    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.212    10.206    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  9.878    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.316ns (11.515%)  route 2.428ns (88.485%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.892     0.325    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X115Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X115Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[1]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X115Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[1]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.316ns (11.515%)  route 2.428ns (88.485%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 11.173 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.231    -2.419    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.223    -2.196 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.537    -1.660    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.567 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       1.892     0.325    i2c_slave_mem_inst/reset_sync_reg
    SLICE_X115Y41        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       1.623    11.173    i2c_slave_mem_inst/clk_out1
    SLICE_X115Y41        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[4]/C
                         clock pessimism             -0.688    10.486    
                         clock uncertainty           -0.069    10.417    
    SLICE_X115Y41        FDCE (Recov_fdce_C_CLR)     -0.212    10.205    i2c_slave_mem_inst/BUFFER8_reg[4]
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  9.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.126ns (11.092%)  route 1.010ns (88.908%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.760     0.477    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X114Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.973    -0.484    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X114Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/C
                         clock pessimism              0.246    -0.239    
    SLICE_X114Y42        FDCE (Remov_fdce_C_CLR)     -0.050    -0.289    i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.126ns (11.102%)  route 1.009ns (88.898%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.759     0.476    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X106Y43        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.972    -0.485    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X106Y43        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/state_reg[3]/C
                         clock pessimism              0.246    -0.240    
    SLICE_X106Y43        FDCE (Remov_fdce_C_CLR)     -0.050    -0.290    i2c_slave_mem_inst/I_I2CITF/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.126ns (11.082%)  route 1.011ns (88.918%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.761     0.478    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X118Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.974    -0.483    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X118Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[7]/C
                         clock pessimism              0.246    -0.238    
    SLICE_X118Y42        FDCE (Remov_fdce_C_CLR)     -0.050    -0.288    i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/RD_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.126ns (11.102%)  route 1.009ns (88.898%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.759     0.476    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X108Y41        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/RD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.972    -0.485    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X108Y41        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/RD_reg/C
                         clock pessimism              0.246    -0.240    
    SLICE_X108Y41        FDCE (Remov_fdce_C_CLR)     -0.050    -0.290    i2c_slave_mem_inst/I_I2CITF/RD_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/rd_d_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.126ns (11.102%)  route 1.009ns (88.898%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.759     0.476    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X108Y41        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.972    -0.485    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X108Y41        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/rd_d_reg/C
                         clock pessimism              0.246    -0.240    
    SLICE_X108Y41        FDCE (Remov_fdce_C_CLR)     -0.050    -0.290    i2c_slave_mem_inst/I_I2CITF/rd_d_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.126ns (11.111%)  route 1.008ns (88.889%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.758     0.475    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X106Y42        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.971    -0.486    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X106Y42        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/state_reg[0]/C
                         clock pessimism              0.246    -0.241    
    SLICE_X106Y42        FDCE (Remov_fdce_C_CLR)     -0.050    -0.291    i2c_slave_mem_inst/I_I2CITF/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.126ns (11.141%)  route 1.005ns (88.859%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.755     0.472    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X102Y45        FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.968    -0.489    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X102Y45        FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/C
                         clock pessimism              0.246    -0.244    
    SLICE_X102Y45        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.296    i2c_slave_mem_inst/I_I2CITF/scl_qq_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.126ns (11.020%)  route 1.017ns (88.980%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.768     0.485    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X114Y41        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.973    -0.484    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X114Y41        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[1]/C
                         clock pessimism              0.246    -0.239    
    SLICE_X114Y41        FDCE (Remov_fdce_C_CLR)     -0.050    -0.289    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.126ns (11.020%)  route 1.017ns (88.980%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.768     0.485    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X114Y41        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.973    -0.484    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X114Y41        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/C
                         clock pessimism              0.246    -0.239    
    SLICE_X114Y41        FDCE (Remov_fdce_C_CLR)     -0.050    -0.289    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.126ns (11.020%)  route 1.017ns (88.980%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.545    -0.659    CLK
    SLICE_X84Y195        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  reset_sync_reg/Q
                         net (fo=1, routed)           0.250    -0.309    reset_sync_reg_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.283 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=36399, routed)       0.768     0.485    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg
    SLICE_X114Y41        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=48721, routed)       0.973    -0.484    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X114Y41        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[5]/C
                         clock pessimism              0.246    -0.239    
    SLICE_X114Y41        FDCE (Remov_fdce_C_CLR)     -0.050    -0.289    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.773    





