0.6
2019.2
Nov  6 2019
21:57:16
Y:/Documents/DDCA/ALU_Testbench/ALU_Testbench.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
Y:/Documents/DDCA/ALU_Testbench/ALU_Testbench.srcs/sim_1/imports/DDCA/ALU_test.v,1683129762,verilog,,,,ALU_test,,,,,,,,
