{\rtf1\ansi\ansicpg1252\uc1\deff0\stshfdbch0\stshfloch0\stshfhich0\stshfbi0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f4\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Helvetica;}
{\f5\fmodern\fcharset0\fprq1{\*\panose 02070409020205020404}Courier{\*\falt Courier New};}{\f6\froman\fcharset0\fprq2{\*\panose 02020603040505020304}Tms Rmn;}{\f7\fswiss\fcharset0\fprq2{\*\panose 020b0604020202030204}Helv;}
{\f8\froman\fcharset0\fprq2{\*\panose 02040503060506020304}New York;}{\f9\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}System;}{\f10\fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f11\froman\fcharset128\fprq1{\*\panose 02020609040205080304}MS Mincho{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f12\fnil\fcharset129\fprq1{\*\panose 02030600000101010101}Batang{\*\falt \'b9\'d9\'c5\'c1};}
{\f13\fnil\fcharset134\fprq2{\*\panose 02010600030101010101}SimSun{\*\falt \'cb\'ce\'cc\'e5};}{\f14\fnil\fcharset136\fprq2{\*\panose 02010601000101010101}PMingLiU{\*\falt \'b7\'73\'b2\'d3\'a9\'fa\'c5\'e9};}
{\f15\fmodern\fcharset128\fprq1{\*\panose 020b0609070205080204}MS Gothic{\*\falt \'82\'6c\'82\'72 \'83\'53\'83\'56\'83\'62\'83\'4e};}{\f16\fmodern\fcharset129\fprq1{\*\panose 020b0600000101010101}Dotum{\*\falt \'b5\'b8\'bf\'f2};}
{\f17\fmodern\fcharset134\fprq1{\*\panose 02010600030101010101}SimHei{\*\falt \'ba\'da\'cc\'e5};}{\f18\fmodern\fcharset136\fprq1{\*\panose 02010609000101010101}MingLiU{\*\falt \'b2\'d3\'a9\'fa\'c5\'e9};}
{\f19\froman\fcharset128\fprq1{\*\panose 02020609040305080305}Mincho{\*\falt \'96\'be\'92\'a9};}{\f20\froman\fcharset129\fprq1{\*\panose 020b0600000101010101}Gulim{\*\falt \'b1\'bc\'b8\'b2};}
{\f21\froman\fcharset0\fprq2{\*\panose 02040603050705020303}Century;}{\f22\froman\fcharset222\fprq2{\*\panose 02020603050405020304}Angsana New;}{\f23\froman\fcharset222\fprq2{\*\panose 020b0304020202020204}Cordia New;}
{\f24\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Mangal;}{\f25\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Latha;}{\f26\froman\fcharset0\fprq2{\*\panose 010a0502050306030303}Sylfaen;}
{\f27\froman\fcharset1\fprq2{\*\panose 00000400000000000000}Vrinda;}{\f28\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Raavi;}{\f29\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Shruti;}
{\f30\froman\fcharset1\fprq2{\*\panose 00000400000000000000}Sendnya;}{\f31\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Gautami;}{\f32\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Tunga;}
{\f33\froman\fcharset1\fprq2{\*\panose 00000000000000000000}Estrangella Edessa;}{\f34\froman\fcharset0\fprq2{\*\panose 00000000000000000000}Arial Unicode MS;}{\f35\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Tahoma;}
{\f36\fnil\fcharset2\fprq2{\*\panose 00000000000000000000}Marlett;}{\f37\fmodern\fcharset0\fprq1{\*\panose 020b0609040504020204}Lucida Console;}{\f38\fswiss\fcharset0\fprq2{\*\panose 020b0602030504020204}Lucida Sans Unicode;}
{\f39\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Verdana;}{\f40\fswiss\fcharset0\fprq2{\*\panose 020b0a04020102020204}Arial Black;}{\f41\fscript\fcharset0\fprq2{\*\panose 030f0702030302020204}Comic Sans MS;}
{\f42\fswiss\fcharset0\fprq2{\*\panose 020b0806030902050204}Impact;}{\f43\froman\fcharset0\fprq2{\*\panose 02040502050405020303}Georgia;}{\f44\fswiss\fcharset0\fprq2{\*\panose 020b0603020102020204}Franklin Gothic Medium;}
{\f45\froman\fcharset0\fprq2{\*\panose 02040502050505030304}Palatino Linotype;}{\f46\fswiss\fcharset0\fprq2{\*\panose 020b0603020202020204}Trebuchet MS;}{\f47\froman\fcharset2\fprq2{\*\panose 05030102010509060703}Webdings;}
{\f48\fscript\fcharset0\fprq2 Estrangelo Edessa;}{\f49\fnil\fcharset0\fprq2 MV Boli;}{\f50\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Microsoft Sans Serif;}{\f51\fswiss\fcharset0\fprq2{\*\panose 020b0506020202030204}Arial Narrow;}
{\f52\froman\fcharset0\fprq2{\*\panose 02040602050305030304}Book Antiqua;}{\f53\froman\fcharset0\fprq2{\*\panose 02050604050505020204}Bookman Old Style;}{\f54\fswiss\fcharset0\fprq2{\*\panose 020b0502020202020204}Century Gothic;}
{\f55\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}{\f56\fscript\fcharset0\fprq2{\*\panose 03010101010201010101}Monotype Corsiva;}{\f57\froman\fcharset2\fprq2{\*\panose 05020102010507070707}Wingdings 2;}
{\f58\froman\fcharset2\fprq2{\*\panose 05040102010807070707}Wingdings 3;}{\f59\froman\fcharset238\fprq2 Times New Roman CE;}{\f60\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f62\froman\fcharset161\fprq2 Times New Roman Greek;}
{\f63\froman\fcharset162\fprq2 Times New Roman Tur;}{\f64\froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f65\froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f66\froman\fcharset186\fprq2 Times New Roman Baltic;}
{\f67\froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f69\fswiss\fcharset238\fprq2 Arial CE;}{\f70\fswiss\fcharset204\fprq2 Arial Cyr;}{\f72\fswiss\fcharset161\fprq2 Arial Greek;}{\f73\fswiss\fcharset162\fprq2 Arial Tur;}
{\f74\fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f75\fswiss\fcharset178\fprq2 Arial (Arabic);}{\f76\fswiss\fcharset186\fprq2 Arial Baltic;}{\f77\fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f79\fmodern\fcharset238\fprq1 Courier New CE;}
{\f80\fmodern\fcharset204\fprq1 Courier New Cyr;}{\f82\fmodern\fcharset161\fprq1 Courier New Greek;}{\f83\fmodern\fcharset162\fprq1 Courier New Tur;}{\f84\fmodern\fcharset177\fprq1 Courier New (Hebrew);}
{\f85\fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f86\fmodern\fcharset186\fprq1 Courier New Baltic;}{\f87\fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f319\froman\fcharset238\fprq2 Sylfaen CE;}{\f320\froman\fcharset204\fprq2 Sylfaen Cyr;}
{\f322\froman\fcharset161\fprq2 Sylfaen Greek;}{\f323\froman\fcharset162\fprq2 Sylfaen Tur;}{\f326\froman\fcharset186\fprq2 Sylfaen Baltic;}{\f409\fswiss\fcharset238\fprq2 Tahoma CE;}{\f410\fswiss\fcharset204\fprq2 Tahoma Cyr;}
{\f412\fswiss\fcharset161\fprq2 Tahoma Greek;}{\f413\fswiss\fcharset162\fprq2 Tahoma Tur;}{\f414\fswiss\fcharset177\fprq2 Tahoma (Hebrew);}{\f415\fswiss\fcharset178\fprq2 Tahoma (Arabic);}{\f416\fswiss\fcharset186\fprq2 Tahoma Baltic;}
{\f417\fswiss\fcharset163\fprq2 Tahoma (Vietnamese);}{\f418\fswiss\fcharset222\fprq2 Tahoma (Thai);}{\f429\fmodern\fcharset238\fprq1 Lucida Console CE;}{\f430\fmodern\fcharset204\fprq1 Lucida Console Cyr;}
{\f432\fmodern\fcharset161\fprq1 Lucida Console Greek;}{\f433\fmodern\fcharset162\fprq1 Lucida Console Tur;}{\f439\fswiss\fcharset238\fprq2 Lucida Sans Unicode CE;}{\f440\fswiss\fcharset204\fprq2 Lucida Sans Unicode Cyr;}
{\f442\fswiss\fcharset161\fprq2 Lucida Sans Unicode Greek;}{\f443\fswiss\fcharset162\fprq2 Lucida Sans Unicode Tur;}{\f444\fswiss\fcharset177\fprq2 Lucida Sans Unicode (Hebrew);}{\f449\fswiss\fcharset238\fprq2 Verdana CE;}
{\f450\fswiss\fcharset204\fprq2 Verdana Cyr;}{\f452\fswiss\fcharset161\fprq2 Verdana Greek;}{\f453\fswiss\fcharset162\fprq2 Verdana Tur;}{\f456\fswiss\fcharset186\fprq2 Verdana Baltic;}{\f457\fswiss\fcharset163\fprq2 Verdana (Vietnamese);}
{\f459\fswiss\fcharset238\fprq2 Arial Black CE;}{\f460\fswiss\fcharset204\fprq2 Arial Black Cyr;}{\f462\fswiss\fcharset161\fprq2 Arial Black Greek;}{\f463\fswiss\fcharset162\fprq2 Arial Black Tur;}{\f466\fswiss\fcharset186\fprq2 Arial Black Baltic;}
{\f469\fscript\fcharset238\fprq2 Comic Sans MS CE;}{\f470\fscript\fcharset204\fprq2 Comic Sans MS Cyr;}{\f472\fscript\fcharset161\fprq2 Comic Sans MS Greek;}{\f473\fscript\fcharset162\fprq2 Comic Sans MS Tur;}
{\f476\fscript\fcharset186\fprq2 Comic Sans MS Baltic;}{\f479\fswiss\fcharset238\fprq2 Impact CE;}{\f480\fswiss\fcharset204\fprq2 Impact Cyr;}{\f482\fswiss\fcharset161\fprq2 Impact Greek;}{\f483\fswiss\fcharset162\fprq2 Impact Tur;}
{\f486\fswiss\fcharset186\fprq2 Impact Baltic;}{\f489\froman\fcharset238\fprq2 Georgia CE;}{\f490\froman\fcharset204\fprq2 Georgia Cyr;}{\f492\froman\fcharset161\fprq2 Georgia Greek;}{\f493\froman\fcharset162\fprq2 Georgia Tur;}
{\f496\froman\fcharset186\fprq2 Georgia Baltic;}{\f499\fswiss\fcharset238\fprq2 Franklin Gothic Medium CE;}{\f500\fswiss\fcharset204\fprq2 Franklin Gothic Medium Cyr;}{\f502\fswiss\fcharset161\fprq2 Franklin Gothic Medium Greek;}
{\f503\fswiss\fcharset162\fprq2 Franklin Gothic Medium Tur;}{\f506\fswiss\fcharset186\fprq2 Franklin Gothic Medium Baltic;}{\f509\froman\fcharset238\fprq2 Palatino Linotype CE;}{\f510\froman\fcharset204\fprq2 Palatino Linotype Cyr;}
{\f512\froman\fcharset161\fprq2 Palatino Linotype Greek;}{\f513\froman\fcharset162\fprq2 Palatino Linotype Tur;}{\f516\froman\fcharset186\fprq2 Palatino Linotype Baltic;}{\f517\froman\fcharset163\fprq2 Palatino Linotype (Vietnamese);}
{\f519\fswiss\fcharset238\fprq2 Trebuchet MS CE;}{\f520\fswiss\fcharset204\fprq2 Trebuchet MS Cyr;}{\f522\fswiss\fcharset161\fprq2 Trebuchet MS Greek;}{\f523\fswiss\fcharset162\fprq2 Trebuchet MS Tur;}{\f526\fswiss\fcharset186\fprq2 Trebuchet MS Baltic;}
{\f559\fswiss\fcharset238\fprq2 Microsoft Sans Serif CE;}{\f560\fswiss\fcharset204\fprq2 Microsoft Sans Serif Cyr;}{\f562\fswiss\fcharset161\fprq2 Microsoft Sans Serif Greek;}{\f563\fswiss\fcharset162\fprq2 Microsoft Sans Serif Tur;}
{\f564\fswiss\fcharset177\fprq2 Microsoft Sans Serif (Hebrew);}{\f565\fswiss\fcharset178\fprq2 Microsoft Sans Serif (Arabic);}{\f566\fswiss\fcharset186\fprq2 Microsoft Sans Serif Baltic;}{\f567\fswiss\fcharset163\fprq2 Microsoft Sans Serif (Vietnamese);}
{\f568\fswiss\fcharset222\fprq2 Microsoft Sans Serif (Thai);}{\f569\fswiss\fcharset238\fprq2 Arial Narrow CE;}{\f570\fswiss\fcharset204\fprq2 Arial Narrow Cyr;}{\f572\fswiss\fcharset161\fprq2 Arial Narrow Greek;}
{\f573\fswiss\fcharset162\fprq2 Arial Narrow Tur;}{\f576\fswiss\fcharset186\fprq2 Arial Narrow Baltic;}{\f579\froman\fcharset238\fprq2 Book Antiqua CE;}{\f580\froman\fcharset204\fprq2 Book Antiqua Cyr;}{\f582\froman\fcharset161\fprq2 Book Antiqua Greek;}
{\f583\froman\fcharset162\fprq2 Book Antiqua Tur;}{\f586\froman\fcharset186\fprq2 Book Antiqua Baltic;}{\f589\froman\fcharset238\fprq2 Bookman Old Style CE;}{\f590\froman\fcharset204\fprq2 Bookman Old Style Cyr;}
{\f592\froman\fcharset161\fprq2 Bookman Old Style Greek;}{\f593\froman\fcharset162\fprq2 Bookman Old Style Tur;}{\f596\froman\fcharset186\fprq2 Bookman Old Style Baltic;}{\f599\fswiss\fcharset238\fprq2 Century Gothic CE;}
{\f600\fswiss\fcharset204\fprq2 Century Gothic Cyr;}{\f602\fswiss\fcharset161\fprq2 Century Gothic Greek;}{\f603\fswiss\fcharset162\fprq2 Century Gothic Tur;}{\f606\fswiss\fcharset186\fprq2 Century Gothic Baltic;}
{\f609\froman\fcharset238\fprq2 Garamond CE;}{\f610\froman\fcharset204\fprq2 Garamond Cyr;}{\f612\froman\fcharset161\fprq2 Garamond Greek;}{\f613\froman\fcharset162\fprq2 Garamond Tur;}{\f616\froman\fcharset186\fprq2 Garamond Baltic;}
{\f619\fscript\fcharset238\fprq2 Monotype Corsiva CE;}{\f620\fscript\fcharset204\fprq2 Monotype Corsiva Cyr;}{\f622\fscript\fcharset161\fprq2 Monotype Corsiva Greek;}{\f623\fscript\fcharset162\fprq2 Monotype Corsiva Tur;}
{\f626\fscript\fcharset186\fprq2 Monotype Corsiva Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{
\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \snext0 Normal;}{\*\cs10 \additive \ssemihidden Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1024\langfe1024\cgrid\langnp1024\langfenp1024 \snext11 \ssemihidden Normal Table;}{\*\ts15\tsrowd\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 
\trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1024\langfe1024\cgrid\langnp1024\langfenp1024 \sbasedon11 \snext15 \styrsid5907433 Table Grid;}{\s16\ql \li0\ri0\widctlpar
\tqc\tx4320\tqr\tx8640\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext16 \styrsid5918131 footer;}{\*\cs17 \additive \sbasedon10 \styrsid5918131 page number;}}{\*\revtbl {Unknown;}}
{\*\rsidtbl \rsid96329\rsid341396\rsid359514\rsid359630\rsid486707\rsid686544\rsid796857\rsid865875\rsid1123245\rsid1276395\rsid1338893\rsid1523269\rsid1666434\rsid1786018\rsid1921130\rsid1922000\rsid2442508\rsid2515897\rsid2886065\rsid2956623\rsid3028562
\rsid3344669\rsid3498026\rsid3553526\rsid3554056\rsid3692450\rsid3756939\rsid3763739\rsid3816165\rsid3889096\rsid4092683\rsid4410934\rsid4533174\rsid4656049\rsid4789899\rsid4810445\rsid4874139\rsid4915371\rsid4924161\rsid4932910\rsid4991874\rsid5194157
\rsid5325152\rsid5336608\rsid5789079\rsid5907433\rsid5918131\rsid6041422\rsid6123813\rsid6313726\rsid6439277\rsid6699545\rsid6816193\rsid6913518\rsid6977755\rsid7040507\rsid7285486\rsid7368249\rsid7561893\rsid7563892\rsid7566958\rsid7632777\rsid7817338
\rsid7879715\rsid7939010\rsid7948503\rsid8342682\rsid8391473\rsid8455596\rsid8457916\rsid8523983\rsid8543067\rsid8609522\rsid8735725\rsid8746357\rsid8849118\rsid8867405\rsid8921074\rsid8923720\rsid8927051\rsid8992523\rsid9134040\rsid9374742\rsid9403232
\rsid9460675\rsid9595991\rsid9634565\rsid9644389\rsid9918909\rsid9919345\rsid9986920\rsid10226500\rsid10236100\rsid10488029\rsid10573471\rsid10690969\rsid10751540\rsid10835266\rsid10909122\rsid11685813\rsid12268302\rsid12410798\rsid12482471\rsid12739160
\rsid12744815\rsid12745232\rsid12789410\rsid12928475\rsid12977299\rsid13046735\rsid13175022\rsid13184708\rsid13194690\rsid13308701\rsid13838805\rsid13894098\rsid14028570\rsid14168521\rsid14237230\rsid14443748\rsid14632619\rsid14774274\rsid14908384
\rsid15157218\rsid15167220\rsid15221407\rsid15283117\rsid15287253\rsid15292341\rsid15415376\rsid15556715\rsid15929202\rsid16134243\rsid16384543\rsid16456306\rsid16520231\rsid16589590\rsid16654547\rsid16667802\rsid16676967\rsid16742371}
{\*\generator Microsoft Word 10.0.2627;}{\info{\title The}{\author Derek Pappas}{\operator Skywalker}{\creatim\yr2005\mo12\dy9\hr11\min12}{\revtim\yr2005\mo12\dy9\hr11\min12}{\version2}{\edmins0}{\nofpages15}{\nofwords7540}{\nofchars42984}{\*\company X}
{\nofcharsws50424}{\vern16437}}\widowctrl\ftnbj\aenddoc\noxlattoyen\expshrtn\noultrlspc\dntblnsbdb\nospaceforul\formshade\horzdoc\dgmargin\dghspace180\dgvspace180\dghorigin1800\dgvorigin1440\dghshow1\dgvshow1
\jexpand\viewkind1\viewscale181\viewzk2\pgbrdrhead\pgbrdrfoot\splytwnine\ftnlytwnine\htmautsp\nolnhtadjtbl\useltbaln\alntblind\lytcalctblwd\lyttblrtgr\lnbrkrule\nobrkwrptbl\snaptogridincell\allowfieldendsel\wrppunct\asianbrkrule\rsidroot15929202 \fet0
\sectd \linex0\sectdefaultcl\sectrsid8523983\sftnbj {\footer \pard\plain \s16\ql \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\pvpara\phmrg\posxr\posy0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid5918131 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\cs17\insrsid6123813 PAGE  }}{\fldrslt {\cs17\lang1024\langfe1024\noproof\insrsid7285486 1}}}{\cs17\insrsid6123813 
\par }\pard \s16\ql \li0\ri360\widctlpar\tqc\tx4320\tqr\tx8640\aspalpha\aspnum\faauto\adjustright\rin360\lin0\itap0\pararsid5918131 {\insrsid6123813 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6123813 
\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\b\fs28\insrsid10909122\charrsid5918131 Chip Design Management
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\b\fs20\insrsid5918131 
\par }{\b\fs20\insrsid10909122\charrsid10909122 Chip Specification }{\b\fs20\insrsid10573471 Language }{\b\fs20\insrsid10909122\charrsid10909122 Compiler (CSLC) Warning and Error list}{\b\fs20\insrsid10573471 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid10573471 {\fs20\insrsid10573471 Compiler warnings do not prevent code from being generated by the CSL compiler (cslc).}{\fs20\insrsid10573471\charrsid10573471 
\par }{\fs20\insrsid10573471 Compiler errors result in an exit from the compilation process and a}{\fs20\insrsid8609522  }{\fs20\insrsid10573471 non-zero error status CSL compiler (cslc).
\par }{\b\fs20\insrsid686544 
\par Promoting warnings to errors}{\b\fs20\insrsid686544\charrsid686544 
\par }{\fs20\insrsid10573471 Compiler warnings can be promoted with the \endash error}{\fs20\insrsid8609522  }{\fs20\insrsid10573471 promotion command line switch or the use of an cslc.config file containing error promotion directives.
\par }{\fs20\insrsid686544 
\par }{\b\fs20\insrsid686544 Filtering our warning and error messages}{\b\fs20\insrsid686544\charrsid686544 
\par }{\fs20\insrsid10573471 The maximum number of errors which will cause an exit from the compilation process may also be set.
\par If the -filter}{\fs20\insrsid8609522  }{\fs20\insrsid10573471 warning command line switch or the filter}{\fs20\insrsid8609522  }{\fs20\insrsid10573471 warning directives are used in the cslc.config file warnings and errors will be ignored by the c
ompiler. }{\fs20\insrsid10573471\charrsid10573471 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid10573471 
\par }{\b\fs20\insrsid686544\charrsid686544 Warning and error message numbering convention
\par }{\fs20\insrsid686544 Each warning and error message is assigned a unique id. The unique is used to index into an array or error messages.}{\fs20\insrsid15287253  The error id and the error message are printed out along with the file name and t
he line number and information specific to the message (e.g. the name of the identifier that caused the error).
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 {\fs20\insrsid15929202\charrsid10909122 
\par }\trowd \irow0\irowband0\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth7308\clshdrawnil \cellx7200\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433 Category Me}{\fs20\insrsid5907433\charrsid5907433 ssage Category ID Part select\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\fs20\insrsid5907433\charrsid5907433 \trowd \irow0\irowband0\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr
\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth7308\clshdrawnil \cellx7200\row }\trowd \irow1\irowband1\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 
\trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433 1}{
\fs20\insrsid5907433\charrsid5907433 \cell }{\fs20\insrsid5907433 Design Warning}{\fs20\insrsid5907433\charrsid5907433 \cell 400000-499999\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\fs20\insrsid5907433\charrsid5907433 \trowd \irow1\irowband1\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\row }\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433 2}{
\fs20\insrsid5907433\charrsid5907433 \cell }{\fs20\insrsid8391473 Design Error}{\fs20\insrsid5907433\charrsid5907433 \cell \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\fs20\insrsid5907433\charrsid5907433 
\trowd \irow2\irowband2\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\row }\trowd \irow3\irowband3\ts15\trgaph108\trrh230\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 
\trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433 3}{
\fs20\insrsid5907433\charrsid5907433 \cell }{\fs20\insrsid5907433 Possible Simulation and synthesis mismatch}{\fs20\insrsid5907433\charrsid5907433 \cell 200000 }{\fs20\insrsid5907433\charrsid5907433 - }{\fs20\insrsid5907433\charrsid5907433 299999\cell 
}\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\fs20\insrsid5907433\charrsid5907433 \trowd \irow3\irowband3\ts15\trgaph108\trrh230\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr
\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 
\cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\row }\trowd \irow4\irowband4
\ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433 4}{
\fs20\insrsid5907433\charrsid5907433 \cell \cell 300000 }{\fs20\insrsid5907433\charrsid5907433 - }{\fs20\insrsid5907433\charrsid5907433 399999\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\fs20\insrsid5907433\charrsid5907433 \trowd \irow4\irowband4\ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\row }\trowd \irow5\irowband5\lastrow \ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl
\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid5907433\charrsid5907433 5}{
\fs20\insrsid5907433\charrsid5907433 \cell }{\fs20\insrsid5907433 Reserve}{\fs20\insrsid5907433\charrsid5907433 d}{\fs20\insrsid5907433\charrsid5907433 \cell }{\fs20\insrsid5907433\charrsid5907433 500000 }{\fs20\insrsid5907433\charrsid5907433 - }{
\fs20\insrsid5907433\charrsid5907433 599999}{\fs20\insrsid5907433\charrsid5907433 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\fs20\insrsid5907433\charrsid5907433 \trowd \irow5\irowband5\lastrow 
\ts15\trgaph108\trrh239\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth740\clshdrawnil \cellx632\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth4408\clshdrawnil \cellx5040\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2160\clshdrawnil \cellx7200\row }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid9644389 {\fs20\insrsid9644389 Category 1}{
\fs20\insrsid9644389\charrsid10909122  warnings identify a construct which reflects}{\fs20\insrsid9644389  }{\fs20\insrsid9644389\charrsid10909122 the likelihood of }{\fs20\insrsid9644389 simulation and synthesis}{\fs20\insrsid8609522  }{
\fs20\insrsid9644389\charrsid10909122 differing, or deprecated}{\fs20\insrsid9644389  }{\fs20\insrsid9644389\charrsid10909122 coding styles. 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid9644389 2}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid5907433 e}{
\fs20\insrsid10909122 rrors are}{\fs20\insrsid15929202\charrsid10909122  fatal errors
\par }{\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid9644389 3}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 errors }{\fs20\insrsid10909122 are}{\fs20\insrsid15929202\charrsid10909122 
 serious issues}{\fs20\insrsid10909122 . Simulation of the design in a cycle based simulator will probably not match an event driven simulator.}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 4 }{\fs20\insrsid10909122 warnings and }{\fs20\insrsid15929202\charrsid10909122 messages. 
\par }{\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 5 }{\fs20\insrsid10909122 errors are reserved for la}{\fs20\insrsid15929202\charrsid10909122 tcr use.}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid15929202\charrsid10909122 Each category is divided into several sub-}{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122 s.
\par }\trowd \irow0\irowband0\ts15\trgaph108\trrh184\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\fs20\insrsid9644389\charrsid9644389 Sub-}{\fs20\insrsid9644389 Category}{\fs20\insrsid9644389\charrsid9644389  }{\fs20\insrsid9644389 Range}{\fs20\insrsid9644389\charrsid9644389  }{
\fs20\insrsid9644389\charrsid9644389 \cell }\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid9644389 {\fs20\insrsid8391473 Sub-category}{\fs20\insrsid9644389\charrsid9644389 \cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\fs20\insrsid9644389\charrsid9644389 \trowd \irow0\irowband0\ts15\trgaph108\trrh184\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr
\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt
\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 
\cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012\row }\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\f2\fs20\insrsid9644389\charrsid9644389 <c>00100}{\f2\fs20\insrsid9644389 -}{\f2\fs20\insrsid9644389\charrsid9644389 
<c>02999 }{\f2\fs20\insrsid9644389\charrsid9644389 \cell }{\f2\fs20\insrsid9644389\charrsid9644389 parser}{\f2\fs20\insrsid9644389\charrsid9644389 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f2\fs20\insrsid9644389\charrsid9644389 \trowd \irow1\irowband1\ts15\trgaph108\trrh184\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\row }\trowd \irow2\irowband2\ts15\trgaph108\trrh230\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\f2\fs20\insrsid9644389\charrsid9644389 <c>03000}{\f2\fs20\insrsid9644389 -}{\f2\fs20\insrsid9644389\charrsid9644389 <c>05999}{\f2\fs20\insrsid9644389\charrsid9644389 \cell CDOM creation
\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f2\fs20\insrsid9644389\charrsid9644389 \trowd \irow2\irowband2\ts15\trgaph108\trrh230\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 
\trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012\row }\trowd \irow3\irowband3\ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 
\trbrdrv\brdrs\brdrw10 \trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl
\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 
\cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\f2\fs20\insrsid9644389\charrsid9644389 <c>06000}{\f2\fs20\insrsid9644389 -}{\f2\fs20\insrsid9644389\charrsid9644389 <c>06999 }{
\f2\fs20\insrsid9644389\charrsid9644389 \cell }{\f2\fs20\insrsid9644389\charrsid9644389 CDOM elaboration}{\f2\fs20\insrsid9644389\charrsid9644389 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f2\fs20\insrsid9644389\charrsid9644389 \trowd \irow3\irowband3\ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\row }\trowd \irow4\irowband4\ts15\trgaph108\trrh110\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\f2\fs20\insrsid9644389\charrsid9644389 <c>07000}{\f2\fs20\insrsid9644389 -}{\f2\fs20\insrsid9644389\charrsid9644389 <c>10999}{\f2\fs20\insrsid9644389\charrsid9644389 \cell }\pard 
\ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid9644389 {\f2\fs20\insrsid9644389\charrsid9644389 CDOM analysis}{\f2\fs20\insrsid9644389\charrsid9644389 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f2\fs20\insrsid9644389\charrsid9644389 \trowd \irow4\irowband4\ts15\trgaph108\trrh110\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\row }\trowd \irow5\irowband5\lastrow \ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\pard \ql \li0\ri0\widctlpar\intbl\faauto\rin0\lin0\pararsid8391473 {\f2\fs20\insrsid9644389\charrsid9644389 <c>ll000}{\f2\fs20\insrsid9644389 -}{\f2\fs20\insrsid9644389\charrsid9644389 <c>11999 }{\f2\fs20\insrsid9644389\charrsid9644389 \cell }{
\f2\fs20\insrsid9644389\charrsid9644389 code generation}{\f2\fs20\insrsid9644389\charrsid9644389 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f2\fs20\insrsid9644389\charrsid9644389 
\trowd \irow5\irowband5\lastrow \ts15\trgaph108\trrh170\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\trftsWidth3\trwWidth9120\trftsWidthB3\trftsWidthA3\trautofit1\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tbllkhdrrows\tbllklastrow\tbllkhdrcols\tbllklastcol \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth6489\clshdrawnil \cellx6381\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2631\clshdrawnil \cellx9012
\row }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid9644389 
\par Where <c> is a category number from the }{\fs20\insrsid96329 category }{\fs20\insrsid9644389 table above.
\par 
\par }{\fs20\insrsid15929202\charrsid10909122 The CSLC software promote }{\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 2, }{\fs20\insrsid15929202\charrsid10909122 3, and }{
\fs20\insrsid15929202\charrsid10909122 4 }{\fs20\insrsid15929202\charrsid10909122 warnings to errors via die error }{\fs20\insrsid15929202\charrsid10909122 1 }{\fs20\insrsid15929202\charrsid10909122 
option, resulting in code generation being inhibited and }{\fs20\insrsid15929202\charrsid10909122 a }{\fs20\insrsid15929202\charrsid10909122 nonzero status being}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 
returned. The CSLC software can also suppress errors and }{\fs20\insrsid5907433 Category}{\fs20\insrsid15929202\charrsid10909122  2, 3, and }{\fs20\insrsid15929202\charrsid10909122 4 }{\fs20\insrsid15929202\charrsid10909122 warning }{
\fs20\insrsid15929202\charrsid10909122 1}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 messages via the }{\fs20\insrsid15929202\charrsid10909122 -filter }{\fs20\insrsid15929202\charrsid10909122 
option. Internal logic errors do not receive an }{\fs20\insrsid15929202\charrsid10909122 ID }{\fs20\insrsid15929202\charrsid10909122 and }{\fs20\insrsid15929202\charrsid10909122 I}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 
cannot be filtered. }{\fs20\insrsid15929202\charrsid10909122 I}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid15929202\charrsid10909122 CSLC }{\fs20\insrsid96329 Warning and Error Messages
\par }{\fs20\insrsid15929202\charrsid10909122 The following sections detail }{\fs20\insrsid15929202\charrsid10909122 the }{\fs20\insrsid15929202\charrsid10909122 error and warning messages produced by the }{\fs20\insrsid15929202\charrsid10909122 CSLC}{
\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 software.}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 Note }{\fs20\insrsid15929202\charrsid10909122 - }{\fs20\insrsid15929202\charrsid10909122 Error }{
\fs20\insrsid15929202\charrsid10909122 and }{\fs20\insrsid15929202\charrsid10909122 warning messages with different message IDS may }{\fs20\insrsid15929202\charrsid10909122 have }{\fs20\insrsid15929202\charrsid10909122 similar or}{\fs20\insrsid96329  }{
\fs20\insrsid15929202\charrsid10909122 identical message text. While the distinction between differing IDS for these}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 messages may have significance to }{\fs20\insrsid10909122 CSLC}{
\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 developers, they have little}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 consequence to users.}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid15929202\charrsid10909122 Errors
\par }{\fs20\insrsid15929202\charrsid10909122 TABLE}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 identifies the error messages produced by the }{\fs20\insrsid15929202\charrsid10909122 CSLC }{\fs20\insrsid15929202\charrsid10909122 software.

\par }{\fs20\insrsid15929202\charrsid10909122 T}{\fs20\insrsid15929202\charrsid10909122 A}{\fs20\insrsid15929202\charrsid10909122 BL}{\fs20\insrsid15929202\charrsid10909122 E}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 CSLC Error Messages

\par }{\fs20\insrsid15929202\charrsid10909122 Detected non}{\fs20\insrsid96329 -}{\fs20\insrsid15929202\charrsid10909122 blocking assignment in function definition
\par }{\fs20\insrsid3344669 Formatting Error: }{\fs20\insrsid96329 Line too long, max}{\fs20\insrsid3344669 imum line size}{\fs20\insrsid96329  is }{\i\fs20\insrsid96329\charrsid96329 number}{\fs20\insrsid15929202\charrsid10909122  characters
\par }{\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid15929202\charrsid10909122 Illegal character }{\i\fs20\insrsid12789410 char}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid12789410 hex}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid12789410 number }{
\i\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid7879715\charrsid10909122 macr}{\fs20\insrsid7879715 o }{\i\fs20\insrsid7879715\charrsid12789410 name}{\i\fs20\insrsid7879715  }{\fs20\insrsid7879715\charrsid7879715 contain}{\i\fs20\insrsid7879715 
s }{\fs20\insrsid7879715 too many actual arguments}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid7879715 macro }{\i\fs20\insrsid7879715\charrsid12789410 name}{\fs20\insrsid7879715\charrsid10909122  }{\fs20\insrsid7879715 is missing some }{\fs20\insrsid15929202\charrsid10909122 a}{
\fs20\insrsid12789410 ctual arguments}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid15929202\charrsid10909122 Unmatched }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid15929202\charrsid10909122 else directive}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid15929202\charrsid10909122 Unmatched }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid15929202\charrsid10909122 endif direciive}{\fs20\insrsid15929202\charrsid15221407 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3498026 {\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid3498026 Missing}{\fs20\insrsid3498026\charrsid10909122  filename for 'include directive
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid3344669 Preprocessor Error: }{\fs20\insrsid3498026 Badly formed include directive}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid16742371 {\fs20\insrsid16742371 Preprocessor Error}{\fs20\insrsid16742371 : Filename missing in include directive}{\fs20\insrsid16742371\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid3344669 Syntax error: trailing co}{\fs20\insrsid15929202\charrsid10909122 mma}{\fs20\insrsid3344669  in parentheses enclosed list}{\fs20\insrsid15929202\charrsid10909122 

\par }{\fs20\insrsid16676967 Syntax error: }{\fs20\insrsid3344669 CSLC d}{\fs20\insrsid15929202\charrsid10909122 irective }{\fs20\insrsid3344669 error: directive outside of module}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3344669 {\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid10835266 Numeric: }{\fs20\insrsid3344669 Illegal number radix:}{\fs20\insrsid3344669\charrsid10909122  }{\fs20\insrsid3344669 'h}{
\fs20\insrsid3344669\charrsid10909122  expected
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid10835266 Numeric: }{\fs20\insrsid3344669 Illegal number radix:}{\fs20\insrsid3344669\charrsid10909122  }{\fs20\insrsid3344669 'b }{\fs20\insrsid3344669\charrsid10909122 expected
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid10835266 Numeric: }{\fs20\insrsid3344669 Illegal number radix: 'd }{\fs20\insrsid3344669\charrsid10909122 expected
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid10835266 Numeric: }{\fs20\insrsid3344669\charrsid10909122 Illegal number radix; }{\fs20\insrsid3344669 \lquote }{\fs20\insrsid3344669\charrsid10909122 'o expected
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid4991874 Syntax error: }{\fs20\insrsid12482471 Statement: }{\fs20\insrsid3344669 missing comma}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3344669 {\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Statement: }{\fs20\insrsid3344669 missing semi colon}{\fs20\insrsid3344669\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Statement: }{\fs20\insrsid3344669 missing }{\i\fs20\insrsid3344669 character}{\i\fs20\insrsid15929202\charrsid3344669 
\par }{\fs20\insrsid3344669 Syntax error:}{\fs20\insrsid12482471\charrsid12482471  }{\fs20\insrsid12482471 Statement:}{\fs20\insrsid8609522  }{\i\fs20\insrsid3344669 keyword }{\fs20\insrsid15929202\charrsid10909122 expected
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3344669 {\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Expression: }{\fs20\insrsid3344669 malformed unary expre}{\fs20\insrsid15415376 s}{\fs20\insrsid3344669 sion}{
\fs20\insrsid3344669 
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Expression: }{\fs20\insrsid3344669 malformed binary expre}{\fs20\insrsid15415376 s}{\fs20\insrsid3344669 sion}{\fs20\insrsid3344669 
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Expression: }{\fs20\insrsid3344669 malformed ternary expre}{\fs20\insrsid15415376 s}{\fs20\insrsid3344669 sion}{\fs20\insrsid3344669 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 mintypmax expres}{\fs20\insrsid4991874 si}{\fs20\insrsid12482471 
ons are not supporte}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Function: }{\fs20\insrsid15929202\charrsid10909122 Function call}{\fs20\insrsid7879715  missing argument(s)}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Expression: }{\fs20\insrsid15929202\charrsid10909122 Expression syntax error
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid12482471 Expression: C}{\fs20\insrsid15929202\charrsid10909122 onstant expression}{\fs20\insrsid12482471  contains variable }{\i\fs20\insrsid6041422\charrsid12482471 name}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid3344669 Syntax error: }{\fs20\insrsid6041422 Constant Expression: }{\fs20\insrsid3344669 Constant expression}{\fs20\insrsid6041422  usage}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid4410934 Syntax error: }{\fs20\insrsid6041422 Module: Not a module item }{\i\fs20\insrsid6041422 item}{\i\fs20\insrsid15929202\charrsid6041422 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Instantiation: }{\fs20\insrsid15415376 Duplicate}{\fs20\insrsid15929202\charrsid10909122  port }{\i\fs20\insrsid15415376 port}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid15415376 name}{
\i\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 in the port list}{\fs20\insrsid15415376  for module }{\i\fs20\insrsid15415376 module}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid15415376 name}{\i\fs20\insrsid15929202\charrsid15415376 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid6041422 : }{\fs20\insrsid15929202\charrsid10909122 Illegal }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122 
 specifier, missing }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid15929202\charrsid10909122 : '
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Module: }{\fs20\insrsid15929202\charrsid10909122 Duplicate declaration of port }{\i\fs20\insrsid4410934 port}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4410934 name}{
\i\fs20\insrsid15929202\charrsid4410934 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Parameter: Module }{\i\fs20\insrsid6041422 module }{\fs20\insrsid6041422 p}{\fs20\insrsid6041422\charrsid10909122 arameter }{\i\fs20\insrsid6041422\charrsid6041422 parameter}{
\fs20\insrsid6041422\charrsid10909122  declaration}{\fs20\insrsid6041422  missing value}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid7939010 : }{\fs20\insrsid6041422 Type }{\i\fs20\insrsid6041422\charrsid6041422 type}{\fs20\insrsid6041422\charrsid10909122  }{\fs20\insrsid6041422 does not support a p}{
\fs20\insrsid1921130\charrsid10909122 art select}{\fs20\insrsid15929202\charrsid10909122  sp}{\fs20\insrsid6041422 ecifier }{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid7939010 Memory: Memories}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid7939010 do}{\fs20\insrsid6041422  not support a }{\fs20\insrsid1921130\charrsid10909122 part select}{
\fs20\insrsid15929202\charrsid10909122  specif}{\fs20\insrsid6041422 ier}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Module interface: Ports may not be an array}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 File: }{\fs20\insrsid4991874 D}{\fs20\insrsid15929202\charrsid10909122 irectory}{\fs20\insrsid4991874  }{\i\fs20\insrsid4991874 name}{\fs20\insrsid4991874  does not exist}{
\fs20\insrsid15929202\charrsid4991874 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Block: named block register }{\i\fs20\insrsid6041422 name}{\fs20\insrsid6041422\charrsid10909122  }{\fs20\insrsid6041422 declared in m}{\fs20\insrsid15929202\charrsid10909122 ultiple }{
\fs20\insrsid6041422 locations}{\i\fs20\insrsid15929202\charrsid4991874 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Delay: }{\fs20\insrsid15929202\charrsid10909122 Too many delay values, max: }{\i\fs20\insrsid4991874 number}{\i\fs20\insrsid15929202\charrsid4991874 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Charge Strength Illegal }{\fs20\insrsid15929202\charrsid10909122 value}{\fs20\insrsid4991874 : }{\i\fs20\insrsid4991874 value}{\i\fs20\insrsid15929202\charrsid4991874 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Wire: }{\fs20\insrsid15929202\charrsid10909122 wire type}{\fs20\insrsid4991874 : }{\i\fs20\insrsid4991874 type}{\i\fs20\insrsid6041422  not defined}{\i\fs20\insrsid15929202\charrsid4991874 

\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid6041422 Module:}{\fs20\insrsid4533174  }{\i\fs20\insrsid6041422\charrsid6041422 module}{\fs20\insrsid6041422  parameter list}{\fs20\insrsid8609522  }{\fs20\insrsid6041422 contains an }{
\fs20\insrsid15929202\charrsid10909122 Incorrect nu}{\fs20\insrsid6041422 mber of }{\fs20\insrsid4991874 parameter overrides}{\fs20\insrsid15929202\charrsid8455596 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid4533174 Instantiation: port list cannot contain both formal to actual mappings and }{\fs20\insrsid15929202\charrsid10909122 ordered port}{\fs20\insrsid4533174  connections}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid4533174 Assignment: LHS expression is illegal}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid4991874 Syntax error: C}{\fs20\insrsid15929202\charrsid10909122 ontinuous assignment}{\fs20\insrsid4533174 : }{\fs20\insrsid4991874 equal sign}{\fs20\insrsid4533174  missing}{\fs20\insrsid15929202\charrsid8455596 
\par }{\fs20\insrsid8455596 Syntax error: }{\fs20\insrsid4533174 Statement: null (semi colon) found in illegal position}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4533174 Statement: cannot be parsed}{\fs20\insrsid4991874 
\par Syntax error}{\fs20\insrsid13894098 : }{\fs20\insrsid4991874 Cycle based: Found event id syntax in the design}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4991874 {\fs20\insrsid4991874 Syntax error: Cycle based: }{\fs20\insrsid4991874\charrsid10909122 repeat clause in delay not supported }{\fs20\insrsid4991874\charrsid96329 
\par }{\fs20\insrsid4991874 Syntax error: Cycle based: }{\fs20\insrsid4991874\charrsid10909122 repeat clause in event control not supported }{\fs20\insrsid4991874\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 @ }{\fs20\insrsid4410934 event id is not s}{
\fs20\insrsid15929202\charrsid10909122 upp}{\fs20\insrsid4410934 orted}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal procedural continuous assignment statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal de}{\fs20\insrsid2956623 -}{\fs20\insrsid15929202\charrsid10909122 assign statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal force statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal release statement
\par }{\fs20\insrsid4991874 Syntax error: C}{\fs20\insrsid15929202\charrsid10909122 ase item}{\fs20\insrsid4991874  missing \lquote :\rquote  character}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4991874 {\fs20\insrsid4991874 Syntax error: Cycle based: }{\fs20\insrsid4991874\charrsid10909122 repeat as delay not supported
\par }{\fs20\insrsid4991874 Syntax error: Cycle based: }{\fs20\insrsid4991874\charrsid10909122 repeat as event control not supported
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based:}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 @ }{\i\fs20\insrsid15929202\charrsid4991874 
event}{\i\fs20\insrsid96329\charrsid4991874 -}{\i\fs20\insrsid4991874 id}{\i\fs20\insrsid8609522  }{\fs20\insrsid4991874 not supported}{\fs20\insrsid15929202\charrsid4991874 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Illegal register assignment statement}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 wai}{\fs20\insrsid4991874 t statement is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 disabl}{\fs20\insrsid4991874 e statement is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Events are not }{\fs20\insrsid4991874 supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 fork/j}{\fs20\insrsid4991874 oin blocks are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: Unsupp}{\fs20\insrsid15929202\charrsid10909122 orted function return t}{\fs20\insrsid4991874 i}{\fs20\insrsid15929202\charrsid10909122 me
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4991874 Cycle based: Events are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid2956623 {\fs20\insrsid2956623 Syntax error: Parser: endfunct ion missing}{\fs20\insrsid2956623\charrsid10909122 
\par }{\fs20\insrsid2956623 Syntax error: Parser: endtask missing}{\fs20\insrsid2956623\charrsid10909122 
\par }{\fs20\insrsid2956623 Syntax error: Parser: endmodule missing}{\fs20\insrsid2956623\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Parser:}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 Missing }{
\fs20\insrsid15929202\charrsid10909122 = }{\fs20\insrsid15929202\charrsid10909122 sign for continuous assignment
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Statement: }{\fs20\insrsid2956623 null statement is not al}{\fs20\insrsid15929202\charrsid10909122 lowed here
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Parser: statement sy}{\fs20\insrsid15929202\charrsid10909122 ntax error
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 @ }{\fs20\insrsid7939010 event-id is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 repeat clause in delay}{\fs20\insrsid7939010  or event control}{\fs20\insrsid15929202\charrsid10909122 '
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 @ }{\fs20\insrsid7939010 event id is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal procedural continuous assignment statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal de}{\fs20\insrsid2956623 -}{\fs20\insrsid15929202\charrsid10909122 assign statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal force statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Illegal release statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Case statement: }{\fs20\insrsid15929202\charrsid10909122 Colon expected for case item
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 repeat as delay or event control not supported
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 @ }{\fs20\insrsid15929202\charrsid10909122 event-id is n}{\fs20\insrsid2956623 ot supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Net; }{\fs20\insrsid15929202\charrsid10909122 register }{\i\fs20\insrsid10751540\charrsid10751540 name}{\i\fs20\insrsid10751540  }{\fs20\insrsid10751540\charrsid10751540 
cannot be used on LHS of this}{\i\fs20\insrsid10751540  }{\fs20\insrsid15929202\charrsid10909122 assignment statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 wai}{\fs20\insrsid2956623 t statement is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 disabl}{\fs20\insrsid2956623 e statement is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: Events are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: fork/join}{\fs20\insrsid15929202\charrsid10909122  blo}{\fs20\insrsid2956623 cks are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Function: illegal }{\fs20\insrsid2956623 f}{\fs20\insrsid10751540 unction return type}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: Events are not supported}{\fs20\insrsid8455596 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: Events are not supported 
\par Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Task}{\fs20\insrsid10751540 : task}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid10751540\charrsid10751540 name}{\fs20\insrsid10751540  }{\fs20\insrsid15929202\charrsid10909122 
body statement }{\fs20\insrsid2956623 missing
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Gate: }{\fs20\insrsid15929202\charrsid10909122 Illegal }{\fs20\insrsid2956623 output terminal expression pin }{\i\fs20\insrsid2956623 pin}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid2956623 name}
{\i\fs20\insrsid15929202\charrsid2956623 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: UDPs are not supported
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Cycle based: defparam is not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2956623 Instantiation:: P}{\fs20\insrsid15929202\charrsid10909122 arameter declaration}{\fs20\insrsid2956623  missing value}{\fs20\insrsid15929202\charrsid2956623 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Library file: }{\fs20\insrsid15929202\charrsid10909122 libra}{\fs20\insrsid2956623 r}{\fs20\insrsid15929202\charrsid10909122 y file }{\i\fs20\insrsid2956623\charrsid2956623 nam}{
\i\fs20\insrsid15929202\charrsid2956623 e}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 doesn't contain a}{\fs20\insrsid8455596  }{\fs20\insrsid15929202\charrsid10909122 module declaration
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Parameter: parameter re-declared as }{\fs20\insrsid15929202\charrsid10909122 reg }{\i\fs20\insrsid2956623\charrsid2956623 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Parameter: parameter re-declared as }{\fs20\insrsid15929202\charrsid10909122 port }{\i\fs20\insrsid2956623\charrsid2956623 port}{\fs20\insrsid15929202\charrsid8455596 
\par }{\fs20\insrsid6699545 Syntax error: Parameter: parameter re-declared as }{\fs20\insrsid15929202\charrsid10909122 net }{\i\fs20\insrsid9134040 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Parameter: }{\fs20\insrsid15929202\charrsid10909122 Duplicate declaration of param}{\fs20\insrsid9134040 e}{\fs20\insrsid15929202\charrsid10909122 ter }{\fs20\insrsid15929202\charrsid10909122 
name}{\fs20\insrsid9134040  }{\i\fs20\insrsid9134040 name}{\i\fs20\insrsid15929202\charrsid9134040 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Expression: }{\fs20\insrsid6699545 E}{\fs20\insrsid9134040 xpected identifier}{\fs20\insrsid6699545  but found reserved word }{\i\fs20\insrsid6699545 word}{
\i\fs20\insrsid15929202\charrsid6699545 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Module interface: }{\fs20\insrsid15929202\charrsid10909122 port }{\i\fs20\insrsid15929202\charrsid6699545 identifier}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Module: illegal }{\fs20\insrsid15929202\charrsid10909122 module }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Parameter: illegal }{\fs20\insrsid15929202\charrsid10909122 parameter }{\i\fs20\insrsid15929202\charrsid6699545 identifier}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Register: illegal }{\fs20\insrsid15929202\charrsid10909122 register }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Net: illegal }{\fs20\insrsid15929202\charrsid10909122 net }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Instantiation: illegal m}{\fs20\insrsid15929202\charrsid10909122 odule instance }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Port: illegal f}{\fs20\insrsid15929202\charrsid10909122 ormal port }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Block: illegal }{\fs20\insrsid15929202\charrsid10909122 block }{\i\fs20\insrsid15929202\charrsid6699545 identifier}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Function: illegal }{\fs20\insrsid15929202\charrsid10909122 function }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Task: illegal }{\fs20\insrsid15929202\charrsid10909122 task }{\i\fs20\insrsid15929202\charrsid6699545 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Identifier: Illegal }{\fs20\insrsid15929202\charrsid10909122 terminal identifier
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Memory: }{\fs20\insrsid15929202\charrsid10909122 Illegal }{\fs20\insrsid6699545 HID }{\fs20\insrsid15929202\charrsid10909122 reference to memory }{\fs20\insrsid13308701 (na}{
\fs20\insrsid15929202\charrsid10909122 me)}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 CSLC directive: }{\fs20\insrsid13308701 Illegal p}{\fs20\insrsid15929202\charrsid10909122 osition for }{\fs20\insrsid10909122 CSLC}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 directive in module }{\fs20\insrsid13308701 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Library file: }{\fs20\insrsid15929202\charrsid10909122 Cannot open library file }{\i\fs20\insrsid13308701\charrsid13308701 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Instance name }{\i\fs20\insrsid15929202\charrsid13308701 name}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 already defined in this module
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 Empty filename for }{\fs20\insrsid13308701 '}{\fs20\insrsid15929202\charrsid10909122 include directive
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Instantiation: }{\fs20\insrsid13308701 Emptv p}{\fs20\insrsid15929202\charrsid10909122 arameter list for module instantiation
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6699545 Preprocessor}{\fs20\insrsid6977755 :; Illegal }{\fs20\insrsid6699545 macro name}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid6699545 n}{
\i\fs20\insrsid15929202\charrsid6699545 ame}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 matches existing compiler directive}{\fs20\insrsid13308701  }{\fs20\insrsid15929202\charrsid10909122 - }{\fs20\insrsid15929202\charrsid10909122 
illegal according to IEEE }{\fs20\insrsid15929202\charrsid10909122 1364-}{\fs20\insrsid13894098\charrsid13894098  }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 1995}{\fs20\insrsid15929202\charrsid13308701 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Command line: }{\fs20\insrsid15929202\charrsid10909122 Illegal +incdir+ path }{\i\fs20\insrsid13308701 path}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 
:no such directory
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Command line: }{\fs20\insrsid15929202\charrsid10909122 Illegal -y path }{\i\fs20\insrsid13308701 path}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 : }{
\fs20\insrsid15929202\charrsid10909122 no such directory
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Task: Variable re-declared as a t}{\fs20\insrsid15929202\charrsid10909122 ask }{\i\fs20\insrsid13308701\charrsid6977755 na}{\i\fs20\insrsid6977755 m}{\i\fs20\insrsid6977755\charrsid6977755 e}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Task: }{\fs20\insrsid6977755\charrsid10909122 task }{\i\fs20\insrsid6977755 name }{\fs20\insrsid6977755\charrsid6977755 defined in multiple}{\fs20\insrsid6977755  places (}{
\i\fs20\insrsid6977755\charrsid6977755 list all places it is defined here}{\fs20\insrsid6977755 )}{\i\fs20\insrsid15929202\charrsid13308701 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6977755 {\fs20\insrsid6977755 Syntax error: Function: Variable re-declared as a}{\fs20\insrsid8609522  }{\fs20\insrsid6977755 function }{\i\fs20\insrsid6977755\charrsid6977755 na}{
\i\fs20\insrsid6977755 m}{\i\fs20\insrsid6977755\charrsid6977755 e}{\fs20\insrsid6977755\charrsid10909122 
\par }{\fs20\insrsid6977755 Syntax error: Function: function}{\fs20\insrsid6977755\charrsid10909122  }{\i\fs20\insrsid6977755 name }{\fs20\insrsid6977755\charrsid6977755 defined in multiple}{\fs20\insrsid6977755  places (}{
\i\fs20\insrsid6977755\charrsid6977755 list all places it is defined here}{\fs20\insrsid6977755 )}{\i\fs20\insrsid6977755\charrsid13308701 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Function: }{\fs20\insrsid15929202\charrsid10909122 port }{\i\fs20\insrsid6977755 port }{
\fs20\insrsid15929202\charrsid6977755 direction}{\fs20\insrsid6977755\charrsid6977755  cannot be output}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Gate: one or more input pins required for a }{\fs20\insrsid13308701 Gate }{\i\fs20\insrsid1922000 gate}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 Missing macro name
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 Illegal macro name }{\i\fs20\insrsid13308701 n}{\i\fs20\insrsid15929202\charrsid13308701 ame}{\fs20\insrsid15929202\charrsid10909122 

\par }{\fs20\insrsid1922000 Syntax error: }{\fs20\insrsid6977755 Continuous assign: LHS cannot be a}{\fs20\insrsid8609522  }{\fs20\insrsid1922000 register }{\i\fs20\insrsid1922000 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Net: net}{\fs20\insrsid1922000  declared as }{\fs20\insrsid6977755 both }{\fs20\insrsid1922000 scalar and vector}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Preprocessor: }{\fs20\insrsid6977755\charrsid10909122 text macro }{\fs20\insrsid6977755\charrsid10909122 string }{\fs20\insrsid6977755 used }{\fs20\insrsid6977755 recursively
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid6977755 : }{\fs20\insrsid15929202\charrsid10909122 parameter }{\i\fs20\insrsid1922000\charrsid1922000 name[number : num}{\i\fs20\insrsid15929202\charrsid1922000 be}{
\i\fs20\insrsid6977755 r]}{\fs20\insrsid6977755  part select is out of range}{\fs20\insrsid15929202\charrsid6977755 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Expression}{\fs20\insrsid1922000 : }{\fs20\insrsid15929202\charrsid10909122 concatenation}{\fs20\insrsid6977755  empty}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid1922000 : badly formed }{\fs20\insrsid4092683 part select}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Net: }{\fs20\insrsid6977755\charrsid10909122 implicitly declared}{\fs20\insrsid6977755  }{\fs20\insrsid6977755\charrsid10909122 as a wire}{\fs20\insrsid6977755  }{\i\fs20\insrsid6977755 name}{
\fs20\insrsid6977755\charrsid10909122  }{\fs20\insrsid6977755 re-}{\fs20\insrsid15929202\charrsid10909122 declare}{\fs20\insrsid6977755 d}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid6977755 as }{\fs20\insrsid15929202\charrsid10909122 a reg }{
\i\fs20\insrsid1922000 name}{\fs20\insrsid15929202\charrsid10909122 .}{\fs20\insrsid1922000 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Multiple declarations of }{\fs20\insrsid15929202\charrsid10909122 string }{\fs20\insrsid15929202\charrsid10909122 detected in module }{\i\fs20\insrsid1922000 module}{
\i\fs20\insrsid15929202\charrsid1922000 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid1922000 : }{\fs20\insrsid15929202\charrsid10909122 Illegal value for }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122 
 of instance array }{\fs20\insrsid13308701 'nam}{\fs20\insrsid15929202\charrsid10909122 e'
\par }{\fs20\insrsid13894098 Syntax error:}{\fs20\insrsid1922000\charrsid1922000  }{\fs20\insrsid1922000 Instantiation:}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 Too many bits for port }{\i\fs20\insrsid96329 port}{\fs20\insrsid96329  }{
\fs20\insrsid15929202\charrsid10909122 of instance array }{\i\fs20\insrsid96329 array}{\fs20\insrsid15929202\charrsid10909122 ,}{\fs20\insrsid96329  }{\fs20\insrsid96329 formal}{\fs20\insrsid13308701  n}{\i\fs20\insrsid96329 umber}{
\fs20\insrsid15929202\charrsid10909122 , }{\fs20\insrsid15929202\charrsid10909122 actual }{\fs20\insrsid15929202\charrsid10909122 : }{\i\fs20\insrsid15929202\charrsid96329 number}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Port }{\fs20\insrsid15929202\charrsid10909122 'port' }{\fs20\insrsid15929202\charrsid10909122 of instance array }{
\fs20\insrsid15929202\charrsid10909122 'array' }{\fs20\insrsid96329 is not connected to}{\fs20\insrsid13308701  }{\fs20\insrsid15929202\charrsid10909122 variable
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Insufficient bits for port }{\fs20\insrsid15929202\charrsid10909122 'port' }{\fs20\insrsid15929202\charrsid10909122 of instance array }{
\fs20\insrsid96329 'array '}{\fs20\insrsid15929202\charrsid10909122 ,}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 formal }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid96329 nu}{\fs20\insrsid15929202\charrsid10909122 mber, }{
\fs20\insrsid15929202\charrsid10909122 actual }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid96329 num}{\fs20\insrsid15929202\charrsid10909122 ber
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15292341 {\fs20\insrsid15292341 Syntax error: Task: Illegal use of task}{\fs20\insrsid15292341\charrsid10909122  }{\i\fs20\insrsid15292341 name}{\i\fs20\insrsid15292341\charrsid96329 
\par }{\fs20\insrsid15292341 Syntax error: Function: Illegal use of}{\fs20\insrsid8609522  }{\fs20\insrsid15292341\charrsid10909122 function }{\i\fs20\insrsid15292341 name}{\i\fs20\insrsid15292341\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6977755 Module }{\fs20\insrsid15929202\charrsid10909122 module }{\i\fs20\insrsid96329\charrsid96329 name}{\i\fs20\insrsid6977755  }{
\fs20\insrsid6977755\charrsid6977755 defined in multiple places}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2515897 File: }{\fs20\insrsid15929202\charrsid10909122 Cannot open}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 file }{\i\fs20\insrsid1922000 name}{
\i\fs20\insrsid15929202\charrsid1922000 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15292341 Expression: Part select indices variable}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid14443748 Expression: P}{\fs20\insrsid1921130\charrsid10909122 art select}{\fs20\insrsid14443748  specifier expression}{\fs20\insrsid15929202\charrsid10909122  must be constant}{\fs20\insrsid13308701 
 exp}{\fs20\insrsid15929202\charrsid10909122 ression
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7040507 CLSC inference hardware}{\fs20\insrsid14443748 : size}{\fs20\insrsid15929202\charrsid10909122  must be}{\fs20\insrsid13308701  }{\fs20\insrsid15929202\charrsid10909122 constant expression
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Command line: }{\fs20\insrsid15929202\charrsid10909122 Bad }{\fs20\insrsid8867405 'uselib syntax: expected dir}{\fs20\insrsid15929202\charrsid10909122 , }{\fs20\insrsid8867405 file}{
\fs20\insrsid15929202\charrsid10909122 , }{\fs20\insrsid8867405 '}{\fs20\insrsid8867405 libext}{\fs20\insrsid15929202\charrsid10909122  or}{\fs20\insrsid13308701  }{\fs20\insrsid8867405 clear}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 , }{\fs20\insrsid8867405 got}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 character-s}{\fs20\insrsid8867405 tring}{\fs20\insrsid15929202\charrsid13308701 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Preprocessing: }{\fs20\insrsid15929202\charrsid10909122 Cannot open library file }{\i\fs20\insrsid13308701 name}{\i\fs20\insrsid15929202\charrsid13308701 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Command line: }{\fs20\insrsid15929202\charrsid10909122 Illegal 'uselib dir}{\fs20\insrsid8867405 ectory}{\fs20\insrsid15929202\charrsid10909122  path }{\i\fs20\insrsid8867405 path}{
\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid15929202\charrsid10909122 no such directory
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Expression: }{\fs20\insrsid15929202\charrsid10909122 Repetition multiplier in concatenation is not a constant}{\fs20\insrsid13308701  }{\fs20\insrsid15929202\charrsid10909122 expression
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Event control: }{\fs20\insrsid15929202\charrsid10909122 Cannot use event control statement in this position
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Declaration: }{\fs20\insrsid15929202\charrsid10909122 Unsupported register type }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid15929202\charrsid10909122 type
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 Event}{\fs20\insrsid8867405  variables are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Port }{\fs20\insrsid15929202\charrsid10909122 'port' }{\fs20\insrsid15929202\charrsid10909122 has multiple connections specified
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Clock: }{\fs20\insrsid15929202\charrsid10909122 clock name not found in }{\fs20\insrsid10909122 cslc}{\fs20\insrsid15929202\charrsid10909122  directive
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 module }{\fs20\insrsid13308701 nam}{\fs20\insrsid15929202\charrsid10909122 e }{\fs20\insrsid15929202\charrsid10909122 not defined
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 too many module instance parameter assignments}{\fs20\insrsid13308701  }{\fs20\insrsid8867405 (num}{
\fs20\insrsid15929202\charrsid10909122 ber }{\fs20\insrsid15929202\charrsid10909122 > }{\fs20\insrsid15929202\charrsid10909122 rrumber)}{\fs20\insrsid15929202\charrsid13308701 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid2515897 String: }{\fs20\insrsid15929202\charrsid10909122 Illegal character }{\i\fs20\insrsid1922000 character}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 
found after backslash
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1922000 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 text macro }{\fs20\insrsid15929202\charrsid10909122 (name) }{\fs20\insrsid15929202\charrsid10909122 not defined
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Preprocessor: 'ifdef missing}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 macro name
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Preprocessor: 'undef missing}{\fs20\insrsid15929202\charrsid10909122  macro name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Preprocessor: missing}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 'endif directive
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8867405 Module: }{\fs20\insrsid15929202\charrsid10909122 Missing }{\fs20\insrsid8867405 endmodule}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7040507 Clock: }{\fs20\insrsid7040507\charrsid10909122 array-latch}{\fs20\insrsid7040507 es which use }{\fs20\insrsid7040507 multiple clocks}{\fs20\insrsid7040507\charrsid10909122  }{
\fs20\insrsid7040507 cannot mix latch types}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7040507 Numeric: }{\fs20\insrsid7939010\charrsid10909122 width }{\fs20\insrsid7939010\charrsid10909122 0 }{\fs20\insrsid7939010\charrsid10909122 not allowed}{\fs20\insrsid7939010  for sized number 

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Transistor: transistor}{\fs20\insrsid15929202\charrsid10909122 -level ins}{\fs20\insrsid7939010 tantiations not allowed}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7939010 Delay control: }{\fs20\insrsid15929202\charrsid10909122 intra-assignment delay control in }{\fs20\insrsid7939010 blocking }{\fs20\insrsid15929202\charrsid10909122 assignment not of}{
\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 form }{\fs20\insrsid15929202\charrsid10909122 #O }{\fs20\insrsid15929202\charrsid10909122 or }{\fs20\insrsid15929202\charrsid10909122 #1}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid10751540 Syntax error: Cycle based Statement; }{\fs20\insrsid15929202\charrsid10909122 intra-assignment repeat event control in blocking}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 assignment detected
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Cycle based Statement; }{\fs20\insrsid15929202\charrsid10909122 intra-assignment event control in blocking assignment}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 detected

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Block: }{\fs20\insrsid15929202\charrsid10909122 Procedural continuous assignment is not allowed
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Cycle based Statement; }{\fs20\insrsid15929202\charrsid10909122 intra-assignment repeat event control in non-blocking}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 
assignment detected
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Cycle based Statement; }{\fs20\insrsid15929202\charrsid10909122 intra-assignment event control in non-blocking assignment}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 detected

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8927051 Cycle based De-assig}{\fs20\insrsid10751540 n state}{\fs20\insrsid8927051 ment can\rquote t be simulated}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Cycle based }{\fs20\insrsid15929202\charrsid10909122 Forever-loop is }{\fs20\insrsid8927051 can\rquote t be simulated}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10751540 Module interface: }{\fs20\insrsid15929202\charrsid10909122 Unknown port direction for port }{\fs20\insrsid15929202\charrsid10909122 port
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid10751540 {\fs20\insrsid10751540 Syntax error: Port: implicitly declared net}{\fs20\insrsid8609522  }{\fs20\insrsid10751540 (inferred 1-bit width) used with bit/part select}{
\fs20\insrsid10751540\charrsid10909122 
\par }{\fs20\insrsid10751540 Syntax error: Port: port declared with no range sp}{\fs20\insrsid10751540\charrsid10909122 ecification}{\fs20\insrsid10751540  used with bit/part select}{\fs20\insrsid10751540\charrsid10909122 
\par }{\fs20\insrsid10751540 Syntax error: Net: net declared with no range sp}{\fs20\insrsid10751540\charrsid10909122 ecification}{\fs20\insrsid10751540  used with bit/part select}{\fs20\insrsid10751540\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid796857\charrsid10909122 Function}{\fs20\insrsid796857 :}{\fs20\insrsid796857\charrsid10909122  }{\fs20\insrsid796857 f}{
\fs20\insrsid796857\charrsid10909122 unction }{\i\fs20\insrsid796857 name}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 not defined
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid796857 System task: Illegal }{\fs20\insrsid15929202\charrsid10909122 system task }{\i\fs20\insrsid796857 name}{\fs20\insrsid796857\charrsid796857  }{\fs20\insrsid796857 Argument }{\i\fs20\insrsid796857 
arg}{\fs20\insrsid15929202\charrsid796857 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid796857 Task: }{\fs20\insrsid15929202\charrsid10909122 variable }{\i\fs20\insrsid796857 name}{\i\fs20\insrsid8609522  }{\fs20\insrsid796857 used but not declared
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid796857 Instantiation: unknown}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 port name }{\i\fs20\insrsid796857\charrsid796857 name}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 in named port connection
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid796857 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Too many port connections specified for instance }{\i\fs20\insrsid796857 name}{\i\fs20\insrsid15929202\charrsid796857 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Process: a}{\fs20\insrsid15929202\charrsid10909122 lways bl}{\fs20\insrsid359630 ock missing }{\fs20\insrsid15929202\charrsid10909122 event control
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Numeric: real numbers not allowed}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Module no modules found}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Statement: }{\fs20\insrsid15929202\charrsid10909122 simple identifier }{\fs20\insrsid3816165 expected for }{\fs20\insrsid15929202\charrsid10909122 LHS }{\fs20\insrsid96329 expression in }{
\fs20\insrsid15929202\charrsid10909122 force-statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Statement: simple }{\fs20\insrsid3816165\charrsid10909122 identifier }{\fs20\insrsid3816165 expected for }{\fs20\insrsid15929202\charrsid10909122 LHS }{\fs20\insrsid96329 expression in }{
\fs20\insrsid15929202\charrsid10909122 release-statement
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Loop: while control initial variable }{\i\fs20\insrsid3816165 name }{\fs20\insrsid3816165 unassigned. Initial value unknown }{\fs20\insrsid15929202\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3816165 {\fs20\insrsid3816165 Syntax error: Loop: }{\fs20\insrsid3816165\charrsid10909122 while loop body }{\fs20\insrsid3816165  does not contain an }{\fs20\insrsid3816165\charrsid10909122 
assignment s}{\fs20\insrsid3816165 tatement for control variable }{\i\fs20\insrsid3816165 name}{\fs20\insrsid3816165  }{\fs20\insrsid3816165\charrsid10909122 
\par }{\fs20\insrsid3816165 Syntax error: Loop: }{\fs20\insrsid3816165\charrsid10909122 while loop body }{\fs20\insrsid3816165  does not contain an }{\fs20\insrsid3816165\charrsid10909122 assignment s}{\fs20\insrsid3816165 tatement for control variable }{
\i\fs20\insrsid3816165 name}{\fs20\insrsid3816165  }{\fs20\insrsid3816165\charrsid10909122 
\par }{\fs20\insrsid3816165 Syntax error: Loop: a}{\fs20\insrsid3816165\charrsid10909122 ssignment s}{\fs20\insrsid3816165 tatement for control variable }{\i\fs20\insrsid3816165 name }{\fs20\insrsid3816165\charrsid3816165 not last statement in while loop}{
\fs20\insrsid3816165  }{\fs20\insrsid3816165\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Task: task }{\i\fs20\insrsid3816165 name }{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 
not defined
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3816165 {\fs20\insrsid3816165 Syntax error: Module interface: }{\fs20\insrsid3816165\charrsid10909122 module }{\i\fs20\insrsid3816165 name }{\fs20\insrsid3816165 i}{
\fs20\insrsid3816165\charrsid10909122 nput port }{\i\fs20\insrsid3816165 name}{\fs20\insrsid3816165\charrsid10909122  }{\fs20\insrsid3816165 declared as type reg }{\fs20\insrsid3816165\charrsid96329 
\par }{\fs20\insrsid3816165 Syntax error: Module interface: }{\fs20\insrsid3816165\charrsid10909122 module }{\i\fs20\insrsid3816165 name }{\fs20\insrsid3816165\charrsid10909122 inout port }{\i\fs20\insrsid3816165 name}{\fs20\insrsid3816165\charrsid10909122  }{
\fs20\insrsid3816165 declared as type reg }{\fs20\insrsid3816165\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Module interface: }{\fs20\insrsid3816165\charrsid10909122 module }{\i\fs20\insrsid3816165 name }{
\fs20\insrsid15929202\charrsid10909122 output port }{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid3816165 re-declared }{\fs20\insrsid3816165 as type reg}{\fs20\insrsid15929202\charrsid10909122  after use as}{\fs20\insrsid96329  }{
\fs20\insrsid15929202\charrsid10909122 implicitly declared wire}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Array: a}{\fs20\insrsid15929202\charrsid10909122 rray }{\i\fs20\insrsid3816165 name}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 exceeds }{
\fs20\insrsid3816165 maximum size limit}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 Module instantiation: expression }{\i\fs20\insrsid3816165 expression }{\fs20\insrsid3816165 has an i}{\fs20\insrsid15929202\charrsid10909122 ncompatible argument type }{\i\fs20\insrsid3816165 
type }{\fs20\insrsid3816165\charrsid3816165 with the port}{\i\fs20\insrsid15929202\charrsid3816165 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3816165 System task: }{\fs20\insrsid15929202\charrsid10909122 Cannot }{\fs20\insrsid3816165 redefine}{\fs20\insrsid15929202\charrsid10909122  Verilog system task: }{
\fs20\insrsid15929202\charrsid10909122 task}{\fs20\insrsid3816165\charrsid3816165 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid6816193 : }{\fs20\insrsid6816193\charrsid10909122 constant part select select}{\fs20\insrsid6816193   contains a non-constant selector  }{\i\fs20\insrsid6816193 
selector}{\i\fs20\insrsid15929202\charrsid6816193 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Module interface: }{\fs20\insrsid15929202\charrsid10909122 port type }{\fs20\insrsid15929202\charrsid10909122 type}{\fs20\insrsid6816193  unsupported}{\fs20\insrsid15929202\charrsid10909122 

\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6816193 {\fs20\insrsid6816193 Syntax error: }{\fs20\insrsid5325152 Expression: }{\fs20\insrsid6816193\charrsid10909122 Illegal bit select express}{\fs20\insrsid6816193 ion}{\fs20\insrsid5325152 
 }{\i\fs20\insrsid5325152\charrsid5325152 expression}{\fs20\insrsid6816193\charrsid96329 
\par }{\fs20\insrsid6816193 Syntax error: }{\fs20\insrsid5325152 Expression: }{\fs20\insrsid6816193 illegal operator}{\fs20\insrsid5325152  }{\i\fs20\insrsid5325152\charrsid5325152 operator}{\fs20\insrsid6816193\charrsid96329 
\par }{\fs20\insrsid6816193 Syntax error: }{\fs20\insrsid5325152 Expression: }{\fs20\insrsid6816193 illegal operand}{\fs20\insrsid5325152  }{\i\fs20\insrsid5325152\charrsid5325152 operand}{\fs20\insrsid6816193\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid6816193 Warning: division/modulus by a }{\fs20\insrsid6816193\charrsid10909122 number not a power of }{\fs20\insrsid6816193\charrsid10909122 2}{\fs20\insrsid6816193 
. inefficient simulation operation.}{\fs20\insrsid13194690 
\par }{\fs20\insrsid6816193 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Function: }{\fs20\insrsid15929202\charrsid10909122 Too many arguments passed to function}{\fs20\insrsid96329  }{\i\fs20\insrsid96329 name}{\i\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Task: }{\fs20\insrsid15929202\charrsid10909122 Too many arguments passed to }{\fs20\insrsid15929202\charrsid6816193 task}{\i\fs20\insrsid15929202\charrsid96329  }{
\i\fs20\insrsid96329\charrsid96329 name}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6816193 {\fs20\insrsid6816193 Syntax error: Funcition: }{\fs20\insrsid6816193\charrsid10909122 Too few arguments passed to }{\fs20\insrsid6816193\charrsid6816193 function}{
\i\fs20\insrsid6816193\charrsid96329  }{\i\fs20\insrsid6816193\charrsid96329 name}{\fs20\insrsid6816193\charrsid10909122 
\par }{\fs20\insrsid6816193 Syntax error: Task: }{\fs20\insrsid6816193\charrsid10909122 Too few arguments passed to}{\fs20\insrsid6816193  task}{\i\fs20\insrsid6816193\charrsid96329  }{\i\fs20\insrsid6816193\charrsid96329 name}{
\fs20\insrsid6816193\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid6816193 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6816193 {\fs20\insrsid6816193 Syntax error: Loop: Unable to determine init value }{\fs20\insrsid6816193\charrsid10909122 for loop
\par }{\fs20\insrsid6816193 Syntax error: Loop: Unable to determine limit}{\fs20\insrsid6816193\charrsid10909122  for loop
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid6816193 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6816193 {\fs20\insrsid6816193 Syntax error: Function: Undefined function }{\i\fs20\insrsid6816193 name}{\i\fs20\insrsid6816193\charrsid6816193 
\par }{\fs20\insrsid6816193 Syntax error: Task: Undefined task }{\i\fs20\insrsid6816193 name}{\i\fs20\insrsid6816193\charrsid6816193 
\par }{\fs20\insrsid6816193 Syntax error: Clock: }{\fs20\insrsid6816193\charrsid10909122 Latch}{\fs20\insrsid6816193  not connected to a}{\fs20\insrsid6816193\charrsid10909122  clock pin.
\par }{\fs20\insrsid6816193 Syntax error: Clock: FF not connected to a}{\fs20\insrsid6816193\charrsid10909122  clock pin.
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid6816193 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Sensitivity list: Mixed edge}{\fs20\insrsid15929202\charrsid10909122  type}{\fs20\insrsid6816193 s}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 UDP: UDP\rquote s are not supported}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630\charrsid10909122 Function}{\fs20\insrsid359630 :}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 Function expression }{\i\fs20\insrsid15929202\charrsid359630 expression}{
\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 is not expanded
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Event control: Edg}{\fs20\insrsid15929202\charrsid10909122 e t}{\fs20\insrsid359630 rigger is not allowed in this location}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Clock: }{\fs20\insrsid15929202\charrsid10909122 clock file }{\i\fs20\insrsid359630 name}{\fs20\insrsid359630  cannot be opened}{\fs20\insrsid15929202\charrsid359630 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Module: }{\fs20\insrsid15929202\charrsid10909122 Failed to find module }{\i\fs20\insrsid359630 name}{\i\fs20\insrsid15929202\charrsid359630 
\par }{\fs20\insrsid359630 Syntax error: Design:}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 top module }{\fs20\insrsid359630 name cannot be identified}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Design: hierarchy contains a cycle. Hierarchy is not a spanning tree.}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error:}{\fs20\insrsid359630  Inference hardware: scan latch not connected to}{\fs20\insrsid15929202\charrsid10909122  clock
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Inference hardware: scan latch not connected to}{\fs20\insrsid15929202\charrsid10909122  data}{\fs20\insrsid359630  }{\fs20\insrsid15929202\charrsid10909122 in }{
\fs20\insrsid15929202\charrsid10909122 I
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid359630 Inference hardware: scan latch}{\fs20\insrsid15292341  }{\fs20\insrsid359630 not connected to}{\fs20\insrsid359630\charrsid10909122  }{\fs20\insrsid359630 output}{
\fs20\insrsid15929202\charrsid15292341 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 C}{\fs20\insrsid15292341 lock: }{\fs20\insrsid15929202\charrsid10909122 clock source }{\i\fs20\insrsid15929202\charrsid15292341 name}{\i\fs20\insrsid15292341  }{
\fs20\insrsid15292341\charrsid15292341 cannot be a vect}{\fs20\insrsid15292341 o}{\fs20\insrsid15292341\charrsid15292341 r bit}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Clock: }{\fs20\insrsid15929202\charrsid10909122 The clock source }{\i\fs20\insrsid15292341 name}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15292341 is not d}{
\fs20\insrsid15929202\charrsid10909122 riven}{\fs20\insrsid15292341  by a clock and is driven by a net. Inferring a net type instead of clock per the clock directive.
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15292341 Clock: A clock}{\i\fs20\insrsid15292341  }{\fs20\insrsid13308701 should drive }{\fs20\insrsid15292341 clock }{\i\fs20\insrsid15292341 name}{\fs20\insrsid15929202\charrsid10909122 .}{
\fs20\insrsid15292341 
\par Syntax error: Clock: }{\fs20\insrsid15929202\charrsid10909122 clock source definition}{\fs20\insrsid15292341  contains a clock}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15292341 Clock: }{\fs20\insrsid15929202\charrsid10909122 Cannot open the clock file }{\fs20\insrsid15929202\charrsid10909122 filename
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6816193 Clock: }{\fs20\insrsid15929202\charrsid10909122 cloc}{\fs20\insrsid6816193 k source specification error }{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid7563892 {\fs20\insrsid7563892 Syntax error: Clock: c}{\fs20\insrsid7563892\charrsid10909122 lock }{\i\fs20\insrsid7563892 name}{\fs20\insrsid7563892  assigned to constant value. }{
\fs20\insrsid7563892\charrsid12268302 
\par }{\fs20\insrsid7563892 Syntax error: Clock: c}{\fs20\insrsid7563892\charrsid10909122 lock }{\i\fs20\insrsid7563892 name}{\fs20\insrsid7563892  assigned to multiplexed clock gate with glitch. }{\fs20\insrsid7563892\charrsid12268302 
\par }{\fs20\insrsid7563892 Syntax error: Clock: c}{\fs20\insrsid7563892\charrsid10909122 lock }{\i\fs20\insrsid7563892 name}{\fs20\insrsid7563892  assigned to phase shifted clock. }{\fs20\insrsid7563892\charrsid12268302 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7563892 Clock: }{\fs20\insrsid15929202\charrsid10909122 Generated clock }{\i\fs20\insrsid7563892 name }{
\fs20\insrsid15929202\charrsid10909122 is not driven by FF.}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7563892 Clock; }{\fs20\insrsid15929202\charrsid10909122 The clock source }{\fs20\insrsid15929202\charrsid10909122 clock }{\fs20\insrsid15929202\charrsid10909122 is driven by another clock}{
\fs20\insrsid7563892  (reword this msg)}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7563892 Numeric: }{\fs20\insrsid15929202\charrsid10909122 Division by zero
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7817338 Module interface:}{\fs20\insrsid7817338\charrsid7817338  }{\fs20\insrsid7817338 S}{\fs20\insrsid7817338\charrsid10909122 imple expression port}{\fs20\insrsid7817338  at t}{
\fs20\insrsid15929202\charrsid10909122 op module }{\fs20\insrsid15929202\charrsid10909122 port }{\i\fs20\insrsid15929202\charrsid7817338 port}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid6913518 Syntax error: Instantiation}{\fs20\insrsid7817338 : }{\fs20\insrsid15929202\charrsid10909122 Complex expre}{\fs20\insrsid7817338 ssion }{\i\fs20\insrsid7817338 expr }{\fs20\insrsid7817338 cannot be mapped to inout port }{
\i\fs20\insrsid7817338 port}{\fs20\insrsid7817338  }{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax err}{\fs20\insrsid6913518 or: Instantiation}{\fs20\insrsid7817338 : }{\fs20\insrsid15929202\charrsid10909122 Complex expression }{\i\fs20\insrsid7817338 expr }{\fs20\insrsid7817338 cannot be mapped to unknown type port }{
\i\fs20\insrsid7817338 port}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid7563892 Mul}{\fs20\insrsid7817338 t}{\fs20\insrsid7563892 i driver:}{\fs20\insrsid15929202\charrsid10909122 Multiple drive net }{\fs20\insrsid15929202\charrsid10909122 'ttarne' }{
\fs20\insrsid15929202\charrsid10909122 cannot be forced.
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6913518 {\fs20\insrsid6913518 Syntax error: Force: Cannot force a}{\fs20\insrsid6913518\charrsid10909122  partial}{\fs20\insrsid6913518 ly selected}{\fs20\insrsid6913518\charrsid10909122  net }{
\i\fs20\insrsid6913518 net}{\i\fs20\insrsid6913518\charrsid13175022 
\par }{\fs20\insrsid6913518 Syntax error: Release: Cannot release a}{\fs20\insrsid6913518\charrsid10909122  partial}{\fs20\insrsid6913518 ly selected}{\fs20\insrsid6913518\charrsid10909122  net }{\i\fs20\insrsid6913518 net}{
\i\fs20\insrsid6913518\charrsid13175022 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6913518 Instantiation:  }{\fs20\insrsid96329 net declaration: }{\fs20\insrsid15929202\charrsid10909122 [nurnber }{
\fs20\insrsid15929202\charrsid10909122 :}{\fs20\insrsid8609522  }{\fs20\insrsid14168521 nu}{\fs20\insrsid15929202\charrsid10909122 rnber]}{\fs20\insrsid6913518  contains an illegal }{\fs20\insrsid4092683 part select}{\fs20\insrsid15929202\charrsid96329 

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6913518 Instantiation:  }{\fs20\insrsid14168521 reg declaration}{\fs20\insrsid15929202\charrsid10909122 :}{\fs20\insrsid96329  }{\fs20\insrsid14168521 [nu}{\fs20\insrsid15929202\charrsid10909122 mber }{
\fs20\insrsid14168521 : number}{\fs20\insrsid15929202\charrsid10909122 ]}{\fs20\insrsid6913518  contains an illegal }{\fs20\insrsid4092683 part select}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6913518 HID: Can\rquote t locate hierarchical identifier}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid6913518 hid}{\i\fs20\insrsid15929202\charrsid6913518 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid6913518 {\fs20\insrsid6913518 Syntax error: Force: illegal force }{\fs20\insrsid6913518\charrsid10909122 object type }{\i\fs20\insrsid6913518 type}{\i\fs20\insrsid6913518\charrsid6913518 
\par }{\fs20\insrsid6913518 Syntax error: Release: illegal }{\fs20\insrsid6913518\charrsid10909122 release object type }{\i\fs20\insrsid6913518 type}{\fs20\insrsid6913518  }{\fs20\insrsid6913518\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid14168521 HID: references}{\fs20\insrsid15929202\charrsid10909122  a module i}{\fs20\insrsid96329 nstance }{\i\fs20\insrsid14168521 
module}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid14168521 instance }{\fs20\insrsid96329 found in an expression: }{\i\fs20\insrsid15929202\charrsid96329 HID}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid14168521 HID: references }{\fs20\insrsid15929202\charrsid10909122 a module instance }{\i\fs20\insrsid14168521 module}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid14168521 instance }{
\fs20\insrsid15929202\charrsid10909122 passed as argument to}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 PLI task call is also found in an expression: }{\i\fs20\insrsid15929202\charrsid96329 HID}{\fs20\insrsid15929202\charrsid96329 

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid14168521 HID: n}{\fs20\insrsid15929202\charrsid10909122 ame }{\fs20\insrsid15929202\charrsid10909122 traverses into a function}{\fs20\insrsid14168521  }{\i\fs20\insrsid14168521 function}{
\i\fs20\insrsid8609522  }{\i\fs20\insrsid14168521 name}{\i\fs20\insrsid15929202\charrsid14168521 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 HID }{\fs20\insrsid15929202\charrsid10909122 (HID) }{\fs20\insrsid15929202\charrsid10909122 referencing a }{\fs20\insrsid96329 module instance passed as 'out' }{
\fs20\insrsid15929202\charrsid10909122 type argument to a system task }{\fs20\insrsid15929202\charrsid10909122 task}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Memory referenced withou}{\fs20\insrsid96329 t index through hierarchical ID }{\i\fs20\insrsid15929202\charrsid96329 HID}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Input port }{\fs20\insrsid96329 port (m}{\fs20\insrsid15929202\charrsid10909122 odule) }{\fs20\insrsid96329 width mismatch,}{
\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid96329 actu}{\fs20\insrsid15929202\charrsid10909122 al-width (port-width)
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Output port }{\fs20\insrsid96329 port (m}{\fs20\insrsid15929202\charrsid10909122 odule) }{\fs20\insrsid15929202\charrsid10909122 
width mismatch, }{\fs20\insrsid96329 actual}{\fs20\insrsid15929202\charrsid10909122 -width (port-width)
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Output port }{\fs20\insrsid96329 port (modu}{\fs20\insrsid15929202\charrsid10909122 le) }{\fs20\insrsid15929202\charrsid10909122 
width mismatch, }{\fs20\insrsid15929202\charrsid10909122 actual-width (port-width)}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid8992523\charrsid10909122 module}{\fs20\insrsid8992523  }{\i\fs20\insrsid8992523 module  }{\fs20\insrsid8992523\charrsid8992523 does not contain}{
\i\fs20\insrsid8992523  }{\fs20\insrsid15929202\charrsid10909122 Port }{\fs20\insrsid15929202\charrsid10909122 port }{\i\fs20\insrsid8992523\charrsid8992523 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Module interface: }{\fs20\insrsid15929202\charrsid10909122 complex port declaration }{\fs20\insrsid15929202\charrsid10909122 port }{\fs20\insrsid15929202\charrsid10909122 of module }{
\fs20\insrsid15929202\charrsid10909122 module }{\fs20\insrsid15929202\charrsid10909122 is not}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 supported
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid4932910 I}{\fs20\insrsid15929202\charrsid10909122 nout port }{\fs20\insrsid15929202\charrsid10909122 port (module) }{\fs20\insrsid15929202\charrsid10909122 
width mismatch, }{\fs20\insrsid96329 actual-width}{\fs20\insrsid15929202\charrsid10909122  (port-width)
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Module interface: }{\fs20\insrsid15929202\charrsid10909122 Unknown port direct ion }{\fs20\insrsid15929202\charrsid10909122 direction (port)
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Module interface: }{\fs20\insrsid15929202\charrsid10909122 Input port }{\fs20\insrsid15929202\charrsid10909122 port }{\fs20\insrsid15929202\charrsid10909122 is memory type
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Module interface: }{\fs20\insrsid15929202\charrsid10909122 Output port }{\fs20\insrsid15929202\charrsid10909122 port }{\fs20\insrsid15929202\charrsid10909122 is memory type
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Module interface: }{\fs20\insrsid15929202\charrsid10909122 Inout port }{\fs20\insrsid15929202\charrsid10909122 port }{\fs20\insrsid15929202\charrsid10909122 is memory type
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Complex actual expression associated with port }{\fs20\insrsid15929202\charrsid10909122 port }{\fs20\insrsid96329 of }{
\fs20\insrsid15929202\charrsid10909122 module }{\fs20\insrsid15929202\charrsid10909122 module }{\fs20\insrsid15929202\charrsid10909122 instantiated in }{\fs20\insrsid4932910 parent}{\fs20\insrsid13894098  }{\fs20\insrsid15929202\charrsid10909122 module}{
\fs20\insrsid15929202\charrsid8992523 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid4932910 Module }{\i\fs20\insrsid4932910 module}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4932910 name }{\fs20\insrsid15929202\charrsid10909122 Output port }{
\i\fs20\insrsid4932910 port}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4932910 name}{\i\fs20\insrsid8609522  }{\fs20\insrsid4932910 widt}{\fs20\insrsid15929202\charrsid10909122 h }{\fs20\insrsid15929202\charrsid10909122 mismatch, }{\fs20\insrsid96329 
actual-width }{\fs20\insrsid15929202\charrsid10909122 ( }{\fs20\insrsid4932910 port-width}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 )}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8992523 Instantiation: }{\fs20\insrsid4932910 Module }{\i\fs20\insrsid4932910 module}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4932910 name }{\fs20\insrsid15929202\charrsid10909122 Input port }{
\i\fs20\insrsid15929202\charrsid4932910 por}{\i\fs20\insrsid4932910 t}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4932910 name}{\fs20\insrsid4932910  }{\fs20\insrsid15929202\charrsid10909122 width mismatch, }{\fs20\insrsid8992523 actual-width (port-width)}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4932910 Multi driven bus: }{\fs20\insrsid4932910 Bad multi\endash driven ne}{\fs20\insrsid15929202\charrsid10909122 t }{\i\fs20\insrsid96329\charrsid96329 name}{\fs20\insrsid15929202\charrsid10909122 

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4932910 Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Unsupported component type }{\i\fs20\insrsid15929202\charrsid4932910 type}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid96329 driving in multi-driven net }{\fs20\insrsid15929202\charrsid10909122 name}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4932910 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Instance }{\fs20\insrsid15929202\charrsid10909122 name }{\fs20\insrsid96329 is not a tri-st}{\fs20\insrsid15929202\charrsid10909122 ate device

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4932910 Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Unsupported component type }{\i\fs20\insrsid15929202\charrsid4932910 type}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 driving mult }{\fs20\insrsid15929202\charrsid10909122 - }{\fs20\insrsid15929202\charrsid10909122 driven net }{\fs20\insrsid15929202\charrsid10909122 natne
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4932910 Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Multiply driven net driven by transistor primitive }{\fs20\insrsid15929202\charrsid10909122 type}{\fs20\insrsid4932910  }{
\i\fs20\insrsid4932910 type}{\i\fs20\insrsid15929202\charrsid4932910 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid4932910 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Unsupported gate type }{\i\fs20\insrsid15929202\charrsid4932910 type}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 used for tristate
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid8992523 Tristate: }{\fs20\insrsid15929202\charrsid10909122 tristate }{\fs20\insrsid8992523  not designed correctly gate}{\fs20\insrsid15929202\charrsid10909122  }{
\i\fs20\insrsid15929202\charrsid8992523 name}{\fs20\insrsid8992523  can cause contention}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Bus: }{\fs20\insrsid10226500 O}{\fs20\insrsid15929202\charrsid10909122 ne }{\fs20\insrsid15929202\charrsid10909122 hot }{\fs20\insrsid8992523 
mux can not be used for bus connection between modules}{\fs20\insrsid4789899  net }{\i\fs20\insrsid4789899\charrsid4789899 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Unsupported }{\fs20\insrsid15929202\charrsid10909122 type }{\fs20\insrsid15929202\charrsid10909122 
instance type used for tristate}{\fs20\insrsid14237230  }{\i\fs20\insrsid14237230\charrsid14237230 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Incorrect continuous assign statement for tristate gate}{\fs20\insrsid14237230  }{
\i\fs20\insrsid14237230\charrsid14237230 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Constant }{\fs20\insrsid15929202\charrsid10909122 (constiznt) }{\fs20\insrsid15929202\charrsid10909122 
assigned to multi-driven net}{\fs20\insrsid7566958  }{\i\fs20\insrsid7566958\charrsid7566958 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Tristate: }{\fs20\insrsid15929202\charrsid10909122 Unsupported expression type }{\i\fs20\insrsid15929202\charrsid7566958 type}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 for tristate
\par }{\fs20\insrsid10226500 Design }{\fs20\insrsid13894098 error: }{\fs20\insrsid10226500 Contention: }{\fs20\insrsid15929202\charrsid10909122 Incompatible drivers for }{\i\fs20\insrsid15929202\charrsid7566958 netname}{\fs20\insrsid15929202\charrsid10909122 

\par }{\fs20\insrsid10226500 Design error: Contention: }{\fs20\insrsid15929202\charrsid10909122 Multiple drive net partially overlap
\par }{\fs20\insrsid10226500 Design error: Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Unsupported component type driving }{\fs20\insrsid15929202\charrsid10909122 net }{\fs20\insrsid15929202\charrsid10909122 drives }{
\fs20\insrsid15929202\charrsid10909122 net }{\fs20\insrsid96329 connected }{\fs20\insrsid15929202\charrsid10909122 to multi-driven net
\par }{\fs20\insrsid10226500 Design error: Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Incompatible driver driving tandem net }{\i\fs20\insrsid15929202\charrsid7566958 net}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 drives }{\fs20\insrsid96329 net }{\fs20\insrsid15929202\charrsid10909122 connected to multi-driven net}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid10226500 Design error: Multi driven bus: }{\fs20\insrsid15929202\charrsid10909122 Unsupported }{\fs20\insrsid15929202\charrsid10909122 LHS }{\fs20\insrsid15929202\charrsid10909122 concatenation in multi-drive 'device
\par }{\fs20\insrsid10226500 Design error: Multi driven bus: }{\fs20\insrsid10226500 Bus}{\fs20\insrsid15929202\charrsid10909122  has too many drivers.
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid8849118  error: }{\fs20\insrsid15929202\charrsid10909122 bus index }{\fs20\insrsid15929202\charrsid10909122 integer }{\fs20\insrsid15929202\charrsid10909122 of }{
\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122  for variable }{\i\fs20\insrsid8849118 nam}{\i\fs20\insrsid15929202\charrsid8849118 e}{\i\fs20\insrsid8849118  }{\fs20\insrsid8849118\charrsid8849118 out of range}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid10226500  err}{\fs20\insrsid8849118 or:}{\fs20\insrsid8849118  }{\fs20\insrsid15929202\charrsid10909122 bus }{\fs20\insrsid1921130\charrsid10909122 part select}{
\fs20\insrsid15929202\charrsid10909122  for variable }{\i\fs20\insrsid4410934 name}{\i\fs20\insrsid8849118  }{\fs20\insrsid8849118\charrsid8849118 out of range}{\i\fs20\insrsid96329\charrsid4410934 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid10226500  error: }{\fs20\insrsid15929202\charrsid10909122 bus }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid16384543 index }{\fs20\insrsid16384543  }{\i\fs20\insrsid15929202\charrsid16384543 integer}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 out of }{\fs20\insrsid16384543 range}{
\fs20\insrsid15929202\charrsid10909122  for variable }{\i\fs20\insrsid4410934 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid10226500 Dimension error: }{\fs20\insrsid16384543 memory  }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid16384543 index}{
\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid16384543 integer}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 out }{\fs20\insrsid16384543 range }{\fs20\insrsid96329 for }{
\fs20\insrsid15929202\charrsid10909122 memory}{\fs20\insrsid16384543  }{\i\fs20\insrsid16384543 name}{\i\fs20\insrsid15929202\charrsid16384543 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 HID}{\fs20\insrsid4410934 :}{\fs20\insrsid8609522  }{\i\fs20\insrsid4410934 hid}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid4410934 name }{\fs20\insrsid4410934 
reference not found}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4656049 {\fs20\insrsid4656049 Syntax error: Module instance: module }{\i\fs20\insrsid4656049\charrsid4656049 name}{\fs20\insrsid4656049\charrsid10909122  }{\fs20\insrsid4656049 does not exist}{
\fs20\insrsid4656049\charrsid96329 
\par }{\fs20\insrsid4656049 Syntax error: HID: module instance }{\i\fs20\insrsid4656049\charrsid4656049 name}{\fs20\insrsid4656049\charrsid10909122  }{\fs20\insrsid4656049 in HID}{\fs20\insrsid4656049\charrsid10909122  }{\fs20\insrsid4656049 does not exist }{
\fs20\insrsid4656049\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax}{\fs20\insrsid16384543  error: File: cannot }{\fs20\insrsid15929202\charrsid10909122 open filt}{\fs20\insrsid16384543 er specification file }{
\i\fs20\insrsid16384543 filename}{\i\fs20\insrsid15929202\charrsid16384543 
\par }{\fs20\insrsid16384543 Syntax error: HID: }{\fs20\insrsid16384543 module }{\i\fs20\insrsid16384543 modulename }{\fs20\insrsid16384543 found  in path }{\i\fs20\insrsid16384543 path }{\fs20\insrsid16384543 i}{\fs20\insrsid96329 n the des}{
\fs20\insrsid15929202\charrsid10909122 ign
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16384543 Preprocessor: }{\fs20\insrsid96329 Recursive INCLUDE file }{\i\fs20\insrsid96329\charrsid96329 filename}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16384543 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16384543 Dimension: select for memory }{\i\fs20\insrsid16384543 memoryname }{\fs20\insrsid16384543\charrsid16384543 missing}{\i\fs20\insrsid15929202\charrsid16384543 
\par }{\fs20\insrsid16384543 
\par Syntax error: Dimension: }{\fs20\insrsid15929202\charrsid10909122 ind}{\fs20\insrsid96329 ex <index> }{\fs20\insrsid16384543 out of bounds for memory }{\i\fs20\insrsid16384543\charrsid16384543 memory_n}{\i\fs20\insrsid96329\charrsid16384543 am}{
\i\fs20\insrsid15929202\charrsid16384543 e}{\fs20\insrsid15929202\charrsid10909122 . }{\fs20\insrsid16384543 Range:: [}{\fs20\insrsid10909122 in}{\fs20\insrsid15929202\charrsid10909122 dex }{\fs20\insrsid15929202\charrsid10909122 : }{
\fs20\insrsid15929202\charrsid10909122 index}{\fs20\insrsid16384543 ]}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16384543 Dimension: }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid16384543  [index:index] out of bounds }{\fs20\insrsid96329 for net }{\i\fs20\insrsid96329\charrsid16384543 net}{
\fs20\insrsid96329 . }{\fs20\insrsid16384543 Range::}{\fs20\insrsid16384543\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 [index }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid15929202\charrsid10909122 index]
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16384543 Dimension: }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid16384543  [index.:index] r}{\fs20\insrsid15929202\charrsid10909122 eg }{\i\fs20\insrsid15929202\charrsid16384543 reg
}{\fs20\insrsid16384543 . Range::}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 [index: index]
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8342682 State}{\fs20\insrsid16384543 ment}{\fs20\insrsid96329 : }{\fs20\insrsid16384543 Illegal type }{\i\fs20\insrsid16384543 type }{\fs20\insrsid96329 can only accept net, reg, }{
\fs20\insrsid15929202\charrsid10909122 memory
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid16384543 : }{\fs20\insrsid16384543 Ill}{\fs20\insrsid15929202\charrsid10909122 egal token in }{\fs20\insrsid1921130\charrsid10909122 part select}{
\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid8457916 token}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid341396 : }{\fs20\insrsid15929202\charrsid10909122 Incomplete }{\fs20\insrsid1921130\charrsid10909122 part select}{\fs20\insrsid8457916  specification}{
\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid8457916\charrsid8457916 part_}{\i\fs20\insrsid1921130\charrsid8457916 select}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid341396 {\fs20\insrsid341396 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid341396 : }{\fs20\insrsid341396 Missing }{\fs20\insrsid341396\charrsid10909122 index in part select}{
\fs20\insrsid341396 : }{\i\fs20\insrsid341396\charrsid8457916 part_select}{\fs20\insrsid341396\charrsid10909122 
\par }{\fs20\insrsid341396 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid341396 : I}{\fs20\insrsid341396\charrsid10909122 llegal index in part select}{\fs20\insrsid341396 : }{\i\fs20\insrsid341396\charrsid8457916 part_select}{
\fs20\insrsid341396\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Negative index in }{\fs20\insrsid1921130\charrsid10909122 part select}{
\fs20\insrsid15929202\charrsid10909122  not allowed: index
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16520231 File: }{\fs20\insrsid15929202\charrsid10909122 filter specification file }{\fs20\insrsid16520231 name is missing}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16520231 HID: }{\fs20\insrsid16520231 Hierarchical ID }{\i\fs20\insrsid16520231 hid}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid16520231 path contains a  }{
\fs20\insrsid15929202\charrsid10909122 function
\par }{\fs20\insrsid13894098 Syntax error:}{\fs20\insrsid8735725  Clock: }{\fs20\insrsid15929202\charrsid10909122 expre}{\fs20\insrsid8735725 ssion subject to }{\fs20\insrsid15929202\charrsid10909122 different clock phases
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8735725 Clock: }{\fs20\insrsid15929202\charrsid10909122 No clock source specified}{\fs20\insrsid8735725  clock }{\i\fs20\insrsid8735725 clock_name}{\i\fs20\insrsid15929202\charrsid8735725 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8735725 Clock: }{\fs20\insrsid15929202\charrsid10909122 Merge clock phases: }{\fs20\insrsid15929202\charrsid10909122 (clock }{\fs20\insrsid15929202\charrsid10909122 A-phase) vs }{
\fs20\insrsid15929202\charrsid10909122 (clock }{\fs20\insrsid15929202\charrsid10909122 B-phase) Path}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 for }{\fs20\insrsid15929202\charrsid10909122 (clock }{
\fs20\insrsid15929202\charrsid10909122 A-phase)
\par }{\fs20\insrsid13894098 Syntax error:}{\fs20\insrsid8735725 .}{\fs20\insrsid8921074 Data loop: }{\fs20\insrsid13838805\charrsid10909122 combinational}{\fs20\insrsid15929202\charrsid10909122  logic loop in data logic
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8921074 Data loop: }{\fs20\insrsid8735725 c}{\fs20\insrsid13838805\charrsid10909122 ombinational}{\fs20\insrsid15929202\charrsid10909122  logic loop in data logic with Latch Buffer:
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8735725 Clock: }{\fs20\insrsid15929202\charrsid10909122 Gated clock }{\i\fs20\insrsid15929202\charrsid8735725 clock}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid8735725 is connected to}{
\fs20\insrsid15929202\charrsid10909122  both clock and data logic
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8543067 Clock: unable to continue trace of clock in clock tree which}{\fs20\insrsid96329  cause}{\fs20\insrsid8543067 s the clock to merge with the }{\fs20\insrsid15929202\charrsid10909122 data signals

\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8543067 Sequential: latch connected to latch in loop}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8543067 Clock: }{\fs20\insrsid1786018 Clock tree analysis can not analyze the }{\fs20\insrsid15929202\charrsid10909122 gated clock }{\fs20\insrsid8543067 type }{\i\fs20\insrsid8543067 type}{
\i\fs20\insrsid15929202\charrsid8543067 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15556715 Clock: Cannot find the }{\fs20\insrsid15929202\charrsid10909122 clock source }{\i\fs20\insrsid15929202\charrsid6439277 clock}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid6439277 Clock: }{\fs20\insrsid15929202\charrsid10909122 Clock pin }{\fs20\insrsid15929202\charrsid10909122 'pin' }{\fs20\insrsid15929202\charrsid10909122 is not }{\fs20\insrsid2886065 driven by a clo}{
\fs20\insrsid96329 ck tree through }{\fs20\insrsid15929202\charrsid10909122 combi}{\fs20\insrsid16134243 national gates (there must be }{\fs20\insrsid15929202\charrsid10909122 combinational path}{\fs20\insrsid96329  }{
\fs20\insrsid15929202\charrsid10909122 from a clock source to }{\i\fs20\insrsid16134243 clock_name. }{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15556715 the user must identify generated clocks by using }{\fs20\insrsid15556715 a \'93cslc_}{
\fs20\insrsid15556715\charrsid10909122 ge}{\fs20\insrsid15556715 n_clk}{\fs20\insrsid15556715\charrsid10909122  }{\fs20\insrsid15556715 <clock_name>\'94 }{\fs20\insrsid15556715\charrsid10909122 directive }{\fs20\insrsid15556715 the endpoint of  }{
\fs20\insrsid15556715\charrsid10909122 generated clocks}{\fs20\insrsid15556715 . The end point is the }{\fs20\insrsid13894098  }{\fs20\insrsid15556715 end point of the }{\fs20\insrsid15929202\charrsid10909122 combinational }{\fs20\insrsid15556715 
path from a clock source to a combinational gate.}{\fs20\insrsid15929202\charrsid13308701 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid16134243 Clock: }{\fs20\insrsid15929202\charrsid10909122 clock net coming from sequential logic }{\fs20\insrsid16134243 driver name }{\i\fs20\insrsid16134243 name}{
\i\fs20\insrsid15929202\charrsid16134243 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1666434 Clock: }{\fs20\insrsid1666434 Merged clock and data logic. }{\fs20\insrsid15929202\charrsid10909122 A }{\fs20\insrsid1666434 gate is connected to both a }{\fs20\insrsid15929202\charrsid10909122 
clock signal and }{\fs20\insrsid1666434 a data signal}{\fs20\insrsid15929202\charrsid10909122 .}{\fs20\insrsid1666434  Clock and data signals cannot be connected to the same combinational gate. Do you need t
o use a gated clock directive to specify a gated clock?}{\fs20\insrsid3889096  }{\fs20\insrsid3889096 End point }{\i\fs20\insrsid3889096 name}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1666434 Data loop: }{\fs20\insrsid15929202\charrsid10909122 Component loop}{\fs20\insrsid13308701  }{\fs20\insrsid15929202\charrsid10909122 Meaning: A }{\fs20\insrsid1666434 
combinational loop was detected }{\fs20\insrsid1666434 which involves a }{\fs20\insrsid15929202\charrsid10909122  split }{\fs20\insrsid1666434 vector which is part of a combinational loop}{\fs20\insrsid15929202\charrsid10909122 .}{\fs20\insrsid3889096  }{
\fs20\insrsid3889096 starting point }{\i\fs20\insrsid3889096 name}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid1666434 Data loop: }{\fs20\insrsid15929202\charrsid10909122 component loop detected}{\fs20\insrsid96329  }{\i\fs20\insrsid96329\charrsid96329 loop path}{\i\fs20\insrsid3889096  }{\fs20\insrsid3889096 
starting point }{\i\fs20\insrsid3889096 name}{\fs20\insrsid15929202\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid1666434 {\fs20\insrsid1666434 Syntax error: Data loop: }{\fs20\insrsid1666434\charrsid10909122 Irregular latch in }{\fs20\insrsid1666434 combinational }{\fs20\insrsid1666434\charrsid10909122 
loop}{\fs20\insrsid3889096 . }{\fs20\insrsid3889096\charrsid10909122 An }{\fs20\insrsid3889096\charrsid10909122 irregular latch is a latch}{\fs20\insrsid3889096  }{\fs20\insrsid3889096\charrsid10909122 that can be open continuously for the entire }{
\fs20\insrsid3889096\charrsid10909122 cycle.}{\fs20\insrsid3889096  One latch in the loop must be closed at some point during the clock cycle.}{\fs20\insrsid1666434\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid1666434 Syntax error: Data loop: }{\fs20\insrsid1666434\charrsid10909122 Irregular latch in }{\fs20\insrsid1666434 component }{\fs20\insrsid1666434\charrsid10909122 loop}{
\fs20\insrsid3889096 . }{\fs20\insrsid3889096\charrsid10909122 An }{\fs20\insrsid3889096\charrsid10909122 irregular latch is a latch}{\fs20\insrsid3889096  }{\fs20\insrsid3889096\charrsid10909122 that can be open continuously for the entire }{
\fs20\insrsid3889096\charrsid10909122 cycle.}{\fs20\insrsid3889096  One latch in the loop must be closed at some point during the clock cycle. }{\fs20\insrsid3889096 starting point }{\i\fs20\insrsid3889096 name}{\fs20\insrsid3889096 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid3889096 Data loop: }{\fs20\insrsid3889096\charrsid10909122 irregular latch }{\fs20\insrsid3889096  in component loop starting point }{\i\fs20\insrsid3889096 name}{
\i\fs20\insrsid15929202\charrsid3889096 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8921074 Clock: mux output is }{\fs20\insrsid8921074\charrsid10909122 used as a clock}{\fs20\insrsid8921074 .}{\fs20\insrsid8921074\charrsid10909122  }{\fs20\insrsid8921074 
Either the mux select or al of  the mux inputs }{\fs20\insrsid96329 must be driven by }{\fs20\insrsid8921074 a }{\fs20\insrsid96329 gated }{\fs20\insrsid15929202\charrsid10909122 c}{\fs20\insrsid8921074 lock}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8921074 Clock: }{\fs20\insrsid15929202\charrsid10909122 Generated clock }{\i\fs20\insrsid8921074 clock}{\fs20\insrsid8921074  }{\fs20\insrsid15929202\charrsid10909122 is self -clocked.
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid8921074 Clock: }{\fs20\insrsid13838805\charrsid10909122 Combinational}{\fs20\insrsid15929202\charrsid10909122  logic loop in clock tree}{\fs20\insrsid8921074  start point }{
\i\fs20\insrsid8921074\charrsid8921074 name}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid15929202\charrsid10909122 Clock enable }{\i\fs20\insrsid8921074 name}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid96329 is a generated clock}{\fs20\insrsid8921074  }{\i\fs20\insrsid8921074 
clock_name}{\i\fs20\insrsid15929202\charrsid8921074 
\par }{\fs20\insrsid13894098 Syntax error: }{\fs20\insrsid9986920\charrsid10909122 Clock }{\fs20\insrsid15929202\charrsid10909122 Generated clock }{\i\fs20\insrsid9986920 clock_name }{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 has more than one driver}{\fs20\insrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Delay: Found gate delay which are not allowed}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Delay: Found delay in c}{\fs20\insrsid15929202\charrsid10909122 ontinuous assignment}{\fs20\insrsid12977299  which are not allowed}{\fs20\insrsid15929202\charrsid10909122  
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Delay: Delay: Ignoring d}{\fs20\insrsid15929202\charrsid10909122 elay specific}{\fs20\insrsid12977299 ation in net declaration}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Delay: Delay: Ignoring delay}{\fs20\insrsid15929202\charrsid10909122  b}{\fs20\insrsid12977299 efore statement}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid12977299 Syntax Error: Cycle Based:}{\fs20\insrsid8609522  }{\fs20\insrsid15929202\charrsid10909122 spec}{\fs20\insrsid12977299 ify blocks are not supported}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid5789079 Warning: Numeric: }{\fs20\insrsid15929202\charrsid10909122 Found }{\fs20\insrsid15929202\charrsid10909122 x }{\fs20\insrsid15929202\charrsid10909122 and/or z value in number literal}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 Expression: }{\fs20\insrsid15929202\charrsid10909122 Use of operator }{\fs20\insrsid15929202\charrsid10909122 === }{\fs20\insrsid15929202\charrsid10909122 detected
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 Expression: }{\fs20\insrsid15929202\charrsid10909122 Use of operator }{\fs20\insrsid15929202\charrsid10909122 !== }{\fs20\insrsid15929202\charrsid10909122 detected}{
\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid5789079 Warning: Expression: }{\fs20\insrsid15929202\charrsid10909122 Illegal parameter value
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 module}{\fs20\insrsid5789079  not defined}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 CSL Memory: }{\fs20\insrsid15929202\charrsid10909122 Unknown lat}{\fs20\insrsid5789079 ch type in latch-array declaration}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 CSL Memory: }{\fs20\insrsid5789079 Latch t}{\fs20\insrsid5789079 ype missing }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid5789079 in latch-array}{\fs20\insrsid5789079\charrsid5789079  }{
\fs20\insrsid5789079 declaration}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 CSL Memory: C}{\fs20\insrsid15929202\charrsid10909122 lock }{\fs20\insrsid5789079 name missing }{\fs20\insrsid15929202\charrsid10909122 in latch-array directive}{\fs20\insrsid5789079\charrsid5789079 
 }{\fs20\insrsid5789079 declaration}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 PLI: }{\fs20\insrsid15929202\charrsid10909122 User system task }{\i\fs20\insrsid15929202\charrsid5789079 task}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid5789079 
is not listed in PLI table}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 Clock: C}{\fs20\insrsid5789079\charrsid10909122 lock glitch design rule checking}{\fs20\insrsid5789079  f}{\fs20\insrsid7632777\charrsid7632777 ound}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid5789079 the following }{\fs20\insrsid15929202\charrsid10909122 unsupported gated clock logic type}{\i\fs20\insrsid7632777\charrsid7632777  type}{\fs20\insrsid15929202\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid5789079 {\fs20\insrsid5789079 Warning: Preprocessor: }{\fs20\insrsid5789079\charrsid10909122 Cannot open include file }{\i\fs20\insrsid5789079\charrsid5789079 name}{
\fs20\insrsid5789079\charrsid5789079 , file does not exist}{\fs20\insrsid5789079\charrsid10909122 
\par }{\fs20\insrsid5789079 Warning: Preprocessor: }{\fs20\insrsid5789079\charrsid10909122 Cannot open include file }{\i\fs20\insrsid5789079\charrsid5789079 name}{\fs20\insrsid5789079 , file does not have read permission}{\fs20\insrsid5789079\charrsid10909122 

\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid5789079 Instantiation: }{\fs20\insrsid15929202\charrsid10909122 Missing module instance name: this syntax is an error}{\fs20\insrsid96329 
 }{\fs20\insrsid15929202\charrsid10909122 according to }{\fs20\insrsid15929202\charrsid10909122 IEEE }{\fs20\insrsid15929202\charrsid10909122 1364-1995 }{\fs20\insrsid5789079 but is allowed by commercial Verilog}{\fs20\insrsid96329  }{
\fs20\insrsid15929202\charrsid10909122 compilers
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid5789079 {\fs20\insrsid5789079 Warning: Synthesis directives: Ignored a synopsis case directive which is not applied to a case statement}{\fs20\insrsid5789079\charrsid10909122 
\par }{\fs20\insrsid5789079 Warning: Synthesis directives: Ignored a synopsis case directive which is }{\fs20\insrsid3692450 is missing the end<directive>}{\fs20\insrsid5789079\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid15929202\charrsid10909122 Misplaced }{\fs20\insrsid10909122 CSLC}{\fs20\insrsid15929202\charrsid10909122  directive ignored
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Command line: }{\fs20\insrsid15929202\charrsid10909122 Cannot use +librescan }{\fs20\insrsid96329 when +liborder has already been }{\fs20\insrsid15929202\charrsid10909122 specified
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Command line: }{\fs20\insrsid15929202\charrsid10909122 Cannot use +liborder when +librescan has already been}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 specified
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 Attempt to 'undef a nonexistent macro }{\i\fs20\insrsid3692450 name }{\i\fs20\insrsid15929202\charrsid3692450 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 System task: }{\fs20\insrsid10909122 CSLC}{\fs20\insrsid3692450  converts}{\fs20\insrsid8609522  }{\fs20\insrsid3692450 the system task $realtime return value to}{
\fs20\insrsid15929202\charrsid10909122  an integer
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Cycle based: }{\fs20\insrsid15929202\charrsid10909122 mintypmax e}{\fs20\insrsid3692450 xpressions are not supported}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Expression: }{\fs20\insrsid15929202\charrsid10909122 Repetition multiplier in concatenation is not a constant}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 expression
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Numeric: Number of digits exceeds the width in a sized number
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Comment: /* comment missing closing */}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Function: }{\fs20\insrsid15929202\charrsid10909122 Function }{\i\fs20\insrsid3692450 name}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 
is not being used in an expression
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Parameter: }{\fs20\insrsid15929202\charrsid10909122 Parameter select width }{\fs20\insrsid15929202\charrsid10909122 > }{\fs20\insrsid15929202\charrsid10909122 32. }{\fs20\insrsid3692450 The }{
\fs20\insrsid3692450 value}{\fs20\insrsid15929202\charrsid10909122  is }{\fs20\insrsid3692450 OS and }{\fs20\insrsid3692450 platform}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 dependent
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 CSLC directive: Clock directive not applied to design. Could not find clock}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Loop: }{\fs20\insrsid15929202\charrsid10909122 Loop bounds are calculated to be }{\fs20\insrsid3692450 integer }{\i\fs20\insrsid3692450 integer}{\fs20\insrsid15929202\charrsid10909122 , }{
\fs20\insrsid15929202\charrsid10909122 check that}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 this is }{\fs20\insrsid15929202\charrsid10909122 correct}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Expression: }{\fs20\insrsid3692450\charrsid10909122 expression in lhs of assignment}{\fs20\insrsid8609522  }{\fs20\insrsid3692450 contains a variable bi}{\fs20\insrsid15929202\charrsid10909122 t }{
\fs20\insrsid3692450 select
\par Warning: Loop: loop bounds}{\fs20\insrsid8609522  }{\fs20\insrsid3692450 are non-constant }{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Loop: }{\fs20\insrsid13308701 non-constant l}{\fs20\insrsid15929202\charrsid10909122 oop bo}{\fs20\insrsid3692450 und: }{\fs20\insrsid3692450\charrsid10909122 loop}{\fs20\insrsid3692450  }{
\fs20\insrsid3692450\charrsid10909122 contro}{\fs20\insrsid3692450 l variable initialization expression is not a }{\fs20\insrsid15929202\charrsid10909122 constant}{\fs20\insrsid3692450  expression}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid3692450 {\fs20\insrsid3692450 Warning: Loop: No}{\fs20\insrsid3692450\charrsid10909122 n-constant loop bou}{\fs20\insrsid3692450 nd: loop terminating expression}{
\fs20\insrsid3692450\charrsid10909122  }{\fs20\insrsid3692450 c}{\fs20\insrsid3692450\charrsid10909122 ould}{\fs20\insrsid3692450  }{\fs20\insrsid3692450\charrsid10909122 not be evaluated to a constant
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid3692450 Warning: Loop: No}{\fs20\insrsid3692450\charrsid10909122 n-constant loop bou}{\fs20\insrsid3692450 nd: }{\fs20\insrsid96329 initializing }{
\fs20\insrsid15929202\charrsid10909122 expression}{\fs20\insrsid3692450  reset by varia}{\fs20\insrsid3692450\charrsid10909122 ble}{\insrsid15929202\charrsid3692450 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3692450 Interface: }{\fs20\insrsid12745232\charrsid10909122 rnodule}{\fs20\insrsid12745232\charrsid10909122  }{\i\fs20\insrsid12745232\charrsid12745232 rnodule}{\fs20\insrsid8609522  }{\fs20\insrsid12745232 
o}{\fs20\insrsid15929202\charrsid10909122 utput port }{\i\fs20\insrsid15929202\charrsid12745232 port}{\fs20\insrsid12745232  }{\fs20\insrsid12745232 formal to actual wi}{\fs20\insrsid12745232\charrsid10909122 dth}{\fs20\insrsid8609522  }{
\fs20\insrsid13308701 mi}{\fs20\insrsid12745232 s}{\fs20\insrsid13308701 m}{\fs20\insrsid15929202\charrsid10909122 atch}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4924161 Sensitivity list: }{\fs20\insrsid96329 Incomplete sensitivity list: }{\i\fs20\insrsid96329 name }{\fs20\insrsid96329 i}{\fs20\insrsid15929202\charrsid10909122 s }{
\fs20\insrsid15929202\charrsid10909122 not }{\fs20\insrsid96329 i}{\fs20\insrsid15929202\charrsid10909122 n }{\fs20\insrsid96329 the sensitivity }{\fs20\insrsid15929202\charrsid10909122 list.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4924161 Sensitivity list: Edge sensitive process contains a d}{\fs20\insrsid15929202\charrsid10909122 ata pin }{\i\fs20\insrsid15929202\charrsid4924161 pin}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid4924161 in the sensitivity}{\fs20\insrsid15929202\charrsid10909122  list
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4924161 Case statement: }{\fs20\insrsid15929202\charrsid10909122 Assume a full case, neither 'default:' }{\fs20\insrsid15929202\charrsid10909122 nor }{\fs20\insrsid15929202\charrsid10909122 I / / }{
\fs20\insrsid96329 synopsys }{\fs20\insrsid15929202\charrsid10909122 full case' is detected.}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4924161 Sensitivity list: }{\fs20\insrsid15929202\charrsid10909122 Unsupported expression type }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid15929202\charrsid10909122 ' }{
\fs20\insrsid15929202\charrsid10909122 type' in sensitivity list }{\fs20\insrsid15929202\charrsid10909122 '1
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid1523269 System task: return variable }{\fs20\insrsid15929202\charrsid10909122 of u}{\fs20\insrsid1523269 ser system task is used as a RHS variable}{\fs20\insrsid1523269\charrsid12410798 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid1523269 Simulation result : }{\fs20\insrsid12410798\charrsid10909122 multiple in}{\fs20\insrsid12410798 itial blocks}{\fs20\insrsid8609522  }{\fs20\insrsid12410798 f}{\fs20\insrsid15929202\charrsid10909122 
orce }{\i\fs20\insrsid1523269 name}{\fs20\insrsid96329 . }{\fs20\insrsid1523269 U}{\fs20\insrsid1523269\charrsid10909122 npredic}{\fs20\insrsid1523269 t}{\fs20\insrsid1523269\charrsid10909122 able}{\fs20\insrsid1523269  simulation result 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid3756939 Instantiation: }{\fs20\insrsid12410798 module }{\i\fs20\insrsid12410798\charrsid12410798 module}{\fs20\insrsid12410798  instance }{\i\fs20\insrsid12410798 name }{\fs20\insrsid12410798 port}{
\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid12410798\charrsid12410798 port}{\fs20\insrsid12410798  }{\fs20\insrsid15929202\charrsid10909122 width mismat}{\fs20\insrsid12410798 ch, actual width: }{\i\fs20\insrsid12410798\charrsid12410798 
integer}{\fs20\insrsid12410798\charrsid12410798  }{\fs20\insrsid12410798 formal width: }{\i\fs20\insrsid12410798\charrsid12410798 integer}{\fs20\insrsid12410798 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8867405 Multi driven bus: }{\fs20\insrsid2442508 Multiple alway}{\fs20\insrsid15929202\charrsid10909122 s blocks drive name }{\i\fs20\insrsid8867405 name}{\i\fs20\insrsid3756939\charrsid8867405 
\par }{\fs20\insrsid8867405 Warning: Multi driven bus: }{\fs20\insrsid8867405\charrsid10909122 non-tri}{\fs20\insrsid8867405 -}{\fs20\insrsid8867405\charrsid10909122 state gate}{\fs20\insrsid8867405  drives multi-driven net}{\fs20\insrsid96329  }{
\fs20\insrsid3756939 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8867405 Multi driven bus: Bus }{\fs20\insrsid15929202\charrsid10909122 contention.
\par }{\fs20\insrsid8867405 Warning: Multi driven bus: Wired bus connected to pull up(s) and pull down(s)}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8867405 Multi driven bus: }{\fs20\insrsid8867405\charrsid10909122 multi-driven net}{\fs20\insrsid8609522  }{\fs20\insrsid8867405 driven by}{\fs20\insrsid8609522  }{\fs20\insrsid8867405 different driver types

\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8867405 Multi driven bus: Single module drives same multi driven net with }{\fs20\insrsid15929202\charrsid10909122 multiple tri}{\fs20\insrsid2442508 -}{\fs20\insrsid15929202\charrsid10909122 stat}{
\fs20\insrsid8867405 e drivers}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8867405 Multi driven bus: E}{\fs20\insrsid15929202\charrsid10909122 xpr}{\fs20\insrsid2442508 ession type }{\i\fs20\insrsid2442508 type }{\i\fs20\insrsid8867405 unsupported }{
\fs20\insrsid15929202\charrsid10909122 on }{\fs20\insrsid15929202\charrsid10909122 LHS }{\fs20\insrsid96329 in multi-driven net }{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid15929202\charrsid10909122  unsuppor}{\fs20\insrsid2442508 ted logic operation type }{\i\fs20\insrsid2442508 type}{
\fs20\insrsid15929202\charrsid10909122  during}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 clock tree analysis.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid15929202\charrsid10909122  unsupporte}{\fs20\insrsid96329 d gated clock logic type }{\i\fs20\insrsid7632777 type }{
\fs20\insrsid96329 during }{\fs20\insrsid15929202\charrsid10909122 clock tree analysis.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid15929202\charrsid10909122  unsupported logic expression type}{\fs20\insrsid16667802  }{\i\fs20\insrsid7632777\charrsid7632777 type}{
\fs20\insrsid15929202\charrsid10909122  during}{\fs20\insrsid96329  }{\fs20\insrsid2442508 clock tree analy}{\fs20\insrsid15929202\charrsid10909122 sis.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid2442508  unsupport}{\fs20\insrsid15929202\charrsid10909122 ed ga}{\fs20\insrsid96329 ted clock component type}{
\i\fs20\insrsid7632777\charrsid7632777  type}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 during clock tree analysis. }{\fs20\insrsid15929202\charrsid10909122 1}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid15929202\charrsid10909122 A }{\fs20\insrsid15929202\charrsid10909122 logic component clock pin is driven by unsupported clock }{\fs20\insrsid15929202\charrsid10909122 1}{
\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid10909122 logic gate.}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid15929202\charrsid10909122  complex gated clock }{\fs20\insrsid10909122 CSLC}{\fs20\insrsid96329  primitive 'primitive' }{
\fs20\insrsid15929202\charrsid10909122 during clock tree a}{\fs20\insrsid2442508 n}{\fs20\insrsid15929202\charrsid10909122 alysis.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: Multiplexer}{\fs20\insrsid15929202\charrsid10909122  both }{\fs20\insrsid2442508 the }{\fs20\insrsid15929202\charrsid10909122 sel}{\fs20\insrsid2442508 ect }{
\fs20\insrsid15929202\charrsid10909122 pin }{\fs20\insrsid15929202\charrsid10909122 and }{\fs20\insrsid15929202\charrsid10909122 i}{\fs20\insrsid2442508 npi11 are driven by gated clock. }{\fs20\insrsid15929202\charrsid10909122 
Notes: This warning now reports the path from }{\fs20\insrsid7632777\charrsid10909122 the path from the clock source to the in}{\fs20\insrsid7632777 put}{\fs20\insrsid7632777\charrsid10909122  pin }{\fs20\insrsid7632777 and }{
\fs20\insrsid15929202\charrsid10909122 the dock source to the }{\fs20\insrsid7632777 mux }{\fs20\insrsid15929202\charrsid10909122 sel}{\fs20\insrsid7632777 ect}{\fs20\insrsid15929202\charrsid10909122  p}{\fs20\insrsid7632777 in}{
\fs20\insrsid15929202\charrsid10909122 .}{\fs20\insrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid8867405 multiplexer}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 has one data pin driven by gated clock and the other}{\fs20\insrsid96329  }
{\fs20\insrsid15929202\charrsid10909122 data pin not driven by gated clock}{\fs20\insrsid8867405 . Output may be undefined.}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid2442508 Clock: }{\fs20\insrsid15929202\charrsid10909122 Unsupported gated clock type }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid15929202\charrsid10909122 type}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid7632777 Clock: }{\fs20\insrsid15929202\charrsid10909122 Unsupported }{\fs20\insrsid7632777 logic }{\fs20\insrsid15929202\charrsid10909122 instance in clock tree logic: }{\i\fs20\insrsid7632777 instance}{
\i\fs20\insrsid8609522  }{\i\fs20\insrsid7632777 name}{\i\fs20\insrsid15929202\charrsid7632777 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 Initialization}{\fs20\insrsid7632777 : }{\fs20\insrsid14908384 Initialization time}{\fs20\insrsid865875\charrsid10909122  domain }{\fs20\insrsid865875 contains an Invalid component type }{
\i\fs20\insrsid865875 type}{\fs20\insrsid7632777  }{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 Expression: }{\fs20\insrsid15929202\charrsid10909122 Logic operator has }{\fs20\insrsid15929202\charrsid10909122 integer }{\fs20\insrsid15929202\charrsid10909122 operands}{\fs20\insrsid14908384 
 instead of 1-bit operands}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Expression: }{\fs20\insrsid15929202\charrsid10909122 Unsupported expr}{\fs20\insrsid96329 ession }{\fs20\insrsid15929202\charrsid10909122 type }{\fs20\insrsid15929202\charrsid10909122 : }{
\fs20\insrsid15929202\charrsid10909122 type
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Expression: }{\fs20\insrsid96329 Unsupported operator }{\fs20\insrsid15929202\charrsid10909122 type }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid15929202\charrsid10909122 type
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12977299 Task: }{\fs20\insrsid15157218 U}{\fs20\insrsid15929202\charrsid10909122 ser s}{\fs20\insrsid12977299 ystem t}{\fs20\insrsid96329 ask }{\fs20\insrsid15157218 output port }{\fs20\insrsid96329 
drives non-sequential }{\fs20\insrsid15929202\charrsid10909122 logic component
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid6313726 C}{\fs20\insrsid15157218 lock: }{\fs20\insrsid865875 Use of unsupported g}{\fs20\insrsid15929202\charrsid10909122 ated clock type }{\i\fs20\insrsid865875 clock_}{\i\fs20\insrsid8609522  }{
\i\fs20\insrsid15157218 type}{\i\fs20\insrsid8609522  }{\fs20\insrsid96329 
\par }{\fs20\insrsid16742371 Warning:}{\fs20\insrsid8609522  }{\fs20\insrsid6313726 Clock: }{\fs20\insrsid15929202\charrsid10909122 The enable signal of a gated clock }{\fs20\insrsid6313726 logic may }{\fs20\insrsid865875 be asserted}{\fs20\insrsid6313726  }{
\fs20\insrsid96329 when the clock }{\fs20\insrsid865875 signal is inactive}{\fs20\insrsid15929202\charrsid10909122 .}{\fs20\insrsid865875 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid486707 Preprocessor: }{\fs20\insrsid15929202\charrsid10909122 Text macro redefined and replaced: }{\i\fs20\insrsid6313726 name}{\fs20\insrsid6313726 . }{\fs20\insrsid16742371 Previous }{
\fs20\insrsid15929202\charrsid10909122 definition: }{\fs20\insrsid5194157 filename, line number}{\i\fs20\insrsid5194157  }{\i\fs20\insrsid6313726 macro}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid6313726 name}{\fs20\insrsid9918909  }{
\fs20\insrsid15929202\charrsid10909122 New definition }{\fs20\insrsid15929202\charrsid10909122 : }{\fs20\insrsid5194157 filename, line number}{\i\fs20\insrsid5194157  macro}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid5194157 name}{
\fs20\insrsid15929202\charrsid9918909 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid486707 Function: }{\fs20\insrsid15929202\charrsid10909122 function dec}{\fs20\insrsid5194157 laration }{\i\fs20\insrsid5194157 name}{\i\fs20\insrsid486707  }{\fs20\insrsid486707 
already declareda s another type}{\i\fs20\insrsid15929202 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid5194157 Loop: }{\fs20\insrsid486707 The }{\fs20\insrsid15929202\charrsid10909122 l}{\fs20\insrsid5194157 oop control variable}{\fs20\insrsid486707  }{\i\fs20\insrsid486707 name }{\fs20\insrsid486707 
is one bit wide. Check the loop control variable declaration.}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid9919345 Gate: IEEE }{\fs20\insrsid9919345 1364-1995 error }{\fs20\insrsid9919345 output terminal }{\i\fs20\insrsid9919345 terminal }{\fs20\insrsid4874139 .T}{\fs20\insrsid9919345 
his will compile and simulate correctly on commercial verilog simulators}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid12928475 : }{\fs20\insrsid1921130\charrsid10909122 Part select}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid3763739 select}{
\fs20\insrsid15929202\charrsid10909122  on a }{\fs20\insrsid96329 vectored net may not be allowed }{\fs20\insrsid15929202\charrsid10909122 according to IEEE }{\fs20\insrsid15929202\charrsid10909122 1364-1995}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 List: }{\fs20\insrsid15929202\charrsid10909122 missing comma between }{\i\fs20\insrsid14908384\charrsid14908384 name}{\fs20\insrsid14908384  }{\fs20\insrsid15929202\charrsid10909122 and }{
\fs20\insrsid14908384\charrsid14908384 name}{\fs20\insrsid15929202\charrsid14908384 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid14908384 {\fs20\insrsid14908384 Warning: Sensitivity list: }{\fs20\insrsid14908384\charrsid10909122 Edge type of clock }{\fs20\insrsid14908384\charrsid10909122 clock }{\fs20\insrsid14908384 
is not specified}{\fs20\insrsid14908384\charrsid10909122 
\par }{\fs20\insrsid14908384 Warning: Sensitivity list: }{\fs20\insrsid14908384\charrsid10909122 Edge type of clock }{\fs20\insrsid14908384\charrsid10909122 clock }{\fs20\insrsid14908384 is }{\fs20\insrsid14908384 incorrect}{
\fs20\insrsid14908384\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 Sensitivity list: }{\fs20\insrsid15929202\charrsid10909122 expression type}{\i\fs20\insrsid7632777\charrsid7632777  type}{
\i\fs20\insrsid14908384  is unsupprted}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 Contention: }{\fs20\insrsid15929202\charrsid10909122 Output argument }{\i\fs20\insrsid14908384 arg }{\fs20\insrsid15929202\charrsid10909122 of user system task appears in }{\fs20\insrsid14908384 
RHS and is driven elsewhere
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14908384 Contention: Multiple initial blocks  f}{\fs20\insrsid15929202\charrsid10909122 orce }{\fs20\insrsid15929202\charrsid10909122 ' }{\fs20\insrsid12789410 na}{\fs20\insrsid14908384 rne'}{
\fs20\insrsid15929202\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid8342682 {\fs20\insrsid8342682 Warning: Contention: Net }{\i\fs20\insrsid8342682 name driven by m}{\fs20\insrsid8342682 ultiple always blocks}{\fs20\insrsid8342682\charrsid96329 
\par }{\fs20\insrsid8342682 Warning: Contention: Net }{\i\fs20\insrsid8342682 name driven by m}{\fs20\insrsid8342682 ultiple statements with in the same always}{\fs20\insrsid8342682\charrsid96329 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid8342682 Contention: }{\fs20\insrsid15929202\charrsid10909122 Multiply driven net}{\fs20\insrsid96329  driven by a non-tristate gate}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid9403232 Contention: Incompatible driver of type }{\i\fs20\insrsid9403232 type }{\fs20\insrsid9403232 driving }{\i\fs20\insrsid9403232\charrsid9403232 net_name}{\fs20\insrsid9403232 
 drives multi driven net of type }{\i\fs20\insrsid9403232 type }{\fs20\insrsid9403232 name }{\i\fs20\insrsid9403232 name}{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Multi driven: }{\fs20\insrsid9403232 a }{\fs20\insrsid9403232\charrsid10909122 single component }{\fs20\insrsid9403232  contains multiple tristate drivers }{\fs20\insrsid15929202\charrsid10909122 

\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Multi driven: Unsupported expression type}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid8923720 type}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 on }{\fs20\insrsid15929202\charrsid10909122 LHS }{\fs20\insrsid8923720 of net driver statement}{\fs20\insrsid96329  }{\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid15929202\charrsid10909122 Unsupported logic operation type}{\i\fs20\insrsid7632777\charrsid7632777  type}{\fs20\insrsid15929202\charrsid10909122 .}{
\fs20\insrsid15929202\charrsid96329 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid8923720\charrsid10909122 Unsupported }{\fs20\insrsid96329 gated clock logic type}{\fs20\insrsid15929202\charrsid10909122 .
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid8923720\charrsid10909122 Unsupported }{\fs20\insrsid15929202\charrsid10909122 logic expression type }{\i\fs20\insrsid8923720 op}{\i\fs20\insrsid15929202\charrsid8923720 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid8923720\charrsid10909122 Unsupported }{\fs20\insrsid15929202\charrsid10909122 ga}{\fs20\insrsid96329 ted clock component type}{\i\fs20\insrsid7632777\charrsid7632777  type}{
\fs20\insrsid15929202\charrsid10909122 .
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid8923720\charrsid10909122 by unsupported clock}{\fs20\insrsid8923720  }{\fs20\insrsid8923720\charrsid10909122 logic gate}{\fs20\insrsid8923720\charrsid10909122  }{
\fs20\insrsid8923720 a}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 log}{\fs20\insrsid8923720 ic component clock pin }{\i\fs20\insrsid8923720 pin}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: }{\fs20\insrsid7632777\charrsid7632777 Found}{\fs20\insrsid15929202\charrsid10909122  complex gated clock}{\fs20\insrsid8923720  }{\i\fs20\insrsid8923720  clock_name}{
\i\fs20\insrsid15929202\charrsid8923720 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock: The mux select pin and one or more mux input pins }{\fs20\insrsid15929202\charrsid10909122 are driven by gated clocks
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock:  Mux}{\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 has one data pin driv}{\fs20\insrsid96329 en by gated clock }{\i\fs20\insrsid8923720 clock_name }{
\fs20\insrsid96329 and the other }{\fs20\insrsid15929202\charrsid10909122 data pin }{\i\fs20\insrsid8923720 name }{\fs20\insrsid15929202\charrsid10909122 not driven by gated clock}{\fs20\insrsid8923720  }{\i\fs20\insrsid8923720 clock_name}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Clock:  Cannot analyze gated clock type}{\fs20\insrsid15929202\charrsid10909122  }{\i\fs20\insrsid15929202\charrsid8923720 type}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Simulator efficiency:  sensitivity list  contains an HID }{\i\fs20\insrsid8923720 hid_path }{\fs20\insrsid8923720 which}{\i\fs20\insrsid8923720   }{\fs20\insrsid10236100 will cause }{
\fs20\insrsid15929202\charrsid10909122 evaluation every cycle
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Sequential: Found unconventional always block}{\fs20\insrsid15929202\charrsid10236100 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid8923720 Sequential: }{\fs20\insrsid13046735 Always block cannot infer all outputs as latches }{\fs20\insrsid10236100 not all outp}{\fs20\insrsid13046735 uts can be inferred}{
\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 Sequential: }{\fs20\insrsid15929202\charrsid10909122 Candidate for special always
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 Clock: }{\fs20\insrsid15929202\charrsid10909122 Gated clock has more t}{\fs20\insrsid4915371 han 1 output pin}{\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4915371 {\fs20\insrsid4915371 Warning: Clock: No clock net found in}{\fs20\insrsid4915371\charrsid10909122  always block }{\fs20\insrsid4915371 with edge statement}{
\fs20\insrsid4915371\charrsid10236100 
\par }{\fs20\insrsid4915371 Warning: Clock: No clock net found in}{\fs20\insrsid4915371\charrsid10909122  always block }{\fs20\insrsid4915371 which can be inferred as a latch}{\fs20\insrsid4915371\charrsid10236100 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 File: Cannot open }{\fs20\insrsid15929202\charrsid10909122 statistics file }{\i\fs20\insrsid15929202\charrsid4915371 filename}{
\fs20\insrsid15929202\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4915371 {\fs20\insrsid4915371 Warning: Force: }{\fs20\insrsid4915371\charrsid10909122 force }{\i\fs20\insrsid4915371 name }{\fs20\insrsid4915371\charrsid10909122 statement}{\fs20\insrsid4915371 
  in the initial block and }{\fs20\insrsid4915371\charrsid10909122 there is no release statement.}{\fs20\insrsid4915371 for }{\i\fs20\insrsid4915371 name}{\i\fs20\insrsid4915371\charrsid4915371 
\par }{\fs20\insrsid4915371 Warning: Force: release }{\i\fs20\insrsid4915371 name }{\fs20\insrsid4915371\charrsid10909122 statement}{\fs20\insrsid4915371   in the and there is no force }{\fs20\insrsid4915371\charrsid10909122 statement.}{\fs20\insrsid4915371 
for }{\i\fs20\insrsid4915371 name}{\i\fs20\insrsid4915371\charrsid4915371 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 Contention: tristate }{\i\fs20\insrsid4915371 list_of_tristate_name }{\fs20\insrsid4915371 and }{
\fs20\insrsid15929202\charrsid10909122 non-tristate }{\i\fs20\insrsid4915371 list_of_names }{\fs20\insrsid15929202\charrsid10909122 drivers on net}{\fs20\insrsid15929202\charrsid10236100 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 Clock: Merged clock }{\i\fs20\insrsid4915371 clock_name }{\fs20\insrsid15929202\charrsid10909122 with latching point
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid4915371 Clock: }{\fs20\insrsid15929202\charrsid10909122 Merged clock domains}{\fs20\insrsid4915371  clock}{\fs20\insrsid12744815 s}{\fs20\insrsid4915371  }{\i\fs20\insrsid4915371 clock_name}{
\i\fs20\insrsid12744815 _list}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Sequential; }{\fs20\insrsid15929202\charrsid10909122 Irregular latch detected: La}{\fs20\insrsid12744815 tch may be transparent for longer}{\fs20\insrsid15929202\charrsid10909122  than one cvcle.

\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Clock: Clock domains merged nets unknown\'85}{\fs20\insrsid15929202\charrsid9918909 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Module interface: module }{\i\fs20\insrsid12744815 module }{\fs20\insrsid12744815 exceeds the maximum n}{\fs20\insrsid10236100 umber of ports. }{\fs20\insrsid15929202\charrsid10909122 (rlutnber }{
\fs20\insrsid15929202\charrsid10909122 read }{\fs20\insrsid15929202\charrsid10909122 / }{\fs20\insrsid15929202\charrsid10909122 trumber }{\fs20\insrsid15929202\charrsid10909122 write ports in use.)}{\fs20\insrsid12744815 
. Specify the port number threshold with the cslc directive csl_max_num_ports.}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid15929202\charrsid10909122 Detected a latching point
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Sequential: }{\fs20\insrsid15929202\charrsid10909122 Latch driven }{\fs20\insrsid15929202\charrsid10909122 by }{\fs20\insrsid15929202\charrsid10909122 both phases
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Merged clock phases clock }{\i\fs20\insrsid12744815 clock_name }{\fs20\insrsid12744815 phase }{\i\fs20\insrsid12744815 phase merged with}{\fs20\insrsid12744815\charrsid12744815  }{
\fs20\insrsid12744815 clock }{\i\fs20\insrsid12744815 clock_name }{\fs20\insrsid12744815 phase }{\i\fs20\insrsid12744815 phase merged}{\i\fs20\insrsid15929202\charrsid12744815 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Sequential: }{\fs20\insrsid15929202\charrsid10909122 Latch driven by clock logic}{\fs20\insrsid15929202\charrsid10236100 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815\charrsid10909122 Clock }{\fs20\insrsid12744815 : }{\fs20\insrsid15929202\charrsid10909122 Clock tree logic has }{\fs20\insrsid12744815  }{\i\fs20\insrsid12744815\charrsid12744815 integer}{
\fs20\insrsid15929202\charrsid10909122  }{\fs20\insrsid15929202\charrsid10909122 outputs}{\fs20\insrsid12744815  which exceeds the maximimum threshold for gated clock fan out}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Combinational logic depth: }{\fs20\insrsid15929202\charrsid10909122 Level exceeds }{\fs20\insrsid15929202\charrsid10909122 number
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid12744815 Clock: }{\fs20\insrsid15929202\charrsid10909122 Driver}{\fs20\insrsid12744815  of scan latch}{\fs20\insrsid15929202\charrsid10909122  clock }{\fs20\insrsid15929202\charrsid10909122 'clock' }{
\fs20\insrsid15929202\charrsid10909122 has }{\fs20\insrsid15929202\charrsid10909122 no domain.
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14774274 Topological sort: unable to sort }{\fs20\insrsid15929202\charrsid10909122 all }{\fs20\insrsid14774274 elements}{\fs20\insrsid10236100 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid1338893 Net: Inferred net }{\i\fs20\insrsid1338893 name }{\fs20\insrsid1338893 used in statement. Net not declared
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid1338893 Filter: D}{\fs20\insrsid15929202\charrsid10909122 uplicated }{\fs20\insrsid1338893 filter directive}{\i\fs20\insrsid1338893\charrsid1338893  cslc_msg_id}{\fs20\insrsid15929202\charrsid10909122 

\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid1338893 {\fs20\insrsid1338893 Warning: Filter: Unused filter directive }{\i\fs20\insrsid1338893\charrsid1338893 cslc_msg_id}{\fs20\insrsid1338893\charrsid10909122 
\par }{\fs20\insrsid1338893 Warning: Filter: I}{\fs20\insrsid1338893\charrsid10909122 llegal }{\fs20\insrsid1338893  }{\fs20\insrsid1338893\charrsid10909122 filter }{\fs20\insrsid1338893\charrsid1338893 directive}{\fs20\insrsid1338893  }{
\i\fs20\insrsid1338893\charrsid1338893 cslc_msg_id}{\fs20\insrsid1338893\charrsid10236100 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid10690969 Clock: clock }{\i\fs20\insrsid10690969\charrsid10690969 name}{\fs20\insrsid15929202\charrsid10909122  duplicated in multiple }{
\fs20\insrsid10690969 clock directives}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid1338893 Case statement: }{\fs20\insrsid15929202\charrsid10909122 Cas}{\fs20\insrsid1338893 e statement could be coded as a ternary expression}{\fs20\insrsid15929202\charrsid10909122 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid15929202\charrsid10909122 Component }{\fs20\insrsid16742371 with component loop }{\fs20\insrsid15929202\charrsid10909122 has }{\fs20\insrsid15929202\charrsid10909122 been }{\fs20\insrsid16742371 
automatically }{\fs20\insrsid15929202\charrsid10909122 split
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid14774274 Clock: }{\fs20\insrsid15929202\charrsid10909122 Cannot locate the clock net }{\i\fs20\insrsid15929202\charrsid10236100 clock}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 in design
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid15929202\charrsid10909122 Signal }{\i\fs20\insrsid10236100\charrsid10236100 signal}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid10236100\charrsid10236100 name}{\fs20\insrsid15929202\charrsid10909122  }{
\fs20\insrsid15929202\charrsid10909122 does not exist in the design
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid9918909 {\fs20\insrsid16742371 Warning: }{\fs20\insrsid13194690 Filter: }{\fs20\insrsid9918909 Filter }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 not found. Filter }{
\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 is unused.}{\fs20\insrsid9918909\charrsid10236100 
\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid13194690 Filter: }{\fs20\insrsid9918909 Filter }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 can not be filtered. Filter }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 is unused.

\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid9918909 Error }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 not found. Error }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 is unused.}{\fs20\insrsid9918909\charrsid10236100 

\par }{\fs20\insrsid16742371 Warning: }{\fs20\insrsid9918909 Error }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 can not be errored. Error }{\i\fs20\insrsid13194690 cslc_msg_id }{\fs20\insrsid9918909 is unused.
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid15929202 {\fs20\insrsid14774274 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid14774274 Syntax error: Function: undefined }{\fs20\insrsid15292341  }{\fs20\insrsid14774274\charrsid9634565 function}{
\fs20\insrsid14774274\charrsid14774274  }{\i\fs20\insrsid14774274\charrsid14774274 function}{\fs20\insrsid3763739 
\par }{\fs20\insrsid14774274 Syntax error: Task: undefined}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 task}{\fs20\insrsid14774274  }{\i\fs20\insrsid14774274\charrsid14774274 task}{\fs20\insrsid9634565\charrsid9634565  
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 equality}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 operator == 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 deassign}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 statement 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error}{\fs20\insrsid14028570 : U}{\fs20\insrsid9634565\charrsid9634565 nsy}{\fs20\insrsid14028570 n}{\fs20\insrsid9634565\charrsid9634565 thesizable}{\fs20\insrsid14028570 :}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 defparam 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 control 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 event}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 control 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 time}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 declaration 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 wait}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 statement 
\par }{\fs20\insrsid14774274 Syntax error: Preprocessor}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid14774274 command line }{\fs20\insrsid9634565\charrsid9634565 argument}{\fs20\insrsid15292341  }{\fs20\insrsid14774274 used }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 define 
\par }{\fs20\insrsid14774274 Syntax error: Experssion}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 use}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 single}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 bit}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 constat 
\par }{\fs20\insrsid14774274 Syntax error: Numerics}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 divide}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 by}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 zero 
\par }{\fs20\insrsid14774274 Syntax error: S}{\fs20\insrsid9634565\charrsid9634565 ensitivity}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 list}{\fs20\insrsid14774274 : variable }{\i\fs20\insrsid14774274 name}{\fs20\insrsid14774274  }{
\fs20\insrsid9634565\charrsid9634565 modified }{\fs20\insrsid14774274 in sense list
\par Syntax error: S}{\fs20\insrsid14774274\charrsid9634565 ensitivity}{\fs20\insrsid14774274  }{\fs20\insrsid14774274\charrsid9634565 list}{\fs20\insrsid14774274 : }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid15292341  }{
\i\fs20\insrsid14774274 name }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 list}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 used}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 block 
\par }{\fs20\insrsid14774274 Syntax error: Numerics}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid14774274 va}{\fs20\insrsid9634565\charrsid9634565 riable}{\fs20\insrsid14774274  }{\i\fs20\insrsid14774274 name}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 modulus}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 by}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 zero }{\fs20\insrsid3763739 
\par }{\fs20\insrsid14774274 Syntax error: Net: }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid15292341  }{\i\fs20\insrsid14774274 name }{\fs20\insrsid9634565\charrsid9634565 never}{\fs20\insrsid15292341  }{\fs20\insrsid14774274 assigned}{
\fs20\insrsid3763739 
\par }{\fs20\insrsid14774274 Syntax error: Block}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid15292341  }{\i\fs20\insrsid14774274 name }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }
{\fs20\insrsid14774274 assign}{\fs20\insrsid9634565\charrsid9634565 ed}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid14774274 all branches}{\fs20\insrsid3763739 
\par }{\fs20\insrsid14774274 Syntax error: S}{\fs20\insrsid14774274\charrsid9634565 ensitivity}{\fs20\insrsid14774274  }{\fs20\insrsid14774274\charrsid9634565 list}{\fs20\insrsid14774274 : }{\fs20\insrsid15292341 RHS }{\fs20\insrsid9634565\charrsid9634565 
variable not}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 list
\par }{\fs20\insrsid14774274 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid14774274 : }{\fs20\insrsid3763739\charrsid3763739  }{\fs20\insrsid14774274 part select }{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 index}{
\fs20\insrsid15292341  }{\fs20\insrsid14774274 or}{\fs20\insrsid9634565\charrsid9634565 der}{\fs20\insrsid15292341  }{\fs20\insrsid14774274 reversed [index:index]}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid14774274 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid1123245 : }{\fs20\insrsid1123245\charrsid3763739  }{\fs20\insrsid9634565\charrsid9634565 vector}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 index}{
\fs20\insrsid15292341  }{\i\fs20\insrsid1123245 index }{\fs20\insrsid1123245 exceeds the size of the vector. index }{\fs20\insrsid9634565\charrsid9634565 truncated 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax}{\fs20\insrsid1123245  error: P}{\fs20\insrsid9634565\charrsid9634565 arameter}{\fs20\insrsid1123245 :}{\fs20\insrsid9634565\charrsid9634565  }{\fs20\insrsid1123245 p}{\fs20\insrsid1123245\charrsid9634565 
arameter}{\fs20\insrsid1123245  }{\i\fs20\insrsid1123245 p}{\i\fs20\insrsid1123245\charrsid1123245 arameter}{\fs20\insrsid1123245  redefined}{\fs20\insrsid1123245\charrsid1123245 
\par }{\fs20\insrsid1123245 Syntax error: Net}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 reg}{\fs20\insrsid15292341  }{\i\fs20\insrsid1123245 reg_name}{\fs20\insrsid1123245 con}{\fs20\insrsid9634565\charrsid9634565 nnect}{
\fs20\insrsid1123245 ed}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 to}{\fs20\insrsid15292341  }{\fs20\insrsid1123245 instantiation }{\i\fs20\insrsid1123245 name }{\fs20\insrsid9634565\charrsid9634565 inout}{\fs20\insrsid15292341  }{
\i\fs20\insrsid1123245 port_name}{\i\fs20\insrsid9634565\charrsid1123245 
\par }{\fs20\insrsid1123245 Syntax error: Net}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid1123245 library does not contain }{\fs20\insrsid9634565\charrsid9634565 suppl}{\fs20\insrsid1123245 y}{\fs20\insrsid8609522  }{\fs20\insrsid1123245  }{
\i\fs20\insrsid1123245 name}{\i\fs20\insrsid1123245\charrsid1123245 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1123245 {\fs20\insrsid1123245 Syntax error: Compiler directive}{\fs20\insrsid1123245\charrsid3763739 : }{\fs20\insrsid1123245 found Synopsys comp}{
\fs20\insrsid1123245\charrsid9634565 iler}{\fs20\insrsid1123245  }{\fs20\insrsid1123245\charrsid9634565 directive 
\par }{\fs20\insrsid1123245 Syntax error: Compiler directive}{\fs20\insrsid1123245\charrsid3763739 : }{\fs20\insrsid1123245 found other comp}{\fs20\insrsid1123245\charrsid9634565 iler}{\fs20\insrsid1123245  }{\fs20\insrsid1123245\charrsid9634565 directive 

\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid1123245 Syntax error: system }{\fs20\insrsid1123245\charrsid9634565 call}{\fs20\insrsid1123245 : found}{\fs20\insrsid3763739\charrsid3763739  }{
\fs20\insrsid1123245 system}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 call }{\i\fs20\insrsid1123245 name}{\i\fs20\insrsid9634565\charrsid1123245 
\par }{\fs20\insrsid1123245 Syntax error: Task}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 task}{\fs20\insrsid15292341  }{\fs20\insrsid1123245 d}{\fs20\insrsid9634565\charrsid9634565 eclaration }{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: Net:}{\fs20\insrsid3763739\charrsid3763739  }{\fs20\insrsid1123245 ti}{\fs20\insrsid9634565\charrsid9634565 me}{\fs20\insrsid8609522  }{\fs20\insrsid4092683 variable }{\i\fs20\insrsid4092683 name }{
\fs20\insrsid4092683 declared}{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: Net: }{\fs20\insrsid9634565\charrsid9634565 time}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid15292341  }{\i\fs20\insrsid4092683 name }{\fs20\insrsid9634565\charrsid9634565 bit}
{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 used }{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: Ne}{\fs20\insrsid3763739\charrsid3763739 t: }{\fs20\insrsid9634565\charrsid9634565 t ri}{\fs20\insrsid4092683 a}{\fs20\insrsid9634565\charrsid9634565 nd }{\fs20\insrsid4092683 ne}{\fs20\insrsid9634565\charrsid9634565 t
}{\fs20\insrsid4092683  }{\i\fs20\insrsid4092683 name }{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 has}{\fs20\insrsid15292341  }{\fs20\insrsid4092683 on1}{\fs20\insrsid9634565\charrsid9634565 y}{\fs20\insrsid15292341  }{
\fs20\insrsid4092683 one }{\fs20\insrsid9634565\charrsid9634565 driver }{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: Multi driven }{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 tristate}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 top}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 mdule }{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: Multi driven}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 tristategrimitive}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 imtantiation }{\fs20\insrsid3763739 
\par }{\fs20\insrsid4092683 Syntax error: }{\fs20\insrsid7561893 Expression}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 unary}{\fs20\insrsid8609522  }{\fs20\insrsid7561893 o}{\fs20\insrsid9634565\charrsid9634565 p}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 with}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 comparison}{\fs20\insrsid7561893  }{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid7561893 Syntax error: Net}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 undecl}{\fs20\insrsid7561893 a}{\fs20\insrsid9634565\charrsid9634565 red}{\fs20\insrsid15292341  }{\fs20\insrsid7561893 net }{
\i\fs20\insrsid9634565\charrsid7561893 name}{\fs20\insrsid15292341  }{\fs20\insrsid7561893 in }{\fs20\insrsid7561893\charrsid9634565 module}{\fs20\insrsid7561893\charrsid7561893  }{\i\fs20\insrsid7561893\charrsid7561893 module}{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid7561893\charrsid3763739 Syntax error: }{\fs20\insrsid7561893 Preprocessor}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 undef}{\fs20\insrsid15292341  }{\i\fs20\insrsid7561893 macro_name }{
\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 defined}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 macro 
\par }{\fs20\insrsid7561893 Syntax error: Function}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 undefined}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 fun}{\fs20\insrsid7561893 ction }{\i\fs20\insrsid7561893 
name}{\fs20\insrsid9634565\charrsid9634565  
\par }{\fs20\insrsid7561893 Syntax error: Module instantiation}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid7561893\charrsid9634565 undefined}{\fs20\insrsid7561893  ins}{\fs20\insrsid9634565\charrsid9634565 tance }{\i\fs20\insrsid7561893 name}{
\i\fs20\insrsid9634565\charrsid7561893 
\par }{\fs20\insrsid4810445 Syntax error: Preprocessor}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid4810445 undefined m}{\fs20\insrsid3763739\charrsid9634565 acro }{\i\fs20\insrsid4810445\charrsid4810445 macro}{\fs20\insrsid9634565\charrsid9634565 

\par }{\fs20\insrsid4810445 Syntax error: Module}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid4810445 undefined m}{\fs20\insrsid3763739 odule }{\i\fs20\insrsid4810445\charrsid4810445 module}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid4810445 Syntax error: M}{\fs20\insrsid4810445\charrsid9634565 acromodule}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid4810445 unexpandable m}{\fs20\insrsid4810445\charrsid9634565 acromodule}{\fs20\insrsid4810445  }{
\i\fs20\insrsid4810445 m}{\i\fs20\insrsid4810445\charrsid4810445 acromodule}{\fs20\insrsid9634565\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid4810445 {\fs20\insrsid4810445 Syntax error: Task}{\fs20\insrsid4810445\charrsid3763739 : }{\fs20\insrsid4810445 found }{\fs20\insrsid4810445\charrsid9634565 function}
{\fs20\insrsid4810445  p}{\fs20\insrsid4810445\charrsid9634565 arameter }{\i\fs20\insrsid4810445\charrsid4810445 parameter}{\fs20\insrsid4810445\charrsid9634565 
\par }{\fs20\insrsid4810445 Syntax error: Function: found }{\fs20\insrsid4810445\charrsid9634565 function}{\fs20\insrsid4810445  p}{\fs20\insrsid4810445\charrsid9634565 arameter }{\i\fs20\insrsid4810445\charrsid4810445 parameter}{
\fs20\insrsid4810445\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid4810445 Syntax error: Sensitivity list}{\fs20\insrsid3763739\charrsid3763739  }{\fs20\insrsid3763739 Always block}{\fs20\insrsid8609522  }{
\fs20\insrsid4810445 is }{\fs20\insrsid3763739 missing sensitivity list}{\fs20\insrsid9634565\charrsid9634565  
\par }{\fs20\insrsid4810445 Syntax error: Preprocessor}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid3763739 Include }{\fs20\insrsid3763739\charrsid9634565 file}{\fs20\insrsid8609522  }{\fs20\insrsid3763739 contains non constant}{\fs20\insrsid4810445 
 }{\i\fs20\insrsid4810445 name}{\i\fs20\insrsid9634565\charrsid4810445 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax err}{\fs20\insrsid4810445 or: Expression}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid8609522  }{\fs20\insrsid4810445 c}{
\fs20\insrsid9634565\charrsid9634565 ons}{\fs20\insrsid4810445 ta}{\fs20\insrsid9634565\charrsid9634565 nt}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 repeator}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 concatention 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error:}{\fs20\insrsid4810445  Module}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 interconnect}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid4810445 hierarchical module }{\i\fs20\insrsid4810445 name}{\i\fs20\insrsid9634565\charrsid4810445 
\par }{\fs20\insrsid4810445 Syntax error: Block}{\fs20\insrsid3763739\charrsid3763739 :}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid4810445  }{\fs20\insrsid9634565\charrsid9634565 blockinq}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 aasignment}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 combinational}{\fs20\insrsid15292341  }{\fs20\insrsid4810445 always }{
\fs20\insrsid9634565\charrsid9634565 block 
\par }{\fs20\insrsid4810445 Syntax error: S}{\fs20\insrsid4810445\charrsid9634565 ensitivity}{\fs20\insrsid4810445  list}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 all}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 bus}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 bits}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 of}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{\fs20\insrsid15292341  }{\fs20\insrsid4810445 variabl}{\fs20\insrsid9634565\charrsid9634565 e}{\fs20\insrsid15292341  }{\i\fs20\insrsid4810445 name }{
\fs20\insrsid9634565\charrsid9634565 are}{\fs20\insrsid15292341  }{\fs20\insrsid4810445 used}{\fs20\insrsid9634565\charrsid9634565  }{\fs20\insrsid4810445 in process}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid3763739\charrsid3763739 Syntax error: }{\fs20\insrsid4810445 Case statement}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 all}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 items}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 are}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 specified}{\fs20\insrsid4810445  }{\i\fs20\insrsid4810445 list_of_missing_items}{\fs20\insrsid9634565\charrsid9634565  
\par }{\fs20\insrsid4810445 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid4810445 : }{\fs20\insrsid9634565\charrsid9634565 out}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid15292341  }{
\fs20\insrsid9634565\charrsid9634565 range}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 bus}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 bit}{\fs20\insrsid15292341  }{\fs20\insrsid4810445 referenced}{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid4810445 Syntax error: Case statement}{\fs20\insrsid4810445\charrsid3763739 : }{\fs20\insrsid4810445 duplicate }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 item }{
\i\fs20\insrsid4810445 item}{\i\fs20\insrsid9634565\charrsid4810445 
\par }{\fs20\insrsid4810445 Syntax error: Parameter}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid3763739 Unused parameter}{\fs20\insrsid8609522  }{\i\fs20\insrsid3763739\charrsid3763739 parameter}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid3763739 {\fs20\insrsid13194690 Syntax error: Constant}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid3763739 A}{\fs20\insrsid3763739\charrsid9634565 
ssignment }{\fs20\insrsid3763739 contains a real number constant}{\fs20\insrsid3763739\charrsid9634565 
\par }{\fs20\insrsid4810445 Syntax error: Case statement}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid3763739 Case selector contains a }{\fs20\insrsid4810445 constant  }{\fs20\insrsid3763739 real number }{\fs20\insrsid3763739\charrsid9634565 
\par }{\fs20\insrsid4810445 Syntax error: Case statement}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid3763739 Case item}{\fs20\insrsid8609522  }{\fs20\insrsid3763739 contains a }{\fs20\insrsid4810445 constant  }{\fs20\insrsid3763739 real number }{
\fs20\insrsid3763739\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid4810445 Syntax error: Case statement }{\fs20\insrsid3763739\charrsid3763739  }{\fs20\insrsid9634565\charrsid9634565 real}{\fs20\insrsid15292341 
 }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 item 
\par }{\fs20\insrsid4810445 Syntax error: Scope}{\fs20\insrsid3763739\charrsid3763739 : }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid15292341  }{\i\fs20\insrsid4810445 name }{\fs20\insrsid9634565\charrsid9634565 redfined}{
\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid15292341  }{\fs20\insrsid9634565\charrsid9634565 scope }{\i\fs20\insrsid3028562 scope_name}{\i\fs20\insrsid9634565\charrsid3028562 
\par }{\fs20\insrsid8746357\charrsid8746357 Synta}{\fs20\insrsid3028562 x error: Statement}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 while}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement}{
\fs20\insrsid3028562  usage discouraged}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid3028562 Syntax error: Multi driven}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 wired}{\fs20\insrsid8609522  }{\fs20\insrsid3028562 net type only connected to }{\fs20\insrsid9634565\charrsid9634565 one}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 driver}{\fs20\insrsid3028562  }{\i\fs20\insrsid3028562 dirver_name}{\i\fs20\insrsid9634565\charrsid3028562 
\par }{\fs20\insrsid3028562 Syntax error: Multi driven}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 wired}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 net}{\fs20\insrsid3028562  type }{\i\fs20\insrsid3028562 
name }{\fs20\insrsid3028562\charrsid3028562 found}{\i\fs20\insrsid9634565\charrsid3028562 
\par }{\fs20\insrsid3028562 Syntax error: Preprocessor: name }{\i\fs20\insrsid3028562 name }{\fs20\insrsid3028562 used }{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 define}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 and}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 parameter}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 name
\par }{\fs20\insrsid13184708 Syntax error: Module}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 wrong}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 order}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid13184708 Syntax error: Instantiation}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 wrong}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 order}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instantiation}{\fs20\insrsid3028562  }{\i\fs20\insrsid3028562 
list_of_ports_which_are_in_wrongiorder}{\i\fs20\insrsid9634565\charrsid3028562 
\par }{\fs20\insrsid13184708 Syntax error: Case statement}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 item}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 casex
\par }{\fs20\insrsid13184708 Syntax error: Assignment}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 rhs}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid13184708 Syntax error: Case statement}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 rhs}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 default}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 item
\par }{\fs20\insrsid13184708 Syntax error: Expression}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 or}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 z}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 conditional}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 expression

\par }{\fs20\insrsid13184708 Syntax error: Delay}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 or}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 z}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 delay
\par }{\fs20\insrsid13184708 Syntax error: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 x}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 or}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 z}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 vector}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 bit}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 select}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 index
\par }{\fs20\insrsid13184708 Syntax error: Case statement}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 z}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 item}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 casez
\par }{\fs20\insrsid13184708 Syntax error: Primitive}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 z}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 primitive}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instantiation
\par }{\fs20\insrsid13184708 Syntax error: Assignment}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 z}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 rhs}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid13184708 Syntax error: Expression}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 zero}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 repeator}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 concatenation
\par }{\fs20\insrsid13184708 Syntax error: Synthesis directive}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 unmatched}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 synopsys}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 translate}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 off}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 on
\par }{\fs20\insrsid13184708 Syntax error: Function}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 unmatched}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 type}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 function}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 task}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 parameter

\par }{\fs20\insrsid13184708 Syntax error: Instantiation}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 unparameterized}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instatiation}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 to}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 parameter
\par }{\fs20\insrsid13184708 Syntax error: Function}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid13184708 unused}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 function}{\fs20\insrsid13184708  }{\i\fs20\insrsid13184708 name}{
\i\fs20\insrsid9634565\charrsid13184708 
\par }{\fs20\insrsid13184708 Syntax error: Task}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid13184708 unused}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 task}{\fs20\insrsid13184708  }{\i\fs20\insrsid13184708 name}{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 U}{\fs20\insrsid9634565\charrsid9634565 nsynthesizable}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 equality}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 operator = =
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 U}{\fs20\insrsid9634565\charrsid9634565 nsynthesizable}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 deassign}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement

\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 U}{\fs20\insrsid9634565\charrsid9634565 nsynthesizable}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 defparam
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 U}{\fs20\insrsid9634565\charrsid9634565 nsynthesizable}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 control
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 event}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 control
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 event}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 force}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 fork}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 initial
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 primitive}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 definition
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 release}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 repeat}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 time}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 transistor
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid14028570 Unsynthesizable: }{\fs20\insrsid9634565\charrsid9634565 wait}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Supply}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid4092683 non-library element define }{\i\fs20\insrsid4092683 name }{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 used}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 as}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 supply
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Net}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{\i\fs20\insrsid4092683 name }{\fs20\insrsid9634565\charrsid9634565 assign}{
\fs20\insrsid10488029 ed}{\fs20\insrsid8609522  }{\fs20\insrsid4092683 but }{\fs20\insrsid9634565\charrsid9634565 never}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 reference}{\fs20\insrsid4092683 d}{\fs20\insrsid9634565\charrsid9634565 

\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Net}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{\i\fs20\insrsid4092683 name}{\fs20\insrsid4092683\charrsid9634565  }{
\fs20\insrsid9634565\charrsid9634565 never}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assign}{\fs20\insrsid4092683 ed}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683  Ne}{\fs20\insrsid8746357\charrsid8746357 t: }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{\i\fs20\insrsid4092683 name}{\fs20\insrsid4092683\charrsid9634565  }{
\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 being}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assigned}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 all}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 paths
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Ne}{\fs20\insrsid8746357\charrsid8746357 t: }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{\i\fs20\insrsid4092683 name}{\fs20\insrsid4092683\charrsid9634565  }{
\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 list
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 vector}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 index}{\fs20\insrsid8609522  }{
\i\fs20\insrsid4092683 index }{\fs20\insrsid9634565\charrsid9634565 order}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 incorrect
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Part select}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 vector}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 index}{\fs20\insrsid8609522  }{
\i\fs20\insrsid4092683 index }{\fs20\insrsid9634565\charrsid9634565 truncated
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Preprocessor}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 redefined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 macro}{\fs20\insrsid4092683  }{
\i\fs20\insrsid4092683 name}{\i\fs20\insrsid9634565\charrsid4092683 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid4092683 Module}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 redefined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module}{\fs20\insrsid4092683  }{
\i\fs20\insrsid4092683 name}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid7561893 Parameter}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 redefined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 parameter}{\fs20\insrsid7561893  }{
\i\fs20\insrsid7561893\charrsid7561893 parameter_name}{\i\fs20\insrsid9634565\charrsid7561893 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Net}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 reg}{\fs20\insrsid8609522  }{\i\fs20\insrsid3553526 name }{\fs20\insrsid9634565\charrsid9634565 connect}{
\fs20\insrsid3553526 ed }{\fs20\insrsid9634565\charrsid9634565 to}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 inout}{\fs20\insrsid8609522  }{\i\fs20\insrsid7561893 name }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 instantiation}{\fs20\insrsid7561893  }{\i\fs20\insrsid7561893\charrsid7561893 name}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Net}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 reg}{\fs20\insrsid8609522  }{\i\fs20\insrsid3553526 name }{\fs20\insrsid9634565\charrsid9634565 connect}{
\fs20\insrsid3553526 ed  }{\fs20\insrsid9634565\charrsid9634565 to}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 output}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 instantiation
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Net}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 reg}{\fs20\insrsid8609522  }{\i\fs20\insrsid3553526 name }{\fs20\insrsid9634565\charrsid9634565 used}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 as}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 output}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 of}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 continuous}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assign
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Block}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 repeat}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid3553526 -}{\fs20\insrsid9634565\charrsid9634565 blocking}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignment
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Function}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 return}{\fs20\insrsid8609522  }{\fs20\insrsid3553526 value }{\fs20\insrsid9634565\charrsid9634565 not}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 at}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 end}{\fs20\insrsid3553526  of function}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 S}{\fs20\insrsid9634565\charrsid9634565 equential}{\fs20\insrsid3553526 :}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 block}{\fs20\insrsid8609522  }{\i\fs20\insrsid3553526 name }{
\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 library
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Expression}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 shift}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 by}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 constant}{\fs20\insrsid3553526  }{\i\fs20\insrsid3553526 name}{\i\fs20\insrsid9634565\charrsid3553526 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid3553526 Memory}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 single}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 bit}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 memory}{\fs20\insrsid3553526  }{\i\fs20\insrsid3553526 name}{\i\fs20\insrsid9634565\charrsid3553526 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Whatever}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid16589590 specif}{\fs20\insrsid9634565\charrsid9634565 y}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 block}{
\fs20\insrsid16589590  found}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Supply}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 supply}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 being}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 driven
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Supply}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 supply}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 defined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 with}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 user}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 defined}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 keyword
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Supply}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 supply}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 library
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Compiler directive}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid16589590 found }{\fs20\insrsid9634565\charrsid9634565 synopsys}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
compiler}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 directive
\par }{\fs20\insrsid16589590 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16589590 Function: }{\fs20\insrsid9634565\charrsid9634565 time}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 and}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
event}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 control}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 function
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16589590 Time: }{\fs20\insrsid9634565\charrsid9634565 time}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 bit
}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 used
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Multi driven}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 tri}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 net}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 has}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 only}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 one}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 driver
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid9634565\charrsid9634565 tristate}{\fs20\insrsid8609522  }{\i\fs20\insrsid16589590 name }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}
{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 top}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid9634565\charrsid9634565 tristate}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 primitive}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instantiation
\par }{\fs20\insrsid10488029 Lint: }{\fs20\insrsid16589590 Expression}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 unary}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 op}{\fs20\insrsid8609522  }{
\i\fs20\insrsid16589590 op }{\fs20\insrsid9634565\charrsid9634565 with}{\fs20\insrsid8609522  }{\fs20\insrsid4092683 compar}{\fs20\insrsid9634565\charrsid9634565 ison}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 op}{\fs20\insrsid8609522  
}{\i\fs20\insrsid16589590 op }{\fs20\insrsid16589590 missing precedence }{\fs20\insrsid9634565\charrsid9634565 parenthesis
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1276395 {\fs20\insrsid1276395\charrsid8746357 Lint: }{\fs20\insrsid1276395 Function: }{\fs20\insrsid1276395\charrsid9634565 unmatched}{\fs20\insrsid1276395  }{
\fs20\insrsid1276395\charrsid9634565 function}{\fs20\insrsid1276395  }{\fs20\insrsid1276395\charrsid9634565 parameter}{\fs20\insrsid1276395  }{\i\fs20\insrsid1276395 name}{\fs20\insrsid1276395\charrsid9634565 
\par }{\fs20\insrsid1276395\charrsid8746357 Lint: }{\fs20\insrsid1276395 Task: }{\fs20\insrsid1276395\charrsid9634565 unmatched}{\fs20\insrsid1276395  }{\fs20\insrsid1276395\charrsid9634565 task}{\fs20\insrsid1276395  }{\fs20\insrsid1276395\charrsid9634565 
parameter}{\fs20\insrsid1276395  }{\i\fs20\insrsid1276395 name}{\i\fs20\insrsid1276395\charrsid1276395 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Instantiation: }{\fs20\insrsid9634565\charrsid9634565 unmatched}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 name }{\fs20\insrsid9634565\charrsid9634565 connect}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 inst}{\fs20\insrsid16456306 ance }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Constant: }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid16456306 -}{\fs20\insrsid9634565\charrsid9634565 constant}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 item}{\fs20\insrsid16456306  }{\i\fs20\insrsid16456306 item}{\i\fs20\insrsid9634565\charrsid16456306 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Constant: }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid16456306 -}{\fs20\insrsid9634565\charrsid9634565 constant}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid16456306  }{\i\fs20\insrsid16456306 delay}{\i\fs20\insrsid9634565\charrsid16456306 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Constant: }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid16456306 -}{\fs20\insrsid9634565\charrsid9634565 constant}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 include}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 file}{\fs20\insrsid16456306  }{\i\fs20\insrsid16456306 non_constant}{
\i\fs20\insrsid9634565\charrsid16456306 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Constant: }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid16456306 -}{\fs20\insrsid9634565\charrsid9634565 constant}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 repeator}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 concatenation
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid9634565\charrsid9634565 non}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 integer}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
delay
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Statement: missing }{\fs20\insrsid9634565\charrsid9634565 else}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement
\par }{\fs20\insrsid16456306\charrsid8746357 Lint: }{\fs20\insrsid4092683 Supply}{\fs20\insrsid8746357\charrsid8746357 : }{\fs20\insrsid9634565\charrsid9634565 output}{\fs20\insrsid8609522  }{\i\fs20\insrsid4092683 name }{\fs20\insrsid9634565\charrsid9634565 
connect}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 to}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 supply
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 s}{\fs20\insrsid14632619\charrsid9634565 ensitivity}{\fs20\insrsid14632619  }{\fs20\insrsid14632619\charrsid9634565 list }{\fs20\insrsid14632619 : }{\fs20\insrsid9634565\charrsid9634565 
partial}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 bus}{\fs20\insrsid14632619  }{\i\fs20\insrsid14632619 name }{\fs20\insrsid14632619\charrsid14632619 declared}{\i\fs20\insrsid14632619  }{\fs20\insrsid14632619\charrsid14632619 width}{
\i\fs20\insrsid14632619  full_width used_}{\fs20\insrsid14632619\charrsid14632619 width}{\i\fs20\insrsid14632619  used_width}{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Module interface: }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 name}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{
\fs20\insrsid9634565\charrsid9634565 different}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 upper}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 lower}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Module interface: }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 defined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 io}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Module interface: }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 defined}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 list
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Module interface: }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 wire}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 declaration}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 mismatch
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Module interface: }{\fs20\insrsid9634565\charrsid9634565 position}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 based}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 null}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instance}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Priimitive: }{\fs20\insrsid9634565\charrsid9634565 primitive}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instantiation}{\fs20\insrsid7948503  }{\i\fs20\insrsid7948503 
name}{\i\fs20\insrsid9634565\charrsid7948503 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Real: }{\fs20\insrsid9634565\charrsid9634565 real}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Real: }{\fs20\insrsid9634565\charrsid9634565 real}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Real: }{\fs20\insrsid9634565\charrsid9634565 real}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 item
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 Real: }{\fs20\insrsid9634565\charrsid9634565 real}{\fs20\insrsid8609522  }{\i\fs20\insrsid7948503 name }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 comparaison
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 E}{\fs20\insrsid7948503\charrsid9634565 vent}{\fs20\insrsid7948503  }{\fs20\insrsid7948503\charrsid9634565 control}{\fs20\insrsid7948503  : }{\fs20\insrsid9634565\charrsid9634565 event}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 control}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 E}{\fs20\insrsid7948503\charrsid9634565 xpression}{\fs20\insrsid7948503 : }{\fs20\insrsid9634565\charrsid9634565 exp}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 dir
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 E}{\fs20\insrsid7948503\charrsid9634565 xpression}{\fs20\insrsid7948503 : }{\fs20\insrsid9634565\charrsid9634565 expression}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 instantiation
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 E}{\fs20\insrsid7948503\charrsid9634565 xpression}{\fs20\insrsid7948503 : }{\fs20\insrsid9634565\charrsid9634565 expression}{\fs20\insrsid8609522  }{\fs20\insrsid7948503 operator }{
\i\fs20\insrsid7948503 op }{\fs20\insrsid7948503\charrsid7948503 operands}{\i\fs20\insrsid7948503  operands }{\fs20\insrsid9634565\charrsid9634565 unequal}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 length
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Module interface: last }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 declaration}{\fs20\insrsid14632619 
 contains a trailing comma}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid14632619 Lint: File: }{\fs20\insrsid14632619\charrsid9634565 mismatch}{\fs20\insrsid14632619  between module }{\fs20\insrsid9634565\charrsid9634565 name}{\fs20\insrsid8609522  }{\i\fs20\insrsid14632619 name }{
\fs20\insrsid9634565\charrsid9634565 and}{\fs20\insrsid14632619  file }{\fs20\insrsid9634565\charrsid9634565 name}{\fs20\insrsid8609522  }{\i\fs20\insrsid14632619 name }{\fs20\insrsid9634565\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14632619 {\fs20\insrsid14632619\charrsid8746357 Lint: }{\fs20\insrsid14632619 Reset: FF }{\fs20\insrsid14632619\charrsid9634565 without}{\fs20\insrsid14632619  }{
\fs20\insrsid14632619\charrsid9634565 reset
\par }{\fs20\insrsid14632619\charrsid8746357 Lint: }{\fs20\insrsid14632619 Reset: FF with }{\fs20\insrsid14632619\charrsid9634565 reset}{\fs20\insrsid14632619 . Low power designs reduce the load on the reset line by eliminating reset on FF\rquote s}{
\fs20\insrsid14632619\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 force: forcing }{\fs20\insrsid9634565\charrsid9634565 input}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid14632619  }{\i\fs20\insrsid14632619\charrsid14632619 name}{\fs20\insrsid14632619  }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Testbench code: found }{\fs20\insrsid9634565\charrsid9634565 forever
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14632619 {\fs20\insrsid14632619\charrsid8746357 Lint: }{\fs20\insrsid14632619 F}{\fs20\insrsid14632619\charrsid9634565 unction}{\fs20\insrsid14632619 : }{
\i\fs20\insrsid14632619 name }{\fs20\insrsid14632619\charrsid9634565 calling}{\fs20\insrsid14632619  }{\fs20\insrsid14632619\charrsid9634565 itself}{\fs20\insrsid14632619  recursively}{\fs20\insrsid14632619\charrsid9634565 
\par }{\fs20\insrsid14632619\charrsid8746357 Lint: }{\fs20\insrsid14632619 T}{\fs20\insrsid14632619\charrsid9634565 ask}{\fs20\insrsid14632619 : }{\i\fs20\insrsid14632619 name }{\fs20\insrsid14632619\charrsid9634565 calling}{\fs20\insrsid14632619  }{
\fs20\insrsid14632619\charrsid9634565 itself}{\fs20\insrsid14632619  recursively}{\fs20\insrsid14632619\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Conditional: }{\fs20\insrsid9634565\charrsid9634565 if}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 conditional}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 expression}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 

\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Conditional: }{\fs20\insrsid9634565\charrsid9634565 if}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
question}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 conditional}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 expression}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Conditional: }{\fs20\insrsid9634565\charrsid9634565 if}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 no}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 else

\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Conditional: }{\fs20\insrsid9634565\charrsid9634565 if}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 no}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 else
}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 combinational}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 block
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Number: unkown }{\fs20\insrsid9634565\charrsid9634565 number}{\fs20\insrsid14632619  base }{\i\fs20\insrsid14632619 base}{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Assignment: }{\fs20\insrsid9634565\charrsid9634565 illegal}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 net}{\fs20\insrsid14632619  }{
\fs20\insrsid9634565\charrsid9634565 type}{\fs20\insrsid8609522  }{\i\fs20\ul\insrsid14632619 type }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 procedural}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Memory: }{\fs20\insrsid9634565\charrsid9634565 illegal}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 memory}{\fs20\insrsid8609522  }{\i\fs20\insrsid14632619 name }{
\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid7948503 N}{\fs20\insrsid14632619 et: }{\fs20\insrsid9634565\charrsid9634565 illegal}{\fs20\insrsid8609522  }{\fs20\insrsid14632619\charrsid9634565 declaration}{\fs20\insrsid14632619  of }{
\fs20\insrsid9634565\charrsid9634565 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid14632619 name}{\fs20\insrsid14632619\charrsid9634565  }{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Preprocessor: }{\fs20\insrsid9634565\charrsid9634565 include}{\fs20\insrsid8609522  }{\fs20\insrsid14632619 file }{\i\fs20\insrsid14632619 name }{\fs20\insrsid9634565\charrsid9634565 not
}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 found
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Instantiation: }{\fs20\insrsid9634565\charrsid9634565 input}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{
\i\fs20\insrsid14632619\charrsid14632619 name}{\fs20\insrsid14632619  }{\fs20\insrsid9634565\charrsid9634565 being}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 driven}{\fs20\insrsid14632619  from inside of module }{
\i\fs20\insrsid14632619 name}{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Instantiation: }{\fs20\insrsid9634565\charrsid9634565 input}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{
\i\fs20\insrsid14632619\charrsid14632619 name}{\fs20\insrsid14632619  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 connected}{\fs20\insrsid14632619  in parent module}{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 Instantiation: }{\fs20\insrsid9634565\charrsid9634565 inst}{\fs20\insrsid14632619 ance}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 name}{\fs20\insrsid8609522  }{
\i\fs20\insrsid14632619 name }{\fs20\insrsid14632619 differs }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid14632619  from module name }{\i\fs20\insrsid14632619 name}{
\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 S}{\fs20\insrsid14632619\charrsid9634565 ensitivity}{\fs20\insrsid14632619  }{\fs20\insrsid14632619\charrsid9634565 list}{\fs20\insrsid14632619 : contains }{
\fs20\insrsid9634565\charrsid9634565 instance}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 name}{\fs20\insrsid8609522  }{\i\fs20\insrsid14632619 name}{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 I}{\fs20\insrsid14632619\charrsid9634565 nteger}{\fs20\insrsid14632619 : child module }{\i\fs20\insrsid14632619 name }{\fs20\insrsid9634565\charrsid9634565 instantiate}{
\fs20\insrsid14632619 s}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 parent}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module}{\fs20\insrsid14632619  }{\i\fs20\insrsid14632619\charrsid14632619 name}{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 I}{\fs20\insrsid14632619\charrsid9634565 nteger}{\fs20\insrsid14632619 : }{\fs20\insrsid9634565\charrsid9634565 integer}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
declaration}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 incorrect
\par }{\fs20\insrsid14632619 Lint: I}{\fs20\insrsid14632619\charrsid9634565 nteger}{\fs20\insrsid14632619 : }{\fs20\insrsid9634565\charrsid9634565 integer}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{
\fs20\insrsid14632619 inedexed}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid14632619 File: }{\fs20\insrsid9634565\charrsid9634565 line}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 length}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
overflow}{\fs20\insrsid14632619  }{\fs20\insrsid14632619\charrsid14632619 line_length}{\i\fs20\insrsid14632619\charrsid14632619  line}{\fs20\insrsid14632619 _}{\i\fs20\insrsid14632619 length}{\i\fs20\insrsid9634565\charrsid14632619 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Case statement: }{\fs20\insrsid9634565\charrsid9634565 conditional}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 expression}{\fs20\insrsid8746357\charrsid8746357  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 item
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Net: }{\fs20\insrsid9634565\charrsid9634565 port}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 name }{\fs20\insrsid16456306 used prior to}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 declaration
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Statement: }{\fs20\insrsid9634565\charrsid9634565 arithmetic}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 operator}{\fs20\insrsid8609522  }{\fs20\insrsid16456306 RHS}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 has}{\fs20\insrsid8609522  }{\fs20\insrsid16456306 one }{\fs20\insrsid9634565\charrsid9634565 less}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 bit}{\fs20\insrsid16456306 
 than the RHS}{\fs20\insrsid9634565\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16456306 {\fs20\insrsid16456306\charrsid8746357 Lint: }{\fs20\insrsid16456306 Statement: }{\fs20\insrsid16456306\charrsid9634565 arithmetic}{\fs20\insrsid16456306  }{
\fs20\insrsid16456306\charrsid9634565 operator}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 unequal}{\fs20\insrsid16456306  width LHS and RHS}{\fs20\insrsid16456306\charrsid9634565 
\par }{\fs20\insrsid16456306\charrsid8746357 Lint: }{\fs20\insrsid16456306 Statement: }{\fs20\insrsid16456306\charrsid9634565 arithmetic}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 operator}{\fs20\insrsid16456306  }{
\fs20\insrsid16456306\charrsid9634565 unequal}{\fs20\insrsid16456306  width variables }{\i\fs20\insrsid16456306 var_list }{\fs20\insrsid16456306 on RHS}{\fs20\insrsid16456306\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 initialization: }{\fs20\insrsid9634565\charrsid9634565 assign}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 memory}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 initial}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 block
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16456306 {\fs20\insrsid16456306\charrsid8746357 Lint: }{\fs20\insrsid16456306 Assign: }{\fs20\insrsid16456306\charrsid9634565 unequal}{\fs20\insrsid16456306  }{
\fs20\insrsid16456306\charrsid9634565 length}{\fs20\insrsid16456306  LHS and RHS}{\fs20\insrsid16456306\charrsid9634565 
\par }{\fs20\insrsid16456306\charrsid8746357 Lint: }{\fs20\insrsid16456306 Assign: }{\fs20\insrsid16456306\charrsid9634565 unequal}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 length}{\fs20\insrsid16456306  LHS and RHS off by one bit}{
\fs20\insrsid16456306\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9634565 {\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Testbench code: behavioral}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 c
ode}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module}{\fs20\insrsid16456306  }{\i\fs20\insrsid16456306 name}{\i\fs20\insrsid9634565\charrsid16456306 
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Block: }{\fs20\insrsid16456306\charrsid9634565 sequential}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 block }{\fs20\insrsid16456306  contains }{
\fs20\insrsid9634565\charrsid9634565 blocking}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Net: 1-bit with part select}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 S}{\fs20\insrsid16456306\charrsid9634565 ensitivity}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 list}{\fs20\insrsid16456306 : }{\fs20\insrsid9634565\charrsid9634565 
bus}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 bus }{\fs20\insrsid9634565\charrsid9634565 indexed}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{
\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 list
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Case statement: full }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 has}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 default
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Case statement: }{\fs20\insrsid9634565\charrsid9634565 case}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 item}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 item }{
\fs20\insrsid9634565\charrsid9634565 width}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 mismatch
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Case statement: }{\fs20\insrsid9634565\charrsid9634565 default}{\fs20\insrsid16456306  missing}{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid11685813 m}{\fs20\insrsid9634565\charrsid9634565 odule}{\fs20\insrsid11685813  }{\fs20\insrsid9634565\charrsid9634565 define}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 within}
{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 but}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 include
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid16456306\charrsid9634565 combinational}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 block }{\fs20\insrsid16456306  contains }{
\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay:  }{\fs20\insrsid16456306\charrsid9634565 sequential}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 block }{\fs20\insrsid16456306  contains }{
\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid16456306\charrsid9634565 combinational}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 block }{\fs20\insrsid16456306  contains }{
\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 between}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement}{\fs20\insrsid16456306 s}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid16456306\charrsid9634565 sequential}{\fs20\insrsid16456306  }{\fs20\insrsid16456306\charrsid9634565 block }{\fs20\insrsid16456306  contains }{
\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 between}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 statement}{\fs20\insrsid16456306 s}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
nonblocking}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 ocmbinational
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Delay: }{\fs20\insrsid9634565\charrsid9634565 delay}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 
nonblocking}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 assignement}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 sequential
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Disable: }{\fs20\insrsid9634565\charrsid9634565 disable}{\fs20\insrsid8609522  }{\fs20\insrsid16456306 use}{\fs20\insrsid9634565\charrsid9634565 d
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Drive strength: }{\fs20\insrsid9634565\charrsid9634565 drive}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 strength}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 
strength }{\fs20\insrsid9634565\charrsid9634565 not}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 library
\par }{\fs20\insrsid8746357\charrsid8746357 Lint: }{\fs20\insrsid16456306 Net: }{\fs20\insrsid9634565\charrsid9634565 duplicate}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 signal}{\fs20\insrsid8609522  }{\i\fs20\insrsid16456306 name }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 sensitivity}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 list
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Event control: }{\fs20\insrsid9634565\charrsid9634565 embedded-event-control
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 block: }{\fs20\insrsid9634565\charrsid9634565 empty-block
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Module: }{\fs20\insrsid9634565\charrsid9634565 empty}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 module
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Statement: }{\fs20\insrsid9634565\charrsid9634565 empty-statement
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 Preprocessor:: }{\fs20\insrsid9634565\charrsid9634565 endif-or-else-without}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 ifdef
\par }{\fs20\insrsid11685813\charrsid8746357 Lint: }{\fs20\insrsid16456306 File: }{\fs20\insrsid9634565\charrsid9634565 environ}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 variable}{\fs20\insrsid8609522  }{
\fs20\insrsid9634565\charrsid9634565 in}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 file}{\fs20\insrsid8609522  }{\fs20\insrsid9634565\charrsid9634565 list
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid7368249 {\fs20\insrsid16589590 Lint: }{\fs20\insrsid7368249 Signal}{\fs20\insrsid16456306 ; signal }{\i\fs20\insrsid7368249 signal}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid7368249 name}{
\fs20\insrsid7368249  will float when it is}{\fs20\insrsid8609522  }{\fs20\insrsid7368249 released
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4656049 {\fs20\insrsid4656049 Syntax error: }{\fs20\insrsid4656049 vector }{\i\fs20\insrsid4656049 vector name is invalid. }{\fs20\insrsid4656049\charrsid7368249 
\par }{\fs20\insrsid4656049 Syntax error: }{\fs20\insrsid4656049 vector }{\i\fs20\insrsid4656049 vector name module }{\fs20\insrsid4656049\charrsid4656049 name}{\fs20\insrsid4656049  }{\fs20\insrsid4656049\charrsid4656049 does not exist}{
\i\fs20\insrsid4656049  }{\fs20\insrsid4656049\charrsid7368249 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid7368249 {\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  does not}{\i\fs20\insrsid8609522  }
{\fs20\insrsid7368249\charrsid10909122 contain}{\fs20\insrsid7368249  any data signals}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  does not}{\i\fs20\insrsid8609522  }{\fs20\insrsid7368249\charrsid10909122 contain}{
\fs20\insrsid7368249  a clock signal
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  does not}{\i\fs20\insrsid8609522  }{\fs20\insrsid7368249\charrsid10909122 contain}{
\fs20\insrsid7368249  a}{\fs20\insrsid8609522  }{\fs20\insrsid7368249 reset signal
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  which is a stimulus vector does not}{\i\fs20\insrsid8609522  }{\fs20\insrsid7368249\charrsid10909122 
contain}{\fs20\insrsid7368249  any input ports}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  which is an expect vector does not}{\i\fs20\insrsid8609522  }{\fs20\insrsid7368249\charrsid10909122 
contain}{\fs20\insrsid7368249  any output ports}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  is missing the }{\i\fs20\insrsid8609522 vector_name}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249 data signals}{\i\fs20\insrsid7368249\charrsid7368249  name}{
\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\fs20\insrsid7368249  clock signal}{\i\fs20\insrsid7368249\charrsid7368249  name}{\i\fs20\insrsid7368249  }{
\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249 reset signal}{\i\fs20\insrsid7368249\charrsid7368249  name}{
\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name }{\i\fs20\insrsid7368249 stimulus vector }{\fs20\insrsid7368249 input port}{\i\fs20\insrsid7368249\charrsid7368249  name}{
\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 vector}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 vector_name}{\i\fs20\insrsid7368249  expect vector}{\fs20\insrsid7368249  output port}{\i\fs20\insrsid7368249\charrsid7368249  name}{
\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid4656049 {\fs20\insrsid4656049 Syntax error: }{\fs20\insrsid4656049 architectural state element }{\i\fs20\insrsid4656049 arch_state_name}{\fs20\insrsid4656049   }{
\fs20\insrsid4656049\charrsid4656049 module}{\i\fs20\insrsid4656049  }{\i\fs20\insrsid4656049\charrsid4656049 name}{\fs20\insrsid4656049  }{\fs20\insrsid4656049\charrsid4656049 does not exist}{\i\fs20\insrsid4656049  }{
\fs20\insrsid4656049\charrsid7368249 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid7368249 {\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{
\fs20\insrsid7368249\charrsid9634565 is missing the clock name}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 is missing the memory name}{
\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 is missing the}{\fs20\insrsid8609522 
 arch_state_name}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 is missing the reset name}{
\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249 is event triggered and is missing the event name}{
\fs20\insrsid7368249\charrsid9634565 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 clock name}{
\i\fs20\insrsid7368249\charrsid7368249  name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 memory name}{
\i\fs20\insrsid7368249\charrsid7368249  name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid8609522 arch_state_name}{\i\fs20\insrsid7368249\charrsid7368249 
 name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249\charrsid9634565 reset name}{
\i\fs20\insrsid7368249\charrsid7368249  name}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid10909122 
\par }{\fs20\insrsid7368249 Syntax error: }{\fs20\insrsid7368249 architectural state element}{\fs20\insrsid8609522  }{\i\fs20\insrsid8609522 arch_state_name}{\fs20\insrsid14028570  }{\fs20\insrsid7368249 event name}{\i\fs20\insrsid7368249\charrsid7368249  name
}{\i\fs20\insrsid7368249  }{\fs20\insrsid7368249\charrsid7368249 not found}{\fs20\insrsid7368249\charrsid9634565 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid11685813 {\fs20\insrsid11685813 Syntax error: }{\fs20\insrsid11685813 Clock specification}{\i\fs20\insrsid11685813  clock}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid11685813 spec}{
\i\fs20\insrsid8609522  }{\i\fs20\insrsid11685813 name}{\i\fs20\insrsid8609522  }{\fs20\insrsid11685813\charrsid9634565 is missing the clock name}{\fs20\insrsid11685813\charrsid10909122 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid7368249 {\fs20\insrsid11685813 Syntax error: }{\fs20\insrsid11685813 Clock specification: }{\i\fs20\insrsid11685813 clock}{\i\fs20\insrsid8609522  }{\i\fs20\insrsid11685813 spec}{
\i\fs20\insrsid8609522  }{\i\fs20\insrsid11685813 name}{\i\fs20\insrsid11685813\charrsid9634565  }{\fs20\insrsid11685813\charrsid9634565 clock name}{\i\fs20\insrsid11685813\charrsid7368249  name}{\i\fs20\insrsid11685813  }{
\fs20\insrsid11685813\charrsid7368249 not found}{\fs20\insrsid11685813\charrsid15292341 
\par }}