/*
 * Copyright (C) 2012 Texas Instruments
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */
#ifndef __ASM_ARCH_HARDWARE_K2HK_H
#define __ASM_ARCH_HARDWARE_K2HK_H

#define K2HK_ASYNC_EMIF_CNTRL_BASE		(0x21000a00)
#define DAVINCI_ASYNC_EMIF_CNTRL_BASE		(K2HK_ASYNC_EMIF_CNTRL_BASE)
#define K2HK_ASYNC_EMIF_DATA_CE0_BASE	(0x30000000)
#define K2HK_ASYNC_EMIF_DATA_CE1_BASE	(0x34000000)
#define K2HK_ASYNC_EMIF_DATA_CE2_BASE	(0x38000000)
#define K2HK_ASYNC_EMIF_DATA_CE3_BASE	(0x3c000000)

#define K2HK_PLL_CNTRL_BASE		(0x02310000)
#define CLOCK_BASE			K2HK_PLL_CNTRL_BASE
#define K2HK_PSC_BASE		(0x02350000)
#define KS2_DEVICE_STATE_CTRL_BASE	(0x02620000)
#define JTAG_ID_REG			(KS2_DEVICE_STATE_CTRL_BASE + 0x18)
#define K2HK_DEVSTAT			(KS2_DEVICE_STATE_CTRL_BASE + 0x20)

#define K2HK_SPI0_BASE		(0x21000400)
#define K2HK_SPI1_BASE		(0x21000600)
#define K2HK_SPI2_BASE		(0x21000800)
#define K2HK_SPI_BASE		K2HK_SPI0_BASE

/* Chip configuration unlock codes and registers */
#define KEYSTONE_KICK0		(KS2_DEVICE_STATE_CTRL_BASE+0x38)
#define KEYSTONE_KICK1		(KS2_DEVICE_STATE_CTRL_BASE+0x3c)
#define KEYSTONE_KICK0_MAGIC	0x83e70b13
#define KEYSTONE_KICK1_MAGIC	0x95a4f1e0

/* PA SS Registers */
#define KS2_PASS_BASE			(0x02000000)

/* PLL control registers */
#define K2HK_MAINPLLCTL0		(KS2_DEVICE_STATE_CTRL_BASE+0x350)
#define K2HK_MAINPLLCTL1		(KS2_DEVICE_STATE_CTRL_BASE+0x354)
#define K2HK_PASSPLLCTL0		(KS2_DEVICE_STATE_CTRL_BASE+0x358)
#define K2HK_PASSPLLCTL1		(KS2_DEVICE_STATE_CTRL_BASE+0x35C)
#define K2HK_DDR3APLLCTL0		(KS2_DEVICE_STATE_CTRL_BASE+0x360)
#define K2HK_DDR3APLLCTL1		(KS2_DEVICE_STATE_CTRL_BASE+0x364)
#define K2HK_DDR3BPLLCTL0		(KS2_DEVICE_STATE_CTRL_BASE+0x368)
#define K2HK_DDR3BPLLCTL1		(KS2_DEVICE_STATE_CTRL_BASE+0x36C)
#define K2HK_ARMPLLCTL0		(KS2_DEVICE_STATE_CTRL_BASE+0x370)
#define K2HK_ARMPLLCTL1		(KS2_DEVICE_STATE_CTRL_BASE+0x374)

/******************************************************************************/
/* Power and Sleep Controller (PSC) Domains */
#define K2HK_LPSC_MOD		0
#define K2HK_LPSC_DUMMY1		1
#define K2HK_LPSC_USB		2
#define K2HK_LPSC_EMIF25_SPI		3
#define K2HK_LPSC_TSIP		4
#define K2HK_LPSC_DEBUGSS_TRC		5
#define K2HK_LPSC_TETB_TRC		6
#define K2HK_LPSC_PKTPROC		7
#define KS2_LPSC_PA			K2HK_LPSC_PKTPROC
#define K2HK_LPSC_SGMII		8
#define KS2_LPSC_CPGMAC		K2HK_LPSC_SGMII
#define K2HK_LPSC_CRYPTO		9
#define K2HK_LPSC_PCIE		10
#define K2HK_LPSC_SRIO		11
#define K2HK_LPSC_VUSR0		12
#define K2HK_LPSC_CHIP_SRSS		13
#define K2HK_LPSC_MSMC		14
#define K2HK_LPSC_GEM_0		15
#define K2HK_LPSC_GEM_1		16
#define K2HK_LPSC_GEM_2		17
#define K2HK_LPSC_GEM_3		18
#define K2HK_LPSC_GEM_4		19
#define K2HK_LPSC_GEM_5		20
#define K2HK_LPSC_GEM_6		21
#define K2HK_LPSC_GEM_7		22
#define K2HK_LPSC_EMIF4F_DDR3A	23
#define K2HK_LPSC_EMIF4F_DDR3B	24
#define K2HK_LPSC_TAC		25
#define K2HK_LPSC_RAC		26
#define K2HK_LPSC_RAC_1		27
#define K2HK_LPSC_FFTC_A		28
#define K2HK_LPSC_FFTC_B		29
#define K2HK_LPSC_FFTC_C		30
#define K2HK_LPSC_FFTC_D		31
#define K2HK_LPSC_FFTC_E		32
#define K2HK_LPSC_FFTC_F		33
#define K2HK_LPSC_AI2		34
#define K2HK_LPSC_TCP3D_0		35
#define K2HK_LPSC_TCP3D_1		36
#define K2HK_LPSC_TCP3D_2		37
#define K2HK_LPSC_TCP3D_3		38
#define K2HK_LPSC_VCP2X4_A		39
#define K2HK_LPSC_CP2X4_B		40
#define K2HK_LPSC_VCP2X4_C		41
#define K2HK_LPSC_VCP2X4_D		42
#define K2HK_LPSC_VCP2X4_E		43
#define K2HK_LPSC_VCP2X4_F		44
#define K2HK_LPSC_VCP2X4_G		45
#define K2HK_LPSC_VCP2X4_H		46
#define K2HK_LPSC_BCP		47
#define K2HK_LPSC_DXB		48
#define K2HK_LPSC_VUSR1		49
#define K2HK_LPSC_XGE		50
#define K2HK_LPSC_ARM_SREFLEX	51
#define K2HK_LPSC_TETRIS		52


#define K2HK_UART0_BASE			(0x02530c00)
#define K2HK_UART1_BASE			(0x02531000)

/* DDR3A definitions */
#define K2HK_DDR3A_EMIF_CTRL_BASE		0x21010000
#define K2HK_DDR3A_EMIF_DATA_BASE		0x80000000
#define K2HK_DDR3A_DDRPHYC			0x02329000
/* DDR3B definitions */
#define K2HK_DDR3B_EMIF_CTRL_BASE		0x21020000
#define K2HK_DDR3B_EMIF_DATA_BASE		0x60000000
#define K2HK_DDR3B_DDRPHYC			0x02328000

#define K2HK_DDRPHY_PIR_OFFSET		0x04
#define K2HK_DDRPHY_PGCR0_OFFSET		0x08
#define K2HK_DDRPHY_PGCR1_OFFSET		0x0C
#define K2HK_DDRPHY_PGSR0_OFFSET		0x10
#define K2HK_DDRPHY_PGSR1_OFFSET		0x14
#define K2HK_DDRPHY_PLLCR_OFFSET		0x18
#define K2HK_DDRPHY_PTR0_OFFSET		0x1C
#define K2HK_DDRPHY_PTR1_OFFSET		0x20
#define K2HK_DDRPHY_PTR2_OFFSET		0x24
#define K2HK_DDRPHY_PTR3_OFFSET		0x28
#define K2HK_DDRPHY_PTR4_OFFSET		0x2C
#define K2HK_DDRPHY_DCR_OFFSET		0x44

#define K2HK_DDRPHY_DTPR0_OFFSET		0x48
#define K2HK_DDRPHY_DTPR1_OFFSET		0x4C
#define K2HK_DDRPHY_DTPR2_OFFSET		0x50

#define K2HK_DDRPHY_MR0_OFFSET		0x54
#define K2HK_DDRPHY_MR1_OFFSET		0x58
#define K2HK_DDRPHY_MR2_OFFSET		0x5C
#define K2HK_DDRPHY_DTCR_OFFSET		0x68
#define K2HK_DDRPHY_PGCR2_OFFSET		0x8C

#define K2HK_DDRPHY_ZQ0CR1_OFFSET		0x184
#define K2HK_DDRPHY_ZQ1CR1_OFFSET		0x194
#define K2HK_DDRPHY_ZQ2CR1_OFFSET		0x1A4
#define K2HK_DDRPHY_ZQ3CR1_OFFSET		0x1B4

#define K2HK_DDRPHY_DATX8_8_OFFSET		0x3C0



#define IODDRM_MASK            0x00000180
#define ZCKSEL_MASK            0x01800000
#define CL_MASK				   0x00000072
#define WR_MASK				   0x00000E00
#define BL_MASK				   0x00000003
#define RRMODE_MASK            0x00040000
#define UDIMM_MASK             0x20000000
#define BYTEMASK_MASK          0x0003FC00
#define MPRDQ_MASK             0x00000080
#define PDQ_MASK               0x00000070
#define NOSRA_MASK             0x08000000
#define ECC_MASK               0x00000001



#define K2HK_DDR3_MIDR_OFFSET		0x00
#define K2HK_DDR3_STATUS_OFFSET		0x04
#define K2HK_DDR3_SDCFG_OFFSET		0x08
#define K2HK_DDR3_SDRFC_OFFSET		0x10
#define K2HK_DDR3_SDTIM1_OFFSET		0x18
#define K2HK_DDR3_SDTIM2_OFFSET		0x1C
#define K2HK_DDR3_SDTIM3_OFFSET		0x20
#define K2HK_DDR3_SDTIM4_OFFSET		0x28
#define K2HK_DDR3_PMCTL_OFFSET		0x38
#define K2HK_DDR3_ZQCFG_OFFSET		0xC8

/* DDR3 ECC */
#define K2HK_DDR3_ECC_INT_RAW_STATUS_OFFSET		0x0A4
#define K2HK_DDR3_ECC_INT_STATUS_OFFSET		0x0AC
#define K2HK_DDR3_ECC_INT_ENABLE_SET_SYS_OFFSET	0x0B4
#define K2HK_DDR3_ECC_CTRL_OFFSET			0x110
#define K2HK_DDR3_ECC_ADDR_RANGE1_OFFSET		0x114
#define K2HK_DDR3_ECC_ADDR_RANGE2_OFFSET		0x118
#define K2HK_DDR3_ONE_BIT_ECC_ERR_CNT_OFFSET		0x130
#define K2HK_DDR3_ONE_BIT_ECC_ERR_THRSH_OFFSET	0x134
#define K2HK_DDR3_ONE_BIT_ECC_ERR_DIST_1_OFFSET	0x138
#define K2HK_DDR3_ONE_BIT_ECC_ERR_ADDR_LOG_OFFSET	0x13C
#define K2HK_DDR3_TWO_BIT_ECC_ERR_ADDR_LOG_OFFSET	0x140
#define K2HK_DDR3_ONE_BIT_ECC_ERR_DIST_2_OFFSET	0x144

/* DDR3 ECC Interrupt Status register definitions */
#define DDR3_1B_ECC_ERR_SYS	BIT(5)
#define DDR3_2B_ECC_ERR_SYS	BIT(4)
#define DDR3_WR_ECC_ERR_SYS	BIT(3)

/* DDR3 ECC Control register definiations */
#define DDR3_ECC_EN		BIT(31)
#define DDR3_ECC_ADDR_RNG_PROT	BIT(30)
#define DDR3_ECC_VERIFY_EN	BIT(29)
#define DDR3_ECC_RMW_EN		BIT(28)
#define DDR3_ECC_ADDR_RNG_2_EN	BIT(1)
#define DDR3_ECC_ADDR_RNG_1_EN	BIT(0)

#define DDR3_ECC_ENABLE		(DDR3_ECC_EN | DDR3_ECC_ADDR_RNG_PROT | \
				DDR3_ECC_VERIFY_EN)

/* EDMA3 register offsets */
#define EDMA_QCHMAP0		0x0200
#define EDMA_IPR		0x1068
#define EDMA_ICR		0x1070
#define EDMA_QEECR		0x1088
#define EDMA_QEESR		0x108c
#define EDMA_PARAM_1(x)		(0x4020 + (4 * x))

/* Chip Interrupt Controller register offsets */
#define CIC_REV				0x00
#define CIC_CTRL			0x04
#define CIC_HOST_CTRL			0x0C
#define CIC_GLOBAL_ENABLE		0x10
#define CIC_GLOBAL_NESTING_LEVEL	0x1C
#define CIC_SYS_STAT_IDX_SET		0x20
#define CIC_SYS_STAT_IDX_CLR		0x24
#define CIC_SYS_ENABLE_IDX_SET		0x28
#define CIC_SYS_ENABLE_IDX_CLR		0x2C
#define CIC_GLOBAL_WAKEUP_ENABLE	0x30
#define CIC_HOST_ENABLE_IDX_SET		0x34
#define CIC_HOST_ENABLE_IDX_CLR		0x38
#define CIC_PACING_PRESCALE		0x40
#define CIC_VECTOR_BASE			0x50
#define CIC_VECTOR_SIZE			0x54
#define CIC_VECTOR_NULL			0x58
#define CIC_PRIO_IDX			0x80
#define CIC_PRIO_VECTOR			0x84
#define CIC_SECURE_ENABLE		0x90
#define CIC_SECURE_PRIO_IDX		0x94
#define CIC_PACING_PARAM(n)		(0x0100 + (n << 4))
#define CIC_PACING_DEC(n)		(0x0104 + (n << 4))
#define CIC_PACING_MAP(n)		(0x0108 + (n << 4))
#define CIC_SYS_RAW_STAT(n)		(0x0200 + (n << 2))
#define CIC_SYS_STAT_CLR(n)		(0x0280 + (n << 2))
#define CIC_SYS_ENABLE_SET(n)		(0x0300 + (n << 2))
#define CIC_SYS_ENABLE_CLR(n)		(0x0380 + (n << 2))
#define CIC_CHAN_MAP(n)			(0x0400 + (n << 2))
#define CIC_HOST_MAP(n)			(0x0800 + (n << 2))
#define CIC_HOST_PRIO_IDX(n)		(0x0900 + (n << 2))
#define CIC_SYS_POLARITY(n)		(0x0D00 + (n << 2))
#define CIC_SYS_TYPE(n)			(0x0D80 + (n << 2))
#define CIC_WAKEUP_ENABLE(n)		(0x0E00 + (n << 2))
#define CIC_DEBUG_SELECT(n)		(0x0F00 + (n << 2))
#define CIC_SYS_SECURE_ENABLE(n)	(0x1000 + (n << 2))
#define CIC_HOST_NESTING_LEVEL(n)	(0x1100 + (n << 2))
#define CIC_HOST_ENABLE(n)		(0x1500 + (n << 2))
#define CIC_HOST_PRIO_VECTOR(n)		(0x1600 + (n << 2))
#define CIC_VECTOR_ADDR(n)		(0x2000 + (n << 2))

/* MSMC segment size shift bits */
#define MSMC_SEG_SIZE_SHIFT	12
#define MSMC_MAP_SEG_NUM	(2 << (30 - MSMC_SEG_SIZE_SHIFT))
#define MSMC_DST_SEG_BASE	(CONFIG_SYS_LPAE_SDRAM_BASE >> \
				 MSMC_SEG_SIZE_SHIFT)

/* Queue manager */
#define DEVICE_QM_MANAGER_BASE          0x02a02000
#define DEVICE_QM_DESC_SETUP_BASE       0x02a03000
#define DEVICE_QM_MANAGER_QUEUES_BASE   0x02a80000
#define DEVICE_QM_MANAGER_Q_PROXY_BASE  0x02ac0000
#define DEVICE_QM_QUEUE_STATUS_BASE	0x02a40000
#define DEVICE_QM_NUM_LINKRAMS          2
#define DEVICE_QM_NUM_MEMREGIONS        20

#define DEVICE_PA_CDMA_GLOBAL_CFG_BASE   0x02004000
#define DEVICE_PA_CDMA_TX_CHAN_CFG_BASE  0x02004400
#define DEVICE_PA_CDMA_RX_CHAN_CFG_BASE  0x02004800
#define DEVICE_PA_CDMA_RX_FLOW_CFG_BASE  0x02005000

#define DEVICE_PA_CDMA_RX_NUM_CHANNELS   24
#define DEVICE_PA_CDMA_RX_NUM_FLOWS      32
#define DEVICE_PA_CDMA_TX_NUM_CHANNELS   9

/* MSMC control */
#define K2HK_MSMC_CTRL_BASE		0x0bc00000

/* EDMA */
#define K2HK_EDMA0_BASE			0x02700000

/* Chip Interrupt Controller */
#define K2HK_CIC2_BASE			0x02608000

#define DDR3_ECC_CIC2_IRQ_NUM		0x0D3   /* DDR3 ECC system irq # */
#define DDR3_ECC_CIC2_CHAN_NUM		0x01D   /* DDR3 ECC int mapped to CIC2
						   channel 29 */

#endif /* __ASM_ARCH_HARDWARE_H */
