Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jul 25 05:57:42 2019
| Host         : travis-job-ce200caf-222a-49f7-abea-d0e4e243b51a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a50tfgg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4151 |       4005 |     144 |    2 | 3525 |     25 |     25 |            4 |
|   (top)                    |            (top) |       2076 |       1930 |     144 |    2 | 2298 |     24 |     17 |            0 |
|   VexRiscv                 |         VexRiscv |       2076 |       2076 |       0 |    0 | 1227 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        992 |        992 |       0 |    0 | 1003 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        577 |        577 |       0 |    0 |  103 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        507 |        507 |       0 |    0 |  121 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


