

================================================================
== Vitis HLS Report for 'test_atax_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Fri Sep 20 17:14:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        atax.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.247 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.110 us|  0.110 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |       31|       31|         3|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      262|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    13|        0|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1029|    -|
|Register             |        -|     -|      213|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|      213|     1369|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_1_U1   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U2   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U3   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U4   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U5   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U6   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U7   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U8   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U9   |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U10  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U11  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U12  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_1_U13  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  13|  0|  78|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_1880_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln45_10_fu_1955_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln45_11_fu_1961_p2  |         +|   0|  0|  16|           9|           1|
    |add_ln45_12_fu_1889_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln45_13_fu_1997_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln45_1_fu_1901_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln45_2_fu_1907_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln45_3_fu_1913_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln45_4_fu_1919_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln45_5_fu_1925_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln45_6_fu_1931_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln45_7_fu_1937_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln45_8_fu_1943_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln45_9_fu_1949_p2   |         +|   0|  0|  16|           9|           2|
    |add_ln45_fu_1895_p2     |         +|   0|  0|  16|           9|           4|
    |icmp_ln43_fu_1874_p2    |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln45_fu_1987_p2    |      icmp|   0|  0|  12|           5|           4|
    |select_ln45_fu_2003_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 262|         138|          56|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_v4_1          |   9|          2|    5|         10|
    |phi_mul_fu_128                 |   9|          2|    9|         18|
    |v3_10_address0                 |  65|         13|    5|         65|
    |v3_11_address0                 |  65|         13|    5|         65|
    |v3_12_address0                 |  65|         13|    5|         65|
    |v3_13_address0                 |  65|         13|    5|         65|
    |v3_14_address0                 |  65|         13|    5|         65|
    |v3_1_address0                  |  65|         13|    5|         65|
    |v3_2_address0                  |  65|         13|    5|         65|
    |v3_3_address0                  |  65|         13|    5|         65|
    |v3_4_address0                  |  65|         13|    5|         65|
    |v3_5_address0                  |  65|         13|    5|         65|
    |v3_6_address0                  |  65|         13|    5|         65|
    |v3_7_address0                  |  65|         13|    5|         65|
    |v3_8_address0                  |  65|         13|    5|         65|
    |v3_9_address0                  |  65|         13|    5|         65|
    |v3_address0                    |  65|         13|    5|         65|
    |v4_fu_132                      |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1029|        207|  105|       1035|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |add_ln45_10_reg_2551                |  9|   0|    9|          0|
    |add_ln45_11_reg_2556                |  9|   0|    9|          0|
    |add_ln45_1_reg_2506                 |  9|   0|    9|          0|
    |add_ln45_2_reg_2511                 |  9|   0|    9|          0|
    |add_ln45_3_reg_2516                 |  9|   0|    9|          0|
    |add_ln45_4_reg_2521                 |  9|   0|    9|          0|
    |add_ln45_5_reg_2526                 |  9|   0|    9|          0|
    |add_ln45_6_reg_2531                 |  9|   0|    9|          0|
    |add_ln45_7_reg_2536                 |  9|   0|    9|          0|
    |add_ln45_8_reg_2541                 |  9|   0|    9|          0|
    |add_ln45_9_reg_2546                 |  9|   0|    9|          0|
    |add_ln45_reg_2501                   |  9|   0|    9|          0|
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |phi_mul_fu_128                      |  9|   0|    9|          0|
    |select_ln45_reg_2566                |  4|   0|    4|          0|
    |select_ln45_reg_2566_pp0_iter1_reg  |  4|   0|    4|          0|
    |tmp_60_reg_2570                     |  6|   0|    6|          0|
    |tmp_61_reg_2575                     |  6|   0|    6|          0|
    |tmp_62_reg_2580                     |  6|   0|    6|          0|
    |tmp_63_reg_2585                     |  6|   0|    6|          0|
    |tmp_64_reg_2590                     |  6|   0|    6|          0|
    |tmp_65_reg_2595                     |  6|   0|    6|          0|
    |tmp_66_reg_2600                     |  6|   0|    6|          0|
    |tmp_67_reg_2605                     |  6|   0|    6|          0|
    |tmp_68_reg_2610                     |  6|   0|    6|          0|
    |tmp_69_reg_2615                     |  6|   0|    6|          0|
    |tmp_70_reg_2620                     |  6|   0|    6|          0|
    |tmp_71_reg_2625                     |  6|   0|    6|          0|
    |tmp_reg_2561                        |  6|   0|    6|          0|
    |v4_fu_132                           |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |213|   0|  213|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  test_atax_Pipeline_VITIS_LOOP_43_1|  return value|
|v3_14_address0  |  out|    5|   ap_memory|                               v3_14|         array|
|v3_14_ce0       |  out|    1|   ap_memory|                               v3_14|         array|
|v3_14_we0       |  out|    1|   ap_memory|                               v3_14|         array|
|v3_14_d0        |  out|   32|   ap_memory|                               v3_14|         array|
|v3_14_address1  |  out|    5|   ap_memory|                               v3_14|         array|
|v3_14_ce1       |  out|    1|   ap_memory|                               v3_14|         array|
|v3_14_we1       |  out|    1|   ap_memory|                               v3_14|         array|
|v3_14_d1        |  out|   32|   ap_memory|                               v3_14|         array|
|v3_13_address0  |  out|    5|   ap_memory|                               v3_13|         array|
|v3_13_ce0       |  out|    1|   ap_memory|                               v3_13|         array|
|v3_13_we0       |  out|    1|   ap_memory|                               v3_13|         array|
|v3_13_d0        |  out|   32|   ap_memory|                               v3_13|         array|
|v3_13_address1  |  out|    5|   ap_memory|                               v3_13|         array|
|v3_13_ce1       |  out|    1|   ap_memory|                               v3_13|         array|
|v3_13_we1       |  out|    1|   ap_memory|                               v3_13|         array|
|v3_13_d1        |  out|   32|   ap_memory|                               v3_13|         array|
|v3_12_address0  |  out|    5|   ap_memory|                               v3_12|         array|
|v3_12_ce0       |  out|    1|   ap_memory|                               v3_12|         array|
|v3_12_we0       |  out|    1|   ap_memory|                               v3_12|         array|
|v3_12_d0        |  out|   32|   ap_memory|                               v3_12|         array|
|v3_12_address1  |  out|    5|   ap_memory|                               v3_12|         array|
|v3_12_ce1       |  out|    1|   ap_memory|                               v3_12|         array|
|v3_12_we1       |  out|    1|   ap_memory|                               v3_12|         array|
|v3_12_d1        |  out|   32|   ap_memory|                               v3_12|         array|
|v3_11_address0  |  out|    5|   ap_memory|                               v3_11|         array|
|v3_11_ce0       |  out|    1|   ap_memory|                               v3_11|         array|
|v3_11_we0       |  out|    1|   ap_memory|                               v3_11|         array|
|v3_11_d0        |  out|   32|   ap_memory|                               v3_11|         array|
|v3_11_address1  |  out|    5|   ap_memory|                               v3_11|         array|
|v3_11_ce1       |  out|    1|   ap_memory|                               v3_11|         array|
|v3_11_we1       |  out|    1|   ap_memory|                               v3_11|         array|
|v3_11_d1        |  out|   32|   ap_memory|                               v3_11|         array|
|v3_10_address0  |  out|    5|   ap_memory|                               v3_10|         array|
|v3_10_ce0       |  out|    1|   ap_memory|                               v3_10|         array|
|v3_10_we0       |  out|    1|   ap_memory|                               v3_10|         array|
|v3_10_d0        |  out|   32|   ap_memory|                               v3_10|         array|
|v3_10_address1  |  out|    5|   ap_memory|                               v3_10|         array|
|v3_10_ce1       |  out|    1|   ap_memory|                               v3_10|         array|
|v3_10_we1       |  out|    1|   ap_memory|                               v3_10|         array|
|v3_10_d1        |  out|   32|   ap_memory|                               v3_10|         array|
|v3_9_address0   |  out|    5|   ap_memory|                                v3_9|         array|
|v3_9_ce0        |  out|    1|   ap_memory|                                v3_9|         array|
|v3_9_we0        |  out|    1|   ap_memory|                                v3_9|         array|
|v3_9_d0         |  out|   32|   ap_memory|                                v3_9|         array|
|v3_9_address1   |  out|    5|   ap_memory|                                v3_9|         array|
|v3_9_ce1        |  out|    1|   ap_memory|                                v3_9|         array|
|v3_9_we1        |  out|    1|   ap_memory|                                v3_9|         array|
|v3_9_d1         |  out|   32|   ap_memory|                                v3_9|         array|
|v3_8_address0   |  out|    5|   ap_memory|                                v3_8|         array|
|v3_8_ce0        |  out|    1|   ap_memory|                                v3_8|         array|
|v3_8_we0        |  out|    1|   ap_memory|                                v3_8|         array|
|v3_8_d0         |  out|   32|   ap_memory|                                v3_8|         array|
|v3_8_address1   |  out|    5|   ap_memory|                                v3_8|         array|
|v3_8_ce1        |  out|    1|   ap_memory|                                v3_8|         array|
|v3_8_we1        |  out|    1|   ap_memory|                                v3_8|         array|
|v3_8_d1         |  out|   32|   ap_memory|                                v3_8|         array|
|v3_7_address0   |  out|    5|   ap_memory|                                v3_7|         array|
|v3_7_ce0        |  out|    1|   ap_memory|                                v3_7|         array|
|v3_7_we0        |  out|    1|   ap_memory|                                v3_7|         array|
|v3_7_d0         |  out|   32|   ap_memory|                                v3_7|         array|
|v3_7_address1   |  out|    5|   ap_memory|                                v3_7|         array|
|v3_7_ce1        |  out|    1|   ap_memory|                                v3_7|         array|
|v3_7_we1        |  out|    1|   ap_memory|                                v3_7|         array|
|v3_7_d1         |  out|   32|   ap_memory|                                v3_7|         array|
|v3_6_address0   |  out|    5|   ap_memory|                                v3_6|         array|
|v3_6_ce0        |  out|    1|   ap_memory|                                v3_6|         array|
|v3_6_we0        |  out|    1|   ap_memory|                                v3_6|         array|
|v3_6_d0         |  out|   32|   ap_memory|                                v3_6|         array|
|v3_6_address1   |  out|    5|   ap_memory|                                v3_6|         array|
|v3_6_ce1        |  out|    1|   ap_memory|                                v3_6|         array|
|v3_6_we1        |  out|    1|   ap_memory|                                v3_6|         array|
|v3_6_d1         |  out|   32|   ap_memory|                                v3_6|         array|
|v3_5_address0   |  out|    5|   ap_memory|                                v3_5|         array|
|v3_5_ce0        |  out|    1|   ap_memory|                                v3_5|         array|
|v3_5_we0        |  out|    1|   ap_memory|                                v3_5|         array|
|v3_5_d0         |  out|   32|   ap_memory|                                v3_5|         array|
|v3_5_address1   |  out|    5|   ap_memory|                                v3_5|         array|
|v3_5_ce1        |  out|    1|   ap_memory|                                v3_5|         array|
|v3_5_we1        |  out|    1|   ap_memory|                                v3_5|         array|
|v3_5_d1         |  out|   32|   ap_memory|                                v3_5|         array|
|v3_4_address0   |  out|    5|   ap_memory|                                v3_4|         array|
|v3_4_ce0        |  out|    1|   ap_memory|                                v3_4|         array|
|v3_4_we0        |  out|    1|   ap_memory|                                v3_4|         array|
|v3_4_d0         |  out|   32|   ap_memory|                                v3_4|         array|
|v3_4_address1   |  out|    5|   ap_memory|                                v3_4|         array|
|v3_4_ce1        |  out|    1|   ap_memory|                                v3_4|         array|
|v3_4_we1        |  out|    1|   ap_memory|                                v3_4|         array|
|v3_4_d1         |  out|   32|   ap_memory|                                v3_4|         array|
|v3_3_address0   |  out|    5|   ap_memory|                                v3_3|         array|
|v3_3_ce0        |  out|    1|   ap_memory|                                v3_3|         array|
|v3_3_we0        |  out|    1|   ap_memory|                                v3_3|         array|
|v3_3_d0         |  out|   32|   ap_memory|                                v3_3|         array|
|v3_3_address1   |  out|    5|   ap_memory|                                v3_3|         array|
|v3_3_ce1        |  out|    1|   ap_memory|                                v3_3|         array|
|v3_3_we1        |  out|    1|   ap_memory|                                v3_3|         array|
|v3_3_d1         |  out|   32|   ap_memory|                                v3_3|         array|
|v3_2_address0   |  out|    5|   ap_memory|                                v3_2|         array|
|v3_2_ce0        |  out|    1|   ap_memory|                                v3_2|         array|
|v3_2_we0        |  out|    1|   ap_memory|                                v3_2|         array|
|v3_2_d0         |  out|   32|   ap_memory|                                v3_2|         array|
|v3_2_address1   |  out|    5|   ap_memory|                                v3_2|         array|
|v3_2_ce1        |  out|    1|   ap_memory|                                v3_2|         array|
|v3_2_we1        |  out|    1|   ap_memory|                                v3_2|         array|
|v3_2_d1         |  out|   32|   ap_memory|                                v3_2|         array|
|v3_1_address0   |  out|    5|   ap_memory|                                v3_1|         array|
|v3_1_ce0        |  out|    1|   ap_memory|                                v3_1|         array|
|v3_1_we0        |  out|    1|   ap_memory|                                v3_1|         array|
|v3_1_d0         |  out|   32|   ap_memory|                                v3_1|         array|
|v3_1_address1   |  out|    5|   ap_memory|                                v3_1|         array|
|v3_1_ce1        |  out|    1|   ap_memory|                                v3_1|         array|
|v3_1_we1        |  out|    1|   ap_memory|                                v3_1|         array|
|v3_1_d1         |  out|   32|   ap_memory|                                v3_1|         array|
|v3_address0     |  out|    5|   ap_memory|                                  v3|         array|
|v3_ce0          |  out|    1|   ap_memory|                                  v3|         array|
|v3_we0          |  out|    1|   ap_memory|                                  v3|         array|
|v3_d0           |  out|   32|   ap_memory|                                  v3|         array|
|v3_address1     |  out|    5|   ap_memory|                                  v3|         array|
|v3_ce1          |  out|    1|   ap_memory|                                  v3|         array|
|v3_we1          |  out|    1|   ap_memory|                                  v3|         array|
|v3_d1           |  out|   32|   ap_memory|                                  v3|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

