<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> RAM_Based_Shift_Register</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1180947"></A><A NAME="0_WP0164"></A>RAM_Based_Shift_Register</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180948"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180949"></A>Implements a shift register using RAM and implemented in LUT logic.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180950"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180951"></A>ECP5U, ECP5UM,
LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeSC, LatticeSCM,  LatticeXP, LatticeXP2, LIFMD, LIFMDF, 
MachXO, MachXO2, MachXO3D, MachXO3L, Platform Manager, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180952"></A>Version: </H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180734"></A>5.3</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180735"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.3: Added LIFMDF support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.2: Added LIFMD support. Added MachXO3D support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.1: Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.0: Added MachXO3L support. Added EBR implementation.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    4.2: Added support for comments and empty lines in memory initialization files.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180672"></A>
    4.1: For LatticeSC: Set GSR to ENABLED (default setting for primitive)
    for LUT-based implementation.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180672"></A>
4.0: Removed support for EBR-based shift-registers.
</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180672"></A>3.4: Added "wire" declaration in Verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180955"></A>3.3: Updated device support.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180955"></A>3.2: Additional device support.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180956"></A>3.1: Minimum number of shifts changed to 2 instead of 1.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180957"></A>3.0: Added lossless mode. Added EBR-based shift register.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180958"></A>2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180959"></A>1.0: Original released version.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180677"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50466" CLASS="URL">TN1264</A></SPAN>
  - ECP5 Memory Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=39082" CLASS="URL">TN1201</A></SPAN>
  - Memory Usage Guide for MachXO2 Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50515" CLASS="URL">TN1290</A></SPAN>
  - Memory Usage Guide for MachXO3L Devices</P>
  <P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=51658" CLASS="URL">TN1306</A></SPAN>
  - CrossLink Memory Usage Guide</P>
</DIV>
</DIV>
</BODY>
</HTML>