
spi_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000984  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b2c  08000b34  00010b34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b2c  08000b2c  00010b34  2**0
                  CONTENTS
  4 .ARM          00000000  08000b2c  08000b2c  00010b34  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b2c  08000b34  00010b34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b2c  08000b2c  00010b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b30  08000b30  00010b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b34  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b34  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010b34  2**0
                  CONTENTS, READONLY
 12 .debug_info   000019da  00000000  00000000  00010b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000469  00000000  00000000  0001253e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000140  00000000  00000000  000129a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000108  00000000  00000000  00012ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001fec  00000000  00000000  00012bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000016d3  00000000  00000000  00014bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009259  00000000  00000000  000162af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0001f508  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000454  00000000  00000000  0001f55c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000b14 	.word	0x08000b14

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000b14 	.word	0x08000b14

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <SPI2_GPIOInit>:
#include<string.h>
#include<gpio.h>
#include<spi.h>

void SPI2_GPIOInit(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
	GPIOHandle_t pGPIOPin;


	pGPIOPin.pGPIOx = GPIOB;
 80001fe:	4b0e      	ldr	r3, [pc, #56]	; (8000238 <SPI2_GPIOInit+0x40>)
 8000200:	607b      	str	r3, [r7, #4]
	pGPIOPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFUNC;
 8000202:	2302      	movs	r3, #2
 8000204:	727b      	strb	r3, [r7, #9]
	pGPIOPin.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000206:	2305      	movs	r3, #5
 8000208:	737b      	strb	r3, [r7, #13]
	pGPIOPin.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 800020a:	2300      	movs	r3, #0
 800020c:	733b      	strb	r3, [r7, #12]
	pGPIOPin.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDTYPE_NONE;
 800020e:	2300      	movs	r3, #0
 8000210:	72fb      	strb	r3, [r7, #11]
	pGPIOPin.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEED_HIGH;
 8000212:	2302      	movs	r3, #2
 8000214:	72bb      	strb	r3, [r7, #10]

	//Configure each pin as per comments
	//1. SCLK
	pGPIOPin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PINNUMBER_13;
 8000216:	230d      	movs	r3, #13
 8000218:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&pGPIOPin);
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f000 f875 	bl	800030c <GPIO_Init>

	//2. MOSI
	pGPIOPin.GPIO_PinConfig.GPIO_PinNumber = GPIO_PINNUMBER_15;
 8000222:	230f      	movs	r3, #15
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&pGPIOPin);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f86f 	bl	800030c <GPIO_Init>
	//GPIO_Init(&pGPIOPin);

	//4. NSS
	//pGPIOPin->GPIO_PinConfig.GPIO_PinNumber = GPIO_PINNUMBER_12;
	//GPIO_Init(&pGPIOPin);
}
 800022e:	bf00      	nop
 8000230:	3710      	adds	r7, #16
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	40020400 	.word	0x40020400

0800023c <SPI2_init>:

void SPI2_init()
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b088      	sub	sp, #32
 8000240:	af00      	add	r7, sp, #0
	SPI_Handle_t pSPI2Handle;

	pSPI2Handle.pSPIx = SPI2;
 8000242:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <SPI2_init+0x38>)
 8000244:	603b      	str	r3, [r7, #0]
	pSPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUSCONFIG_FULLDUPLEX;
 8000246:	2301      	movs	r3, #1
 8000248:	60bb      	str	r3, [r7, #8]
	pSPI2Handle.SPIConfig.SPI_DEVICEMODE = SPI_DEVICEMODE_MASTER;
 800024a:	2301      	movs	r3, #1
 800024c:	607b      	str	r3, [r7, #4]
	pSPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_BAUDRATE_DIV2;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
	pSPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000252:	2300      	movs	r3, #0
 8000254:	613b      	str	r3, [r7, #16]
	pSPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000256:	2300      	movs	r3, #0
 8000258:	617b      	str	r3, [r7, #20]
	pSPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800025a:	2300      	movs	r3, #0
 800025c:	61bb      	str	r3, [r7, #24]
	pSPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_ENABLE;
 800025e:	2301      	movs	r3, #1
 8000260:	61fb      	str	r3, [r7, #28]

	SPI_Init(&pSPI2Handle);
 8000262:	463b      	mov	r3, r7
 8000264:	4618      	mov	r0, r3
 8000266:	f000 fb59 	bl	800091c <SPI_Init>
}
 800026a:	bf00      	nop
 800026c:	3720      	adds	r7, #32
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	40003800 	.word	0x40003800

08000278 <main>:


int main()
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
	char userData[] = "Hel";
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <main+0x38>)
 8000280:	607b      	str	r3, [r7, #4]
	SPI2_GPIOInit();
 8000282:	f7ff ffb9 	bl	80001f8 <SPI2_GPIOInit>
	SPI2_init();
 8000286:	f7ff ffd9 	bl	800023c <SPI2_init>

	//Enable the SPI peripheral
	//SPI_PeripheralEnable(SPI2, ENABLE);

	//SSI Enable
	SPI_SSIConfig(SPI2, ENABLE);
 800028a:	2101      	movs	r1, #1
 800028c:	4809      	ldr	r0, [pc, #36]	; (80002b4 <main+0x3c>)
 800028e:	f000 fc01 	bl	8000a94 <SPI_SSIConfig>

	//Enable the SPI peripheral
		SPI_PeripheralEnable(SPI2, ENABLE);
 8000292:	2101      	movs	r1, #1
 8000294:	4807      	ldr	r0, [pc, #28]	; (80002b4 <main+0x3c>)
 8000296:	f000 fbe1 	bl	8000a5c <SPI_PeripheralEnable>
	SPI_SendData(SPI2, (uint8_t*)userData, strlen(userData));
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	4618      	mov	r0, r3
 800029e:	f7ff ffa3 	bl	80001e8 <strlen>
 80002a2:	4602      	mov	r2, r0
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	4619      	mov	r1, r3
 80002a8:	4802      	ldr	r0, [pc, #8]	; (80002b4 <main+0x3c>)
 80002aa:	f000 fb8c 	bl	80009c6 <SPI_SendData>

	while(1);
 80002ae:	e7fe      	b.n	80002ae <main+0x36>
 80002b0:	006c6548 	.word	0x006c6548
 80002b4:	40003800 	.word	0x40003800

080002b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b8:	480d      	ldr	r0, [pc, #52]	; (80002f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ba:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c0:	480c      	ldr	r0, [pc, #48]	; (80002f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c2:	490d      	ldr	r1, [pc, #52]	; (80002f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c4:	4a0d      	ldr	r2, [pc, #52]	; (80002fc <LoopForever+0xe>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c8:	e002      	b.n	80002d0 <LoopCopyDataInit>

080002ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ce:	3304      	adds	r3, #4

080002d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d4:	d3f9      	bcc.n	80002ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d6:	4a0a      	ldr	r2, [pc, #40]	; (8000300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d8:	4c0a      	ldr	r4, [pc, #40]	; (8000304 <LoopForever+0x16>)
  movs r3, #0
 80002da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002dc:	e001      	b.n	80002e2 <LoopFillZerobss>

080002de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e0:	3204      	adds	r2, #4

080002e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e4:	d3fb      	bcc.n	80002de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e6:	f000 fbf1 	bl	8000acc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ea:	f7ff ffc5 	bl	8000278 <main>

080002ee <LoopForever>:

LoopForever:
    b LoopForever
 80002ee:	e7fe      	b.n	80002ee <LoopForever>
  ldr   r0, =_estack
 80002f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002fc:	08000b34 	.word	0x08000b34
  ldr r2, =_sbss
 8000300:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000304:	2000001c 	.word	0x2000001c

08000308 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000308:	e7fe      	b.n	8000308 <ADC_IRQHandler>
	...

0800030c <GPIO_Init>:

/*
 * INITILIZATION AND DEINITILIZATION
 */
void GPIO_Init(GPIOHandle_t *pGPIOHandle)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b086      	sub	sp, #24
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]

	uint32_t temp, temp1, temp2;
	uint8_t portcode;
	GPIO_PeriClockEnable(pGPIOHandle->pGPIOx, ENABLE);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2101      	movs	r1, #1
 800031a:	4618      	mov	r0, r3
 800031c:	f000 f9a6 	bl	800066c <GPIO_PeriClockEnable>

	//1. Configure the mode
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	795b      	ldrb	r3, [r3, #5]
 8000324:	2b03      	cmp	r3, #3
 8000326:	d820      	bhi.n	800036a <GPIO_Init+0x5e>
	{
		//Non interrupt mode

		//Initilly clear the bits
		pGPIOHandle->pGPIOx->MODER &= ~(0x3U << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	6819      	ldr	r1, [r3, #0]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	791b      	ldrb	r3, [r3, #4]
 8000332:	461a      	mov	r2, r3
 8000334:	2303      	movs	r3, #3
 8000336:	4093      	lsls	r3, r2
 8000338:	43da      	mvns	r2, r3
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	400a      	ands	r2, r1
 8000340:	601a      	str	r2, [r3, #0]
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <<(2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	795b      	ldrb	r3, [r3, #5]
 8000346:	461a      	mov	r2, r3
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	791b      	ldrb	r3, [r3, #4]
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	fa02 f303 	lsl.w	r3, r2, r3
 8000352:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	6819      	ldr	r1, [r3, #0]
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	68ba      	ldr	r2, [r7, #8]
 8000360:	430a      	orrs	r2, r1
 8000362:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000364:	2300      	movs	r3, #0
 8000366:	60bb      	str	r3, [r7, #8]
 8000368:	e0df      	b.n	800052a <GPIO_Init+0x21e>

	}
	else
	{
		//Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_FT)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	795b      	ldrb	r3, [r3, #5]
 800036e:	2b04      	cmp	r3, #4
 8000370:	d117      	bne.n	80003a2 <GPIO_Init+0x96>
		{
			//1.Configure FTSR register
			EXTI->EXTI_FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000372:	4b4f      	ldr	r3, [pc, #316]	; (80004b0 <GPIO_Init+0x1a4>)
 8000374:	68db      	ldr	r3, [r3, #12]
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	7912      	ldrb	r2, [r2, #4]
 800037a:	4611      	mov	r1, r2
 800037c:	2201      	movs	r2, #1
 800037e:	408a      	lsls	r2, r1
 8000380:	4611      	mov	r1, r2
 8000382:	4a4b      	ldr	r2, [pc, #300]	; (80004b0 <GPIO_Init+0x1a4>)
 8000384:	430b      	orrs	r3, r1
 8000386:	60d3      	str	r3, [r2, #12]

			// Clear RTSR bit
			EXTI->EXTI_RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000388:	4b49      	ldr	r3, [pc, #292]	; (80004b0 <GPIO_Init+0x1a4>)
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	687a      	ldr	r2, [r7, #4]
 800038e:	7912      	ldrb	r2, [r2, #4]
 8000390:	4611      	mov	r1, r2
 8000392:	2201      	movs	r2, #1
 8000394:	408a      	lsls	r2, r1
 8000396:	43d2      	mvns	r2, r2
 8000398:	4611      	mov	r1, r2
 800039a:	4a45      	ldr	r2, [pc, #276]	; (80004b0 <GPIO_Init+0x1a4>)
 800039c:	400b      	ands	r3, r1
 800039e:	6093      	str	r3, [r2, #8]
 80003a0:	e035      	b.n	800040e <GPIO_Init+0x102>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_RT)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	795b      	ldrb	r3, [r3, #5]
 80003a6:	2b05      	cmp	r3, #5
 80003a8:	d117      	bne.n	80003da <GPIO_Init+0xce>
		{
			//1. Configure RTSR register
			EXTI->EXTI_RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003aa:	4b41      	ldr	r3, [pc, #260]	; (80004b0 <GPIO_Init+0x1a4>)
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	7912      	ldrb	r2, [r2, #4]
 80003b2:	4611      	mov	r1, r2
 80003b4:	2201      	movs	r2, #1
 80003b6:	408a      	lsls	r2, r1
 80003b8:	4611      	mov	r1, r2
 80003ba:	4a3d      	ldr	r2, [pc, #244]	; (80004b0 <GPIO_Init+0x1a4>)
 80003bc:	430b      	orrs	r3, r1
 80003be:	6093      	str	r3, [r2, #8]

			// Clear FTSR bit
			EXTI->EXTI_FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003c0:	4b3b      	ldr	r3, [pc, #236]	; (80004b0 <GPIO_Init+0x1a4>)
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	687a      	ldr	r2, [r7, #4]
 80003c6:	7912      	ldrb	r2, [r2, #4]
 80003c8:	4611      	mov	r1, r2
 80003ca:	2201      	movs	r2, #1
 80003cc:	408a      	lsls	r2, r1
 80003ce:	43d2      	mvns	r2, r2
 80003d0:	4611      	mov	r1, r2
 80003d2:	4a37      	ldr	r2, [pc, #220]	; (80004b0 <GPIO_Init+0x1a4>)
 80003d4:	400b      	ands	r3, r1
 80003d6:	60d3      	str	r3, [r2, #12]
 80003d8:	e019      	b.n	800040e <GPIO_Init+0x102>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_RFT)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	795b      	ldrb	r3, [r3, #5]
 80003de:	2b06      	cmp	r3, #6
 80003e0:	d115      	bne.n	800040e <GPIO_Init+0x102>
		{
			//1. Configure both FTSR and RTSr registers
			EXTI->EXTI_FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003e2:	4b33      	ldr	r3, [pc, #204]	; (80004b0 <GPIO_Init+0x1a4>)
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	7912      	ldrb	r2, [r2, #4]
 80003ea:	4611      	mov	r1, r2
 80003ec:	2201      	movs	r2, #1
 80003ee:	408a      	lsls	r2, r1
 80003f0:	4611      	mov	r1, r2
 80003f2:	4a2f      	ldr	r2, [pc, #188]	; (80004b0 <GPIO_Init+0x1a4>)
 80003f4:	430b      	orrs	r3, r1
 80003f6:	60d3      	str	r3, [r2, #12]

			EXTI->EXTI_RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003f8:	4b2d      	ldr	r3, [pc, #180]	; (80004b0 <GPIO_Init+0x1a4>)
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	687a      	ldr	r2, [r7, #4]
 80003fe:	7912      	ldrb	r2, [r2, #4]
 8000400:	4611      	mov	r1, r2
 8000402:	2201      	movs	r2, #1
 8000404:	408a      	lsls	r2, r1
 8000406:	4611      	mov	r1, r2
 8000408:	4a29      	ldr	r2, [pc, #164]	; (80004b0 <GPIO_Init+0x1a4>)
 800040a:	430b      	orrs	r3, r1
 800040c:	6093      	str	r3, [r2, #8]
		}

		// 2. Configure the GPIO port selection in SYSCFG_EXTICR
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	791b      	ldrb	r3, [r3, #4]
 8000412:	089b      	lsrs	r3, r3, #2
 8000414:	b2db      	uxtb	r3, r3
 8000416:	617b      	str	r3, [r7, #20]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	791b      	ldrb	r3, [r3, #4]
 800041c:	f003 0303 	and.w	r3, r3, #3
 8000420:	613b      	str	r3, [r7, #16]

		portcode = GPIOBASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a23      	ldr	r2, [pc, #140]	; (80004b4 <GPIO_Init+0x1a8>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d057      	beq.n	80004dc <GPIO_Init+0x1d0>
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a21      	ldr	r2, [pc, #132]	; (80004b8 <GPIO_Init+0x1ac>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d039      	beq.n	80004aa <GPIO_Init+0x19e>
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a20      	ldr	r2, [pc, #128]	; (80004bc <GPIO_Init+0x1b0>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d032      	beq.n	80004a6 <GPIO_Init+0x19a>
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a1e      	ldr	r2, [pc, #120]	; (80004c0 <GPIO_Init+0x1b4>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d02b      	beq.n	80004a2 <GPIO_Init+0x196>
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4a1d      	ldr	r2, [pc, #116]	; (80004c4 <GPIO_Init+0x1b8>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d024      	beq.n	800049e <GPIO_Init+0x192>
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a1b      	ldr	r2, [pc, #108]	; (80004c8 <GPIO_Init+0x1bc>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d01d      	beq.n	800049a <GPIO_Init+0x18e>
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a1a      	ldr	r2, [pc, #104]	; (80004cc <GPIO_Init+0x1c0>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d016      	beq.n	8000496 <GPIO_Init+0x18a>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a18      	ldr	r2, [pc, #96]	; (80004d0 <GPIO_Init+0x1c4>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d00f      	beq.n	8000492 <GPIO_Init+0x186>
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a17      	ldr	r2, [pc, #92]	; (80004d4 <GPIO_Init+0x1c8>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d008      	beq.n	800048e <GPIO_Init+0x182>
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a15      	ldr	r2, [pc, #84]	; (80004d8 <GPIO_Init+0x1cc>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d101      	bne.n	800048a <GPIO_Init+0x17e>
 8000486:	2309      	movs	r3, #9
 8000488:	e029      	b.n	80004de <GPIO_Init+0x1d2>
 800048a:	2300      	movs	r3, #0
 800048c:	e027      	b.n	80004de <GPIO_Init+0x1d2>
 800048e:	2308      	movs	r3, #8
 8000490:	e025      	b.n	80004de <GPIO_Init+0x1d2>
 8000492:	2307      	movs	r3, #7
 8000494:	e023      	b.n	80004de <GPIO_Init+0x1d2>
 8000496:	2306      	movs	r3, #6
 8000498:	e021      	b.n	80004de <GPIO_Init+0x1d2>
 800049a:	2305      	movs	r3, #5
 800049c:	e01f      	b.n	80004de <GPIO_Init+0x1d2>
 800049e:	2304      	movs	r3, #4
 80004a0:	e01d      	b.n	80004de <GPIO_Init+0x1d2>
 80004a2:	2303      	movs	r3, #3
 80004a4:	e01b      	b.n	80004de <GPIO_Init+0x1d2>
 80004a6:	2302      	movs	r3, #2
 80004a8:	e019      	b.n	80004de <GPIO_Init+0x1d2>
 80004aa:	2301      	movs	r3, #1
 80004ac:	e017      	b.n	80004de <GPIO_Init+0x1d2>
 80004ae:	bf00      	nop
 80004b0:	40013c00 	.word	0x40013c00
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40020400 	.word	0x40020400
 80004bc:	40020800 	.word	0x40020800
 80004c0:	40020c00 	.word	0x40020c00
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40021400 	.word	0x40021400
 80004cc:	40021800 	.word	0x40021800
 80004d0:	40021c00 	.word	0x40021c00
 80004d4:	40022000 	.word	0x40022000
 80004d8:	40022400 	.word	0x40022400
 80004dc:	2300      	movs	r3, #0
 80004de:	73fb      	strb	r3, [r7, #15]
		SYSCFG_PCLK_ENABLE();
 80004e0:	4b5f      	ldr	r3, [pc, #380]	; (8000660 <GPIO_Init+0x354>)
 80004e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004e4:	4a5e      	ldr	r2, [pc, #376]	; (8000660 <GPIO_Init+0x354>)
 80004e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004ea:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->SYSCFG_EXTICR[temp1] |= portcode << (temp2*4);
 80004ec:	4a5d      	ldr	r2, [pc, #372]	; (8000664 <GPIO_Init+0x358>)
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	3302      	adds	r3, #2
 80004f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004f6:	7bf9      	ldrb	r1, [r7, #15]
 80004f8:	693a      	ldr	r2, [r7, #16]
 80004fa:	0092      	lsls	r2, r2, #2
 80004fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000500:	4958      	ldr	r1, [pc, #352]	; (8000664 <GPIO_Init+0x358>)
 8000502:	431a      	orrs	r2, r3
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	3302      	adds	r3, #2
 8000508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		temp1 = temp2 = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	613b      	str	r3, [r7, #16]
 8000510:	693b      	ldr	r3, [r7, #16]
 8000512:	617b      	str	r3, [r7, #20]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->EXTI_IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000514:	4b54      	ldr	r3, [pc, #336]	; (8000668 <GPIO_Init+0x35c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	7912      	ldrb	r2, [r2, #4]
 800051c:	4611      	mov	r1, r2
 800051e:	2201      	movs	r2, #1
 8000520:	408a      	lsls	r2, r1
 8000522:	4611      	mov	r1, r2
 8000524:	4a50      	ldr	r2, [pc, #320]	; (8000668 <GPIO_Init+0x35c>)
 8000526:	430b      	orrs	r3, r1
 8000528:	6013      	str	r3, [r2, #0]


	//2. Configure the speed

	//Initally clear the bit
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3U << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	6899      	ldr	r1, [r3, #8]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	791b      	ldrb	r3, [r3, #4]
 8000534:	461a      	mov	r2, r3
 8000536:	2303      	movs	r3, #3
 8000538:	4093      	lsls	r3, r2
 800053a:	43da      	mvns	r2, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	400a      	ands	r2, r1
 8000542:	609a      	str	r2, [r3, #8]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	799b      	ldrb	r3, [r3, #6]
 8000548:	461a      	mov	r2, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	60bb      	str	r3, [r7, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	6899      	ldr	r1, [r3, #8]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	68ba      	ldr	r2, [r7, #8]
 8000562:	430a      	orrs	r2, r1
 8000564:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000566:	2300      	movs	r3, #0
 8000568:	60bb      	str	r3, [r7, #8]

	//3. Configure PuPd mode
	//Initally clear the bit
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3U << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	68d9      	ldr	r1, [r3, #12]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	791b      	ldrb	r3, [r3, #4]
 8000574:	461a      	mov	r2, r3
 8000576:	2303      	movs	r3, #3
 8000578:	4093      	lsls	r3, r2
 800057a:	43da      	mvns	r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	400a      	ands	r2, r1
 8000582:	60da      	str	r2, [r3, #12]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	79db      	ldrb	r3, [r3, #7]
 8000588:	461a      	mov	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	791b      	ldrb	r3, [r3, #4]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	fa02 f303 	lsl.w	r3, r2, r3
 8000594:	60bb      	str	r3, [r7, #8]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	68d9      	ldr	r1, [r3, #12]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	68ba      	ldr	r2, [r7, #8]
 80005a2:	430a      	orrs	r2, r1
 80005a4:	60da      	str	r2, [r3, #12]
	temp = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]

	//4.Configure Output type
	//Initally clear the bit
	pGPIOHandle->pGPIOx->OTYPER &= ~(1U << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	6859      	ldr	r1, [r3, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	791b      	ldrb	r3, [r3, #4]
 80005b4:	461a      	mov	r2, r3
 80005b6:	2301      	movs	r3, #1
 80005b8:	4093      	lsls	r3, r2
 80005ba:	43da      	mvns	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	400a      	ands	r2, r1
 80005c2:	605a      	str	r2, [r3, #4]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	7a1b      	ldrb	r3, [r3, #8]
 80005c8:	461a      	mov	r2, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60bb      	str	r3, [r7, #8]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	6859      	ldr	r1, [r3, #4]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	430a      	orrs	r2, r1
 80005e2:	605a      	str	r2, [r3, #4]
	temp = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	60bb      	str	r3, [r7, #8]

	//5. Configure Alternate functionality type
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFUNC)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	795b      	ldrb	r3, [r3, #5]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d133      	bne.n	8000658 <GPIO_Init+0x34c>
	{

		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)/8;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	791b      	ldrb	r3, [r3, #4]
 80005f4:	08db      	lsrs	r3, r3, #3
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	617b      	str	r3, [r7, #20]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)%8;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	791b      	ldrb	r3, [r3, #4]
 80005fe:	f003 0307 	and.w	r3, r3, #7
 8000602:	613b      	str	r3, [r7, #16]

		//Initially clear the bit
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	697a      	ldr	r2, [r7, #20]
 800060a:	3208      	adds	r2, #8
 800060c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	7a5b      	ldrb	r3, [r3, #9]
 8000614:	43db      	mvns	r3, r3
 8000616:	4619      	mov	r1, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4011      	ands	r1, r2
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	3208      	adds	r2, #8
 8000622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	3208      	adds	r2, #8
 800062e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	7a5b      	ldrb	r3, [r3, #9]
 8000636:	4619      	mov	r1, r3
 8000638:	693b      	ldr	r3, [r7, #16]
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	fa01 f303 	lsl.w	r3, r1, r3
 8000640:	4619      	mov	r1, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4311      	orrs	r1, r2
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	3208      	adds	r2, #8
 800064c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		temp1 = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
		temp2 = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	613b      	str	r3, [r7, #16]
	}



}
 8000658:	bf00      	nop
 800065a:	3718      	adds	r7, #24
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40023800 	.word	0x40023800
 8000664:	40013800 	.word	0x40013800
 8000668:	40013c00 	.word	0x40013c00

0800066c <GPIO_PeriClockEnable>:

/*
 * PERIPHERAL CLOCK ENABLE AND DISABLE
 */
void GPIO_PeriClockEnable(GPIO_RegDef_t *pGPIOx, uint8_t EnaOrDis)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	460b      	mov	r3, r1
 8000676:	70fb      	strb	r3, [r7, #3]
	if(EnaOrDis == ENABLE)
 8000678:	78fb      	ldrb	r3, [r7, #3]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d16d      	bne.n	800075a <GPIO_PeriClockEnable+0xee>
	{
	if(pGPIOx == GPIOA)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a6f      	ldr	r2, [pc, #444]	; (8000840 <GPIO_PeriClockEnable+0x1d4>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d106      	bne.n	8000694 <GPIO_PeriClockEnable+0x28>
		GPIOA_PCLK_ENABLE();
 8000686:	4b6f      	ldr	r3, [pc, #444]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a6e      	ldr	r2, [pc, #440]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOI)
			GPIOI_PCLK_DISABLE();
		else if(pGPIOx == GPIOJ)
			GPIOJ_PCLK_DISABLE();
	}
}
 8000692:	e0cf      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOB)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a6c      	ldr	r2, [pc, #432]	; (8000848 <GPIO_PeriClockEnable+0x1dc>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d106      	bne.n	80006aa <GPIO_PeriClockEnable+0x3e>
		GPIOB_PCLK_ENABLE();
 800069c:	4b69      	ldr	r3, [pc, #420]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a0:	4a68      	ldr	r2, [pc, #416]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006a8:	e0c4      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOC)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4a67      	ldr	r2, [pc, #412]	; (800084c <GPIO_PeriClockEnable+0x1e0>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d106      	bne.n	80006c0 <GPIO_PeriClockEnable+0x54>
		GPIOC_PCLK_ENABLE();
 80006b2:	4b64      	ldr	r3, [pc, #400]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4a63      	ldr	r2, [pc, #396]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006b8:	f043 0304 	orr.w	r3, r3, #4
 80006bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006be:	e0b9      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOD)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a63      	ldr	r2, [pc, #396]	; (8000850 <GPIO_PeriClockEnable+0x1e4>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d106      	bne.n	80006d6 <GPIO_PeriClockEnable+0x6a>
		GPIOD_PCLK_ENABLE();
 80006c8:	4b5e      	ldr	r3, [pc, #376]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006cc:	4a5d      	ldr	r2, [pc, #372]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006ce:	f043 0308 	orr.w	r3, r3, #8
 80006d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006d4:	e0ae      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOE)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a5e      	ldr	r2, [pc, #376]	; (8000854 <GPIO_PeriClockEnable+0x1e8>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d106      	bne.n	80006ec <GPIO_PeriClockEnable+0x80>
		GPIOE_PCLK_ENABLE();
 80006de:	4b59      	ldr	r3, [pc, #356]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a58      	ldr	r2, [pc, #352]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006e4:	f043 0310 	orr.w	r3, r3, #16
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006ea:	e0a3      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOF)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a5a      	ldr	r2, [pc, #360]	; (8000858 <GPIO_PeriClockEnable+0x1ec>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d106      	bne.n	8000702 <GPIO_PeriClockEnable+0x96>
		GPIOF_PCLK_ENABLE();
 80006f4:	4b53      	ldr	r3, [pc, #332]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f8:	4a52      	ldr	r2, [pc, #328]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80006fa:	f043 0320 	orr.w	r3, r3, #32
 80006fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000700:	e098      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOG)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a55      	ldr	r2, [pc, #340]	; (800085c <GPIO_PeriClockEnable+0x1f0>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d106      	bne.n	8000718 <GPIO_PeriClockEnable+0xac>
		GPIOG_PCLK_ENABLE();
 800070a:	4b4e      	ldr	r3, [pc, #312]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a4d      	ldr	r2, [pc, #308]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000716:	e08d      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOH)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4a51      	ldr	r2, [pc, #324]	; (8000860 <GPIO_PeriClockEnable+0x1f4>)
 800071c:	4293      	cmp	r3, r2
 800071e:	d106      	bne.n	800072e <GPIO_PeriClockEnable+0xc2>
		GPIOH_PCLK_ENABLE();
 8000720:	4b48      	ldr	r3, [pc, #288]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000724:	4a47      	ldr	r2, [pc, #284]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800072a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800072c:	e082      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOI)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4a4c      	ldr	r2, [pc, #304]	; (8000864 <GPIO_PeriClockEnable+0x1f8>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d106      	bne.n	8000744 <GPIO_PeriClockEnable+0xd8>
		GPIOI_PCLK_ENABLE();
 8000736:	4b43      	ldr	r3, [pc, #268]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a42      	ldr	r2, [pc, #264]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800073c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000742:	e077      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
	else if(pGPIOx == GPIOJ)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a48      	ldr	r2, [pc, #288]	; (8000868 <GPIO_PeriClockEnable+0x1fc>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d173      	bne.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		GPIOJ_PCLK_ENABLE();
 800074c:	4b3d      	ldr	r3, [pc, #244]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800074e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000750:	4a3c      	ldr	r2, [pc, #240]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000756:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000758:	e06c      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		if(pGPIOx == GPIOA)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a38      	ldr	r2, [pc, #224]	; (8000840 <GPIO_PeriClockEnable+0x1d4>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d106      	bne.n	8000770 <GPIO_PeriClockEnable+0x104>
			GPIOA_PCLK_DISABLE();
 8000762:	4b38      	ldr	r3, [pc, #224]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a37      	ldr	r2, [pc, #220]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000768:	f023 0301 	bic.w	r3, r3, #1
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800076e:	e061      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOB)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a35      	ldr	r2, [pc, #212]	; (8000848 <GPIO_PeriClockEnable+0x1dc>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d106      	bne.n	8000786 <GPIO_PeriClockEnable+0x11a>
			GPIOB_PCLK_DISABLE();
 8000778:	4b32      	ldr	r3, [pc, #200]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800077a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077c:	4a31      	ldr	r2, [pc, #196]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800077e:	f023 0302 	bic.w	r3, r3, #2
 8000782:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000784:	e056      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOC)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a30      	ldr	r2, [pc, #192]	; (800084c <GPIO_PeriClockEnable+0x1e0>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d106      	bne.n	800079c <GPIO_PeriClockEnable+0x130>
			GPIOC_PCLK_DISABLE();
 800078e:	4b2d      	ldr	r3, [pc, #180]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a2c      	ldr	r2, [pc, #176]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000794:	f023 0304 	bic.w	r3, r3, #4
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
}
 800079a:	e04b      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOD)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a2c      	ldr	r2, [pc, #176]	; (8000850 <GPIO_PeriClockEnable+0x1e4>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d106      	bne.n	80007b2 <GPIO_PeriClockEnable+0x146>
			GPIOD_PCLK_DISABLE();
 80007a4:	4b27      	ldr	r3, [pc, #156]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a8:	4a26      	ldr	r2, [pc, #152]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007aa:	f023 0308 	bic.w	r3, r3, #8
 80007ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007b0:	e040      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOE)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a27      	ldr	r2, [pc, #156]	; (8000854 <GPIO_PeriClockEnable+0x1e8>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d106      	bne.n	80007c8 <GPIO_PeriClockEnable+0x15c>
			GPIOE_PCLK_DISABLE();
 80007ba:	4b22      	ldr	r3, [pc, #136]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a21      	ldr	r2, [pc, #132]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007c0:	f023 0310 	bic.w	r3, r3, #16
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007c6:	e035      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOF)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4a23      	ldr	r2, [pc, #140]	; (8000858 <GPIO_PeriClockEnable+0x1ec>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d106      	bne.n	80007de <GPIO_PeriClockEnable+0x172>
			GPIOF_PCLK_DISABLE();
 80007d0:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d4:	4a1b      	ldr	r2, [pc, #108]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007d6:	f023 0320 	bic.w	r3, r3, #32
 80007da:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007dc:	e02a      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOG)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a1e      	ldr	r2, [pc, #120]	; (800085c <GPIO_PeriClockEnable+0x1f0>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d106      	bne.n	80007f4 <GPIO_PeriClockEnable+0x188>
			GPIOG_PCLK_DISABLE();
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a16      	ldr	r2, [pc, #88]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007f2:	e01f      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOH)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4a1a      	ldr	r2, [pc, #104]	; (8000860 <GPIO_PeriClockEnable+0x1f4>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d106      	bne.n	800080a <GPIO_PeriClockEnable+0x19e>
			GPIOH_PCLK_DISABLE();
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 80007fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000800:	4a10      	ldr	r2, [pc, #64]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000806:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000808:	e014      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOI)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a15      	ldr	r2, [pc, #84]	; (8000864 <GPIO_PeriClockEnable+0x1f8>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d106      	bne.n	8000820 <GPIO_PeriClockEnable+0x1b4>
			GPIOI_PCLK_DISABLE();
 8000812:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a0b      	ldr	r2, [pc, #44]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 8000818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800081e:	e009      	b.n	8000834 <GPIO_PeriClockEnable+0x1c8>
		else if(pGPIOx == GPIOJ)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a11      	ldr	r2, [pc, #68]	; (8000868 <GPIO_PeriClockEnable+0x1fc>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d105      	bne.n	8000834 <GPIO_PeriClockEnable+0x1c8>
			GPIOJ_PCLK_DISABLE();
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082c:	4a05      	ldr	r2, [pc, #20]	; (8000844 <GPIO_PeriClockEnable+0x1d8>)
 800082e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000832:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40020000 	.word	0x40020000
 8000844:	40023800 	.word	0x40023800
 8000848:	40020400 	.word	0x40020400
 800084c:	40020800 	.word	0x40020800
 8000850:	40020c00 	.word	0x40020c00
 8000854:	40021000 	.word	0x40021000
 8000858:	40021400 	.word	0x40021400
 800085c:	40021800 	.word	0x40021800
 8000860:	40021c00 	.word	0x40021c00
 8000864:	40022000 	.word	0x40022000
 8000868:	40022400 	.word	0x40022400

0800086c <SPI_PeriClkEnable>:
 */

#include<spi.h>

void SPI_PeriClkEnable(SPI_RegDef_t *pSPIx, uint8_t EnaOrDis)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	70fb      	strb	r3, [r7, #3]
	if(EnaOrDis == ENABLE)
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d120      	bne.n	80008c0 <SPI_PeriClkEnable+0x54>
	{
		if(pSPIx == SPI1)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4a22      	ldr	r2, [pc, #136]	; (800090c <SPI_PeriClkEnable+0xa0>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d106      	bne.n	8000894 <SPI_PeriClkEnable+0x28>
			SPI1_PCLK_ENABLE();
 8000886:	4b22      	ldr	r3, [pc, #136]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	4a21      	ldr	r2, [pc, #132]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 800088c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000890:	6453      	str	r3, [r2, #68]	; 0x44
		else if(pSPIx == SPI2)
			SPI2_PCLK_ENABLE();
		else if(pSPIx == SPI3)
			SPI3_PCLK_ENABLE();
	}
}
 8000892:	e035      	b.n	8000900 <SPI_PeriClkEnable+0x94>
		else if(pSPIx == SPI2)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	4a1f      	ldr	r2, [pc, #124]	; (8000914 <SPI_PeriClkEnable+0xa8>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d106      	bne.n	80008aa <SPI_PeriClkEnable+0x3e>
			SPI2_PCLK_ENABLE();
 800089c:	4b1c      	ldr	r3, [pc, #112]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 800089e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a0:	4a1b      	ldr	r2, [pc, #108]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008a8:	e02a      	b.n	8000900 <SPI_PeriClkEnable+0x94>
		else if(pSPIx == SPI3)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4a1a      	ldr	r2, [pc, #104]	; (8000918 <SPI_PeriClkEnable+0xac>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d126      	bne.n	8000900 <SPI_PeriClkEnable+0x94>
			SPI3_PCLK_ENABLE();
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b6:	4a16      	ldr	r2, [pc, #88]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008bc:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008be:	e01f      	b.n	8000900 <SPI_PeriClkEnable+0x94>
		if(pSPIx == SPI1)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4a12      	ldr	r2, [pc, #72]	; (800090c <SPI_PeriClkEnable+0xa0>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d106      	bne.n	80008d6 <SPI_PeriClkEnable+0x6a>
			SPI1_PCLK_ENABLE();
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008cc:	4a10      	ldr	r2, [pc, #64]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008d2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80008d4:	e014      	b.n	8000900 <SPI_PeriClkEnable+0x94>
		else if(pSPIx == SPI2)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <SPI_PeriClkEnable+0xa8>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d106      	bne.n	80008ec <SPI_PeriClkEnable+0x80>
			SPI2_PCLK_ENABLE();
 80008de:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	4a0b      	ldr	r2, [pc, #44]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80008ea:	e009      	b.n	8000900 <SPI_PeriClkEnable+0x94>
		else if(pSPIx == SPI3)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a0a      	ldr	r2, [pc, #40]	; (8000918 <SPI_PeriClkEnable+0xac>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d105      	bne.n	8000900 <SPI_PeriClkEnable+0x94>
			SPI3_PCLK_ENABLE();
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	4a05      	ldr	r2, [pc, #20]	; (8000910 <SPI_PeriClkEnable+0xa4>)
 80008fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008fe:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	40013000 	.word	0x40013000
 8000910:	40023800 	.word	0x40023800
 8000914:	40003800 	.word	0x40003800
 8000918:	40003c00 	.word	0x40003c00

0800091c <SPI_Init>:

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

	SPI_PeriClkEnable(pSPIHandle->pSPIx, ENABLE);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2101      	movs	r1, #1
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff9e 	bl	800086c <SPI_PeriClkEnable>
	//CONFIGURE spi CR1 REGISTER
	uint32_t temp = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]

	//Configure device mode
	temp |= (pSPIHandle->SPIConfig.SPI_DEVICEMODE << 2);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	68fa      	ldr	r2, [r7, #12]
 800093c:	4313      	orrs	r3, r2
 800093e:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_FULLDUPLEX)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d104      	bne.n	8000952 <SPI_Init+0x36>
	{
		// BIDI mode should be cleared
		temp &= ~(1<<15);
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	e014      	b.n	800097c <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_HALFDUPLEX)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	2b02      	cmp	r3, #2
 8000958:	d104      	bne.n	8000964 <SPI_Init+0x48>
	{
		//BIDI mode should be set
		temp |= (1<<15);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	e00b      	b.n	800097c <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_SIMPLEX_RXONLY)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	2b04      	cmp	r3, #4
 800096a:	d107      	bne.n	800097c <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		temp &= ~(1<<15);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000972:	60fb      	str	r3, [r7, #12]
		// RXOnly bit must be set
		temp |= (1<<10);
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800097a:	60fb      	str	r3, [r7, #12]
	}

	//3. Configure the serail clock
	temp |= pSPIHandle->SPIConfig.SPI_SclkSpeed << 3;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	00db      	lsls	r3, r3, #3
 8000982:	68fa      	ldr	r2, [r7, #12]
 8000984:	4313      	orrs	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF
	temp |= pSPIHandle->SPIConfig.SPI_DFF <<11;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	02db      	lsls	r3, r3, #11
 800098e:	68fa      	ldr	r2, [r7, #12]
 8000990:	4313      	orrs	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	temp |= pSPIHandle->SPIConfig.SPI_CPOL << 1;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4313      	orrs	r3, r2
 800099e:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA
	temp |= pSPIHandle->SPIConfig.SPI_CPHA << 0;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	60fb      	str	r3, [r7, #12]

	//7. Configure SSM bit
	temp |= pSPIHandle->SPIConfig.SPI_SSM << 9;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	69db      	ldr	r3, [r3, #28]
 80009ae:	025b      	lsls	r3, r3, #9
 80009b0:	68fa      	ldr	r2, [r7, #12]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	60fb      	str	r3, [r7, #12]

	//Save in main resgiter
	pSPIHandle->pSPIx->SPI_CR1 = temp;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	601a      	str	r2, [r3, #0]

}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <SPI_SendData>:
	else if(pSPIHandle->pSPIx == SPI3)
		SPI3_REG_RESET();
}

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t length)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b084      	sub	sp, #16
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	60f8      	str	r0, [r7, #12]
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
	while(length > 0)
 80009d2:	e027      	b.n	8000a24 <SPI_SendData+0x5e>
	{
		//1. Wait until TXE is 0
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == RESET);
 80009d4:	bf00      	nop
 80009d6:	2102      	movs	r1, #2
 80009d8:	68f8      	ldr	r0, [r7, #12]
 80009da:	f000 f82b 	bl	8000a34 <SPI_GetFlagStatus>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d0f8      	beq.n	80009d6 <SPI_SendData+0x10>
		//while(! (pSPIx->SPI_SR & (1<<1 )));

		//2. Check DFF bit
		if((pSPIx->SPI_CR1 & (1<<11)))
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d00e      	beq.n	8000a0e <SPI_SendData+0x48>
		{
			//16 bit data
			//1. Load the data in the DR
			pSPIx->SPI_DR = *((uint16_t*)pTxBuffer);
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	881b      	ldrh	r3, [r3, #0]
 80009f4:	461a      	mov	r2, r3
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	60da      	str	r2, [r3, #12]
			length--;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3b01      	subs	r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
			length--;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	3b01      	subs	r3, #1
 8000a04:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	e00a      	b.n	8000a24 <SPI_SendData+0x5e>
		}
		else
		{
			//8 bit data
			pSPIx->SPI_DR = *pTxBuffer;
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	60da      	str	r2, [r3, #12]
			length--;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	3301      	adds	r3, #1
 8000a22:	60bb      	str	r3, [r7, #8]
	while(length > 0)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d1d4      	bne.n	80009d4 <SPI_SendData+0xe>
		}
	}


}
 8000a2a:	bf00      	nop
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <SPI_GetFlagStatus>:


}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t Flagname)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
	if(pSPIx->SPI_SR & Flagname)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	689a      	ldr	r2, [r3, #8]
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	4013      	ands	r3, r2
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <SPI_GetFlagStatus+0x1a>
	{
		return SET;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e000      	b.n	8000a50 <SPI_GetFlagStatus+0x1c>
	}
	return RESET;
 8000a4e:	2300      	movs	r3, #0
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <SPI_PeripheralEnable>:

void SPI_PeripheralEnable(SPI_RegDef_t *pSPIx, uint8_t EnaOrDis)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	460b      	mov	r3, r1
 8000a66:	70fb      	strb	r3, [r7, #3]
	if(EnaOrDis == ENABLE)
 8000a68:	78fb      	ldrb	r3, [r7, #3]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d106      	bne.n	8000a7c <SPI_PeripheralEnable+0x20>
	{
		pSPIx->SPI_CR1 |= (1<<6);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIx->SPI_CR1 &= ~(1<<6);
	}

}
 8000a7a:	e005      	b.n	8000a88 <SPI_PeripheralEnable+0x2c>
		pSPIx->SPI_CR1 &= ~(1<<6);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	601a      	str	r2, [r3, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <SPI_SSIConfig>:


void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnaOrDis)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	70fb      	strb	r3, [r7, #3]
	if(EnaOrDis == ENABLE)
 8000aa0:	78fb      	ldrb	r3, [r7, #3]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d106      	bne.n	8000ab4 <SPI_SSIConfig+0x20>
	{
		pSPIx->SPI_CR1 |= (1<<8);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->SPI_CR1 &= ~(1<<8);
	}
}
 8000ab2:	e005      	b.n	8000ac0 <SPI_SSIConfig+0x2c>
		pSPIx->SPI_CR1 &= ~(1<<8);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr

08000acc <__libc_init_array>:
 8000acc:	b570      	push	{r4, r5, r6, lr}
 8000ace:	4d0d      	ldr	r5, [pc, #52]	; (8000b04 <__libc_init_array+0x38>)
 8000ad0:	4c0d      	ldr	r4, [pc, #52]	; (8000b08 <__libc_init_array+0x3c>)
 8000ad2:	1b64      	subs	r4, r4, r5
 8000ad4:	10a4      	asrs	r4, r4, #2
 8000ad6:	2600      	movs	r6, #0
 8000ad8:	42a6      	cmp	r6, r4
 8000ada:	d109      	bne.n	8000af0 <__libc_init_array+0x24>
 8000adc:	4d0b      	ldr	r5, [pc, #44]	; (8000b0c <__libc_init_array+0x40>)
 8000ade:	4c0c      	ldr	r4, [pc, #48]	; (8000b10 <__libc_init_array+0x44>)
 8000ae0:	f000 f818 	bl	8000b14 <_init>
 8000ae4:	1b64      	subs	r4, r4, r5
 8000ae6:	10a4      	asrs	r4, r4, #2
 8000ae8:	2600      	movs	r6, #0
 8000aea:	42a6      	cmp	r6, r4
 8000aec:	d105      	bne.n	8000afa <__libc_init_array+0x2e>
 8000aee:	bd70      	pop	{r4, r5, r6, pc}
 8000af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000af4:	4798      	blx	r3
 8000af6:	3601      	adds	r6, #1
 8000af8:	e7ee      	b.n	8000ad8 <__libc_init_array+0xc>
 8000afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8000afe:	4798      	blx	r3
 8000b00:	3601      	adds	r6, #1
 8000b02:	e7f2      	b.n	8000aea <__libc_init_array+0x1e>
 8000b04:	08000b2c 	.word	0x08000b2c
 8000b08:	08000b2c 	.word	0x08000b2c
 8000b0c:	08000b2c 	.word	0x08000b2c
 8000b10:	08000b30 	.word	0x08000b30

08000b14 <_init>:
 8000b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b16:	bf00      	nop
 8000b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b1a:	bc08      	pop	{r3}
 8000b1c:	469e      	mov	lr, r3
 8000b1e:	4770      	bx	lr

08000b20 <_fini>:
 8000b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b22:	bf00      	nop
 8000b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b26:	bc08      	pop	{r3}
 8000b28:	469e      	mov	lr, r3
 8000b2a:	4770      	bx	lr
