
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  decada.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-15pc -b decada.vhd -u maccdec.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Fri Dec 11 05:37:58 2020

Library 'work' => directory 'lc22v10'
Linking 'c:\ARCHIV~1\warp\bin\std.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\cypress.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'c:\ARCHIV~1\warp\lib\ieee\work'
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\stdlogic.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\syntocyp.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synusgnd.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synarith.vif'.
decada.vhd (line 42, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 45, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 48, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 56, col 23):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 59, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 62, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 70, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 73, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 76, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 84, col 20):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 87, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 90, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 98, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 101, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 104, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 112, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 115, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 118, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 126, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 129, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 132, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 140, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 143, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 146, col 25):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 162, col 16):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 165, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 166, col 23):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 168, col 20):  Note: Substituting module 'add_vi_v_us' for '+'.
decada.vhd (line 170, col 20):  Note: Substituting module 'add_vi_v_us' for '+'.
decada.vhd (line 172, col 19):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 173, col 20):  Note: Substituting module 'cmp_vv_us_bl' for '='.
decada.vhd (line 175, col 20):  Note: Substituting module 'sub_vi_v_us' for '-'.
decada.vhd (line 177, col 20):  Note: Substituting module 'sub_vi_v_us' for '-'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Fri Dec 11 05:37:59 2020

Linking 'c:\ARCHIV~1\warp\bin\std.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\cypress.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\work\cypress.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\stdlogic.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\syntocyp.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synusgnd.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synarith.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Fri Dec 11 05:37:59 2020

Linking 'c:\ARCHIV~1\warp\bin\std.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\cypress.vhd'.
Linking 'c:\ARCHIV~1\warp\lib\common\work\cypress.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\stdlogic.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\syntocyp.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synusgnd.vif'.
Linking 'c:\ARCHIV~1\warp\lib\ieee\work\synarith.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\ARCHIV~1\warp\lib\common\stdlogic\syntocyp.vif'.
State variable 'act' is represented by a Bit_vector (0 to 2).
State encoding (sequential) for 'act' is:
	q0 :=	b"000";
	q1 :=	b"001";
	q2 :=	b"010";
	q3 :=	b"011";
	q4 :=	b"100";
	q5 :=	b"101";
	q6 :=	b"110";
	q7 :=	b"111";
State variable 'sig' is represented by a Bit_vector (0 to 2).
State encoding (sequential) for 'sig' is:
	q0 :=	b"000";
	q1 :=	b"001";
	q2 :=	b"010";
	q3 :=	b"011";
	q4 :=	b"100";
	q5 :=	b"101";
	q6 :=	b"110";
	q7 :=	b"111";
Linking 'c:\ARCHIV~1\warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	actSBV_0
	sigSBV_0
	actSBV_1
	sigSBV_1
	actSBV_2
	sigSBV_2
	sal_1
	sal_0


Deleted 8 User equations/components.
Deleted 9 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 74 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 36 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 152 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (05:38:01)

Input File(s): decada.pla
Device       : C22V10
Package      : palce22v10-15pc
ReportFile   : decada.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (05:38:01)

Messages:
  Information: Process virtual '\dec(0)D\'\dec(0)D\ ... expanded.
  Information: Process virtual '\dec(1)D\'\dec(1)D\ ... expanded.
  Information: Process virtual '\dec(2)D\'\dec(2)D\ ... expanded.
  Information: Process virtual '\uni(0)D\'\uni(0)D\ ... expanded.
  Information: Process virtual '\uni(1)D\'\uni(1)D\ ... expanded.
  Information: Process virtual '\uni(2)D\'\uni(2)D\ ... expanded.
  Information: Process virtual '\uni(3)D\'\uni(3)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         dec(0).D dec(1).D dec(2).D uni(0).D uni(1).D uni(2).D uni(3).D

  Information: Selected logic optimization OFF for signals:
         dec(0).AR dec(0).C dec(1).AR dec(1).C dec(2).AR dec(2).C uni(0).AR
         uni(0).C uni(1).AR uni(1).C uni(2).AR uni(2).C uni(3).AR uni(3).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (05:38:01)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (05:38:02)
</CYPRESSTAG>

    dec(0).D =
          /dec(0).Q * sen(0) * /sen(1) * uni(0).Q * /uni(1).Q * /uni(2).Q * 
          uni(3).Q 
        + /dec(0).Q * /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * /uni(2).Q * 
          /uni(3).Q 
        + dec(0).Q * sen(1) * uni(3).Q 
        + dec(0).Q * /sen(0) * /sen(1) 
        + dec(0).Q * sen(0) * /uni(0).Q 
        + dec(0).Q * uni(0).Q * /uni(3).Q 
        + dec(0).Q * uni(2).Q 
        + dec(0).Q * uni(1).Q 

    dec(0).AR =
          clr 

    dec(0).SP =
          GND

    dec(0).C =
          clk 

    dec(1).D =
          dec(0).Q * /dec(1).Q * sen(0) * /sen(1) * uni(0).Q * /uni(1).Q * 
          /uni(2).Q * uni(3).Q 
        + /dec(0).Q * /dec(1).Q * /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * 
          /uni(2).Q * /uni(3).Q 
        + dec(1).Q * sen(1) * uni(3).Q 
        + /dec(0).Q * dec(1).Q * sen(0) 
        + dec(1).Q * /sen(0) * uni(0).Q 
        + dec(1).Q * /sen(1) * /uni(0).Q 
        + dec(0).Q * dec(1).Q * /uni(3).Q 
        + dec(1).Q * uni(2).Q 
        + dec(1).Q * uni(1).Q 

    dec(1).AR =
          clr 

    dec(1).SP =
          GND

    dec(1).C =
          clk 

    dec(2).D =
          dec(0).Q * dec(1).Q * /dec(2).Q * sen(0) * /sen(1) * uni(0).Q * 
          /uni(1).Q * /uni(2).Q * uni(3).Q 
        + /dec(0).Q * /dec(1).Q * /dec(2).Q * /sen(0) * sen(1) * /uni(0).Q * 
          /uni(1).Q * /uni(2).Q * /uni(3).Q 
        + dec(2).Q * sen(1) * uni(3).Q 
        + /dec(0).Q * dec(2).Q * sen(0) 
        + /dec(1).Q * dec(2).Q * uni(0).Q 
        + dec(1).Q * dec(2).Q * /sen(0) 
        + dec(2).Q * /sen(1) * /uni(0).Q 
        + dec(0).Q * dec(2).Q * /uni(3).Q 
        + dec(2).Q * uni(2).Q 
        + dec(2).Q * uni(1).Q 

    dec(2).AR =
          clr 

    dec(2).SP =
          GND

    dec(2).C =
          clk 

    uni(0).D =
          sen(0) * sen(1) * uni(0).Q 
        + /sen(0) * /sen(1) * uni(0).Q 
        + /sen(0) * sen(1) * /uni(0).Q 
        + sen(0) * /sen(1) * /uni(0).Q 

    uni(0).AR =
          clr 

    uni(0).SP =
          GND

    uni(0).C =
          clk 

    uni(1).D =
          sen(0) * /sen(1) * uni(0).Q * /uni(1).Q * uni(2).Q 
        + /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * uni(3).Q 
        + /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * uni(2).Q 
        + sen(0) * /sen(1) * uni(0).Q * /uni(1).Q * /uni(3).Q 
        + sen(0) * sen(1) * uni(1).Q 
        + /sen(0) * uni(0).Q * uni(1).Q 
        + /sen(1) * /uni(0).Q * uni(1).Q 

    uni(1).AR =
          clr 

    uni(1).SP =
          GND

    uni(1).C =
          clk 

    uni(2).D =
          /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * /uni(2).Q * uni(3).Q 
        + sen(0) * /sen(1) * uni(0).Q * uni(1).Q * /uni(2).Q 
        + sen(1) * uni(1).Q * uni(2).Q 
        + /sen(0) * /sen(1) * uni(2).Q 
        + sen(0) * /uni(0).Q * uni(2).Q 
        + uni(0).Q * /uni(1).Q * uni(2).Q 

    uni(2).AR =
          clr 

    uni(2).SP =
          GND

    uni(2).C =
          clk 

    uni(3).D =
          sen(0) * /sen(1) * uni(0).Q * uni(1).Q * uni(2).Q * /uni(3).Q 
        + /sen(0) * sen(1) * /uni(0).Q * /uni(1).Q * /uni(2).Q * /uni(3).Q 
        + sen(0) * sen(1) * uni(3).Q 
        + /sen(0) * uni(0).Q * uni(3).Q 
        + /uni(0).Q * uni(2).Q * uni(3).Q 
        + /sen(1) * /uni(0).Q * uni(3).Q 
        + /uni(1).Q * uni(2).Q * uni(3).Q 
        + uni(1).Q * /uni(2).Q * uni(3).Q 

    uni(3).AR =
          clr 

    uni(3).SP =
          GND

    uni(3).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (05:38:02)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (05:38:02)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
         sen(1) =| 2|                                  |23|* not used       
         sen(0) =| 3|                                  |22|* not used       
       not used *| 4|                                  |21|* not used       
       not used *| 5|                                  |20|= dec(2)         
       not used *| 6|                                  |19|= dec(1)         
       not used *| 7|                                  |18|= dec(0)         
       not used *| 8|                                  |17|= uni(3)         
       not used *| 9|                                  |16|= uni(2)         
       not used *|10|                                  |15|= uni(1)         
       not used *|11|                                  |14|= uni(0)         
       not used *|12|                                  |13|= clr            
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (05:38:02)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    3  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  uni(0)          |   4  |   8  |
                 | 15  |  uni(1)          |   7  |  10  |
                 | 16  |  uni(2)          |   6  |  12  |
                 | 17  |  uni(3)          |   8  |  14  |
                 | 18  |  dec(0)          |   8  |  16  |
                 | 19  |  dec(1)          |   9  |  16  |
                 | 20  |  dec(2)          |  10  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             52  / 121   = 42  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (05:38:02)

Messages:
  Information: Output file 'decada.pin' created.
  Information: Output file 'decada.jed' created.

  Usercode:    
  Checksum:    27D9



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 05:38:02
