
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9072687 heartbeat IPC: 1.96986 cumulative IPC: 1.96986 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14326086 heartbeat IPC: 1.90353 cumulative IPC: 1.93613 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18706860 heartbeat IPC: 2.2827 cumulative IPC: 2.03934 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23722780 heartbeat IPC: 1.99365 cumulative IPC: 2.02772 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28617721 heartbeat IPC: 2.04293 cumulative IPC: 2.03074 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33426939 heartbeat IPC: 2.07934 cumulative IPC: 2.03868 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38239265 heartbeat IPC: 2.078 cumulative IPC: 2.04421 (Simulation time: 0 hr 8 min 43 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42681848 heartbeat IPC: 2.25094 cumulative IPC: 2.06795 (Simulation time: 0 hr 9 min 46 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 47025226 heartbeat IPC: 2.30236 cumulative IPC: 2.09161 (Simulation time: 0 hr 10 min 49 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51372297 heartbeat IPC: 2.3004 cumulative IPC: 2.11077 (Simulation time: 0 hr 11 min 51 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47376108 cumulative IPC: 2.11077 (Simulation time: 0 hr 11 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11077 instructions: 100000001 cycles: 47376108
cpu0_DTLB TOTAL     ACCESS:   40468461  HIT:   40460516  MISS:       7945
cpu0_DTLB LOAD      ACCESS:   32304788  HIT:   32301924  MISS:       2864
cpu0_DTLB RFO       ACCESS:    8163673  HIT:    8158592  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.1382 cycles
cpu0_ITLB TOTAL     ACCESS:     795225  HIT:     795118  MISS:        107
cpu0_ITLB LOAD      ACCESS:     795225  HIT:     795118  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64585  HIT:      64249  MISS:        336
cpu0_L1I LOAD      ACCESS:      64585  HIT:      64249  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.021 cycles
cpu0_STLB TOTAL     ACCESS:       8052  HIT:       7272  MISS:        780
cpu0_STLB LOAD      ACCESS:       2971  HIT:       2804  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.905 cycles
cpu0_L1D TOTAL     ACCESS:   32021081  HIT:   31555399  MISS:     465682
cpu0_L1D LOAD      ACCESS:   28653448  HIT:   28496935  MISS:     156513
cpu0_L1D RFO       ACCESS:    3366864  HIT:    3057879  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 412.256 cycles
cpu0_L2C TOTAL     ACCESS:     771662  HIT:     484469  MISS:     287193
cpu0_L2C LOAD      ACCESS:     156849  HIT:     142164  MISS:      14685
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305644  HIT:     305607  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 650.968 cycles
LLC TOTAL     ACCESS:     556947  HIT:     232890  MISS:     324057
LLC LOAD      ACCESS:      14685  HIT:      11565  MISS:       3120
LLC RFO       ACCESS:     272306  HIT:     101038  MISS:     171268
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     269939  HIT:     120278  MISS:     149661
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 558.314 cycles
Insertion Distribution: 
	LOAD 0 0 3966 453 
	RFO 0 0 38158 163853 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 150442 
	 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2214  ROW_BUFFER_MISS:     172174
 DBUS AVG_CONGESTED_CYCLE:    3.99292
 WQ ROW_BUFFER_HIT:      10552  ROW_BUFFER_MISS:     154650  FULL:       3499


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.048
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

