$date
  Fri Feb  9 17:59:48 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module demultiplexer_tst $end
$var reg 1 ! a $end
$var reg 1 " s2 $end
$var reg 1 # s1 $end
$var reg 1 $ s0 $end
$var reg 1 % y7 $end
$var reg 1 & y6 $end
$var reg 1 ' y5 $end
$var reg 1 ( y4 $end
$var reg 1 ) y3 $end
$var reg 1 * y2 $end
$var reg 1 + y1 $end
$var reg 1 , y0 $end
$scope module uut $end
$var reg 1 - a $end
$var reg 1 . s2 $end
$var reg 1 / s1 $end
$var reg 1 0 s0 $end
$var reg 1 1 d7 $end
$var reg 1 2 d6 $end
$var reg 1 3 d5 $end
$var reg 1 4 d4 $end
$var reg 1 5 d3 $end
$var reg 1 6 d2 $end
$var reg 1 7 d1 $end
$var reg 1 8 d0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
18
#10000000
1$
1+
0,
10
17
08
#20000000
1#
0$
1*
0+
1/
00
16
07
#30000000
1$
0*
10
06
#40000000
1"
0#
0$
1(
1.
0/
00
14
#50000000
1$
1'
0(
10
13
04
#60000000
