// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiiccommmod.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIiccommmod_CfgInitialize(XIiccommmod *InstancePtr, XIiccommmod_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIiccommmod_Start(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL) & 0x80;
    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIiccommmod_IsDone(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIiccommmod_IsIdle(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIiccommmod_IsReady(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIiccommmod_EnableAutoRestart(XIiccommmod *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XIiccommmod_DisableAutoRestart(XIiccommmod *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XIiccommmod_Get_stat_reg_outValue1(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE1_DATA);
    return Data;
}

u32 XIiccommmod_Get_stat_reg_outValue1_vld(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE1_CTRL);
    return Data & 0x1;
}

u32 XIiccommmod_Get_empty_pirq_outValue(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccommmod_Get_empty_pirq_outValue_vld(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccommmod_Get_full_pirq_outValue(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccommmod_Get_full_pirq_outValue_vld(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

void XIiccommmod_Set_stat_reg_outValue2(XIiccommmod *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE2_DATA, Data);
}

u32 XIiccommmod_Get_stat_reg_outValue2(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE2_DATA);
    return Data;
}

void XIiccommmod_Set_stat_reg_outValue3(XIiccommmod *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE3_DATA, Data);
}

u32 XIiccommmod_Get_stat_reg_outValue3(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE3_DATA);
    return Data;
}

void XIiccommmod_Set_stat_reg_outValue4(XIiccommmod *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE4_DATA, Data);
}

u32 XIiccommmod_Get_stat_reg_outValue4(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_STAT_REG_OUTVALUE4_DATA);
    return Data;
}

void XIiccommmod_Set_tx_fifo_outValue(XIiccommmod *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_TX_FIFO_OUTVALUE_DATA, Data);
}

u32 XIiccommmod_Get_tx_fifo_outValue(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_TX_FIFO_OUTVALUE_DATA);
    return Data;
}

u32 XIiccommmod_Get_rx_fifo_outValue(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_RX_FIFO_OUTVALUE_DATA);
    return Data;
}

u32 XIiccommmod_Get_rx_fifo_outValue_vld(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_RX_FIFO_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccommmod_Get_ctrl_reg_outValue(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_CTRL_REG_OUTVALUE_DATA);
    return Data;
}

u32 XIiccommmod_Get_ctrl_reg_outValue_vld(XIiccommmod *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_CTRL_REG_OUTVALUE_CTRL);
    return Data & 0x1;
}

void XIiccommmod_InterruptGlobalEnable(XIiccommmod *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_GIE, 1);
}

void XIiccommmod_InterruptGlobalDisable(XIiccommmod *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_GIE, 0);
}

void XIiccommmod_InterruptEnable(XIiccommmod *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_IER);
    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_IER, Register | Mask);
}

void XIiccommmod_InterruptDisable(XIiccommmod *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_IER);
    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_IER, Register & (~Mask));
}

void XIiccommmod_InterruptClear(XIiccommmod *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccommmod_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_ISR, Mask);
}

u32 XIiccommmod_InterruptGetEnabled(XIiccommmod *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_IER);
}

u32 XIiccommmod_InterruptGetStatus(XIiccommmod *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccommmod_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMMMOD_AXILITES_ADDR_ISR);
}

