<stg><name>PE_wrapper_3_0_x0</name>


<trans_list>

<trans id="352" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_396" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_396" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="31" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0_x0167, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0_x096, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0_x095, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1_x048, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x047, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0_x0167, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0_x096, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0_x095, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1_x048, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x047, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:10 %local_A_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:11 %local_B_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:12 %local_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %local_B_0_addr = getelementptr i16 %local_B_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="local_B_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %local_B_0_addr_2608 = getelementptr i16 %local_B_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2608"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %local_B_0_addr_2609 = getelementptr i16 %local_B_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2609"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %local_B_0_addr_2610 = getelementptr i16 %local_B_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2610"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %local_B_0_addr_2611 = getelementptr i16 %local_B_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2611"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %local_B_0_addr_2612 = getelementptr i16 %local_B_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2612"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %local_B_0_addr_2613 = getelementptr i16 %local_B_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2613"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %local_B_0_addr_2614 = getelementptr i16 %local_B_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2614"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %local_B_0_addr_2615 = getelementptr i16 %local_B_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2615"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %local_B_0_addr_2616 = getelementptr i16 %local_B_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2616"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %local_B_0_addr_2617 = getelementptr i16 %local_B_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2617"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %local_B_0_addr_2618 = getelementptr i16 %local_B_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2618"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %local_B_0_addr_2619 = getelementptr i16 %local_B_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2619"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %local_B_0_addr_2620 = getelementptr i16 %local_B_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2620"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %local_B_0_addr_2621 = getelementptr i16 %local_B_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2621"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %local_B_0_addr_2622 = getelementptr i16 %local_B_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2622"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %local_B_0_addr_2623 = getelementptr i16 %local_B_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2623"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %local_B_0_addr_2624 = getelementptr i16 %local_B_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2624"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %local_B_0_addr_2625 = getelementptr i16 %local_B_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2625"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %local_B_0_addr_2626 = getelementptr i16 %local_B_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2626"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %local_B_0_addr_2627 = getelementptr i16 %local_B_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2627"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %local_B_0_addr_2628 = getelementptr i16 %local_B_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2628"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %local_B_0_addr_2629 = getelementptr i16 %local_B_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2629"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %local_B_0_addr_2630 = getelementptr i16 %local_B_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2630"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %local_B_0_addr_2631 = getelementptr i16 %local_B_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2631"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %local_B_0_addr_2632 = getelementptr i16 %local_B_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2632"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %local_B_0_addr_2633 = getelementptr i16 %local_B_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2633"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %local_B_0_addr_2634 = getelementptr i16 %local_B_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2634"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %local_B_0_addr_2635 = getelementptr i16 %local_B_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2635"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %local_B_0_addr_2636 = getelementptr i16 %local_B_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2636"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %local_B_0_addr_2637 = getelementptr i16 %local_B_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2637"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %local_B_0_addr_2638 = getelementptr i16 %local_B_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2638"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %local_A_0_addr = getelementptr i16 %local_A_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="local_A_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %local_A_0_addr_2608 = getelementptr i16 %local_A_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2608"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %local_A_0_addr_2609 = getelementptr i16 %local_A_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2609"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %local_A_0_addr_2610 = getelementptr i16 %local_A_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2610"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %local_A_0_addr_2611 = getelementptr i16 %local_A_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2611"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %local_A_0_addr_2612 = getelementptr i16 %local_A_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2612"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %local_A_0_addr_2613 = getelementptr i16 %local_A_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2613"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %local_A_0_addr_2614 = getelementptr i16 %local_A_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2614"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %local_A_0_addr_2615 = getelementptr i16 %local_A_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2615"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %local_A_0_addr_2616 = getelementptr i16 %local_A_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2616"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %local_A_0_addr_2617 = getelementptr i16 %local_A_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2617"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %local_A_0_addr_2618 = getelementptr i16 %local_A_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2618"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %local_A_0_addr_2619 = getelementptr i16 %local_A_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2619"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %local_A_0_addr_2620 = getelementptr i16 %local_A_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2620"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %local_A_0_addr_2621 = getelementptr i16 %local_A_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2621"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %local_A_0_addr_2622 = getelementptr i16 %local_A_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2622"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %local_A_0_addr_2623 = getelementptr i16 %local_A_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2623"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %local_A_0_addr_2624 = getelementptr i16 %local_A_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2624"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %local_A_0_addr_2625 = getelementptr i16 %local_A_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2625"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %local_A_0_addr_2626 = getelementptr i16 %local_A_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2626"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %local_A_0_addr_2627 = getelementptr i16 %local_A_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2627"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %local_A_0_addr_2628 = getelementptr i16 %local_A_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2628"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %local_A_0_addr_2629 = getelementptr i16 %local_A_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2629"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %local_A_0_addr_2630 = getelementptr i16 %local_A_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2630"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %local_A_0_addr_2631 = getelementptr i16 %local_A_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2631"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %local_A_0_addr_2632 = getelementptr i16 %local_A_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2632"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %local_A_0_addr_2633 = getelementptr i16 %local_A_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2633"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %local_A_0_addr_2634 = getelementptr i16 %local_A_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2634"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %local_A_0_addr_2635 = getelementptr i16 %local_A_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2635"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %local_A_0_addr_2636 = getelementptr i16 %local_A_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2636"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %local_A_0_addr_2637 = getelementptr i16 %local_A_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2637"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %local_A_0_addr_2638 = getelementptr i16 %local_A_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2638"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:77 %br_ln6242 = br void

]]></Node>
<StgValue><ssdm name="br_ln6242"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i5 0, void, i5 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691 = add i5 %c0_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890 = icmp_eq  i5 %c0_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6242 = br i1 %icmp_ln890, void %.split201, void

]]></Node>
<StgValue><ssdm name="br_ln6242"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:0 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1469

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split201:1 %br_ln6243 = br void

]]></Node>
<StgValue><ssdm name="br_ln6243"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0">
<![CDATA[
:0 %ret_ln6376 = ret

]]></Node>
<StgValue><ssdm name="ret_ln6376"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i5 0, void %.split201, i5 %add_ln691_554, void

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_554 = add i5 %c1_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_554"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_396 = icmp_eq  i5 %c1_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_396"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6243 = br i1 %icmp_ln890_396, void %.split199, void

]]></Node>
<StgValue><ssdm name="br_ln6243"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split199:0 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1839

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.split199:1 %br_ln6244 = br void

]]></Node>
<StgValue><ssdm name="br_ln6244"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c2_V = phi i6 0, void %.split199, i6 %add_ln691_555, void

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_555 = add i6 %c2_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_555"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_397 = icmp_eq  i6 %c2_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_397"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6244 = br i1 %icmp_ln890_397, void %.split197, void

]]></Node>
<StgValue><ssdm name="br_ln6244"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split197:0 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split197:1 %cmp_i_i1359 = icmp_eq  i6 %c2_V, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1359"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split197:2 %cmp_i_i = icmp_eq  i6 %c2_V, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.split197:3 %br_ln6248 = br void

]]></Node>
<StgValue><ssdm name="br_ln6248"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i4 0, void %.split197, i4 %add_ln691_556, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_556 = add i4 %c6_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_556"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="4">
<![CDATA[
:2 %zext_ln890 = zext i4 %c6_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln890_398 = icmp_eq  i4 %c6_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_398"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6248 = br i1 %icmp_ln890_398, void %.split195, void

]]></Node>
<StgValue><ssdm name="br_ln6248"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split195:0 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_146

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.split195:1 %br_ln6250 = br void

]]></Node>
<StgValue><ssdm name="br_ln6250"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split195, i4 %add_ln691_560, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_560 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_560"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="4">
<![CDATA[
:2 %empty = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3 %tmp_197_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %empty_3341 = add i6 %tmp_197_cast, i6 %zext_ln890

]]></Node>
<StgValue><ssdm name="empty_3341"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
:5 %p_cast = zext i6 %empty_3341

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_C_addr"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %icmp_ln890_399 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_399"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln6250 = br i1 %icmp_ln890_399, void %.split193, void

]]></Node>
<StgValue><ssdm name="br_ln6250"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split193:0 %specloopname_ln6295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2009

]]></Node>
<StgValue><ssdm name="specloopname_ln6295"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split193:1 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_0_x047

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split193:2 %br_ln6255 = br void

]]></Node>
<StgValue><ssdm name="br_ln6255"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i6 %add_ln691_557, void %.split, i6 0, void %.split193

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %.split, i512 %tmp, void %.split193

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_557 = add i6 %n_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_557"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln878 = zext i6 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln878 = icmp_eq  i6 %n_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6255 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6255"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_300

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="512">
<![CDATA[
.split:1 %trunc_ln708 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %local_A_0_addr_2639 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2639"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split:3 %store_ln6261 = store i16 %trunc_ln708, i5 %local_A_0_addr_2639

]]></Node>
<StgValue><ssdm name="store_ln6261"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %r = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_s, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="496">
<![CDATA[
.split:5 %zext_ln1497 = zext i496 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %tmp_86 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_3_0_x095

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln6268 = br void

]]></Node>
<StgValue><ssdm name="br_ln6268"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %n_V_80 = phi i6 %add_ln691_558, void %.split189, i6 0, void

]]></Node>
<StgValue><ssdm name="n_V_80"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_80 = phi i512 %zext_ln1497_80, void %.split189, i512 %tmp_86, void

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_558 = add i6 %n_V_80, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_558"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln878_80 = zext i6 %n_V_80

]]></Node>
<StgValue><ssdm name="zext_ln878_80"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln878_80 = icmp_eq  i6 %n_V_80, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln878_80"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6268 = br i1 %icmp_ln878_80, void %.split189, void

]]></Node>
<StgValue><ssdm name="br_ln6268"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split189:0 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2012

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="512">
<![CDATA[
.split189:1 %trunc_ln708_80 = trunc i512 %p_Val2_80

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split189:2 %local_B_0_addr_2639 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln878_80

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2639"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split189:3 %store_ln6274 = store i16 %trunc_ln708_80, i5 %local_B_0_addr_2639

]]></Node>
<StgValue><ssdm name="store_ln6274"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split189:4 %r_80 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_80, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="r_80"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="496">
<![CDATA[
.split189:5 %zext_ln1497_80 = zext i496 %r_80

]]></Node>
<StgValue><ssdm name="zext_ln1497_80"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.split189:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln6280 = br i1 %cmp_i_i1359, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln6280"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="1"/>
<literal name="cmp_i_i1359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:0 %store_ln6282 = store i16 0, i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="store_ln6282"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_80" val="1"/>
<literal name="cmp_i_i1359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln6283 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln6283"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="192" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:0 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:0 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1 %br_ln6284 = br void

]]></Node>
<StgValue><ssdm name="br_ln6284"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i6 %add_ln691_559, void %.split191, i6 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %empty_3342 = phi i16 %add_ln6285, void %.split191, i16 %local_C_load, void %._crit_edge

]]></Node>
<StgValue><ssdm name="empty_3342"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_559 = add i6 %c8_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_559"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln890_80 = zext i6 %c8_V

]]></Node>
<StgValue><ssdm name="zext_ln890_80"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_400 = icmp_eq  i6 %c8_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_400"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6284 = br i1 %icmp_ln890_400, void %.split191, void

]]></Node>
<StgValue><ssdm name="br_ln6284"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split191:1 %local_A_0_addr_2640 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln890_80

]]></Node>
<StgValue><ssdm name="local_A_0_addr_2640"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="5">
<![CDATA[
.split191:2 %local_A_0_load = load i5 %local_A_0_addr_2640

]]></Node>
<StgValue><ssdm name="local_A_0_load"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split191:3 %local_B_0_addr_2640 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln890_80

]]></Node>
<StgValue><ssdm name="local_B_0_addr_2640"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="5">
<![CDATA[
.split191:4 %local_B_0_load = load i5 %local_B_0_addr_2640

]]></Node>
<StgValue><ssdm name="local_B_0_load"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:0 %store_ln6285 = store i16 %empty_3342, i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="store_ln6285"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln6288 = br i1 %cmp_i_i, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln6288"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
<literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_3_0_x0167, i16 %empty_3342

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
<literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln6289 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln6289"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %v1_V = load i5 %local_B_0_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %v2_V_9649 = load i5 %local_B_0_addr_2608

]]></Node>
<StgValue><ssdm name="v2_V_9649"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:34 %v1_V_80 = load i5 %local_A_0_addr

]]></Node>
<StgValue><ssdm name="v1_V_80"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:35 %v2_V_9680 = load i5 %local_A_0_addr_2608

]]></Node>
<StgValue><ssdm name="v2_V_9680"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="5">
<![CDATA[
.split191:2 %local_A_0_load = load i5 %local_A_0_addr_2640

]]></Node>
<StgValue><ssdm name="local_A_0_load"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="5">
<![CDATA[
.split191:4 %local_B_0_load = load i5 %local_B_0_addr_2640

]]></Node>
<StgValue><ssdm name="local_B_0_load"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:5 %mul_ln6285 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="217" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:5 %mul_ln6285 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="218" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:5 %mul_ln6285 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln6285"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:6 %add_ln6285 = add i16 %mul_ln6285, i16 %empty_3342

]]></Node>
<StgValue><ssdm name="add_ln6285"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split191:0 %specloopname_ln6284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_144

]]></Node>
<StgValue><ssdm name="specloopname_ln6284"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:6 %add_ln6285 = add i16 %mul_ln6285, i16 %empty_3342

]]></Node>
<StgValue><ssdm name="add_ln6285"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.split191:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="223" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %v1_V = load i5 %local_B_0_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %v2_V_9649 = load i5 %local_B_0_addr_2608

]]></Node>
<StgValue><ssdm name="v2_V_9649"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:2 %v2_V_9648 = load i5 %local_B_0_addr_2609

]]></Node>
<StgValue><ssdm name="v2_V_9648"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:3 %v2_V_9647 = load i5 %local_B_0_addr_2610

]]></Node>
<StgValue><ssdm name="v2_V_9647"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:34 %v1_V_80 = load i5 %local_A_0_addr

]]></Node>
<StgValue><ssdm name="v1_V_80"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:35 %v2_V_9680 = load i5 %local_A_0_addr_2608

]]></Node>
<StgValue><ssdm name="v2_V_9680"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:36 %v2_V_9679 = load i5 %local_A_0_addr_2609

]]></Node>
<StgValue><ssdm name="v2_V_9679"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:37 %v2_V_9678 = load i5 %local_A_0_addr_2610

]]></Node>
<StgValue><ssdm name="v2_V_9678"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="231" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:2 %v2_V_9648 = load i5 %local_B_0_addr_2609

]]></Node>
<StgValue><ssdm name="v2_V_9648"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:3 %v2_V_9647 = load i5 %local_B_0_addr_2610

]]></Node>
<StgValue><ssdm name="v2_V_9647"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:4 %v2_V_9646 = load i5 %local_B_0_addr_2611

]]></Node>
<StgValue><ssdm name="v2_V_9646"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:5 %v2_V_9645 = load i5 %local_B_0_addr_2612

]]></Node>
<StgValue><ssdm name="v2_V_9645"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:36 %v2_V_9679 = load i5 %local_A_0_addr_2609

]]></Node>
<StgValue><ssdm name="v2_V_9679"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:37 %v2_V_9678 = load i5 %local_A_0_addr_2610

]]></Node>
<StgValue><ssdm name="v2_V_9678"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:38 %v2_V_9677 = load i5 %local_A_0_addr_2611

]]></Node>
<StgValue><ssdm name="v2_V_9677"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:39 %v2_V_9676 = load i5 %local_A_0_addr_2612

]]></Node>
<StgValue><ssdm name="v2_V_9676"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="239" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:4 %v2_V_9646 = load i5 %local_B_0_addr_2611

]]></Node>
<StgValue><ssdm name="v2_V_9646"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:5 %v2_V_9645 = load i5 %local_B_0_addr_2612

]]></Node>
<StgValue><ssdm name="v2_V_9645"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:6 %v2_V_9644 = load i5 %local_B_0_addr_2613

]]></Node>
<StgValue><ssdm name="v2_V_9644"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:7 %v2_V_9643 = load i5 %local_B_0_addr_2614

]]></Node>
<StgValue><ssdm name="v2_V_9643"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:38 %v2_V_9677 = load i5 %local_A_0_addr_2611

]]></Node>
<StgValue><ssdm name="v2_V_9677"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:39 %v2_V_9676 = load i5 %local_A_0_addr_2612

]]></Node>
<StgValue><ssdm name="v2_V_9676"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:40 %v2_V_9675 = load i5 %local_A_0_addr_2613

]]></Node>
<StgValue><ssdm name="v2_V_9675"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:41 %v2_V_9674 = load i5 %local_A_0_addr_2614

]]></Node>
<StgValue><ssdm name="v2_V_9674"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="247" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:6 %v2_V_9644 = load i5 %local_B_0_addr_2613

]]></Node>
<StgValue><ssdm name="v2_V_9644"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:7 %v2_V_9643 = load i5 %local_B_0_addr_2614

]]></Node>
<StgValue><ssdm name="v2_V_9643"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:8 %v2_V_9642 = load i5 %local_B_0_addr_2615

]]></Node>
<StgValue><ssdm name="v2_V_9642"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:9 %v2_V_9641 = load i5 %local_B_0_addr_2616

]]></Node>
<StgValue><ssdm name="v2_V_9641"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:40 %v2_V_9675 = load i5 %local_A_0_addr_2613

]]></Node>
<StgValue><ssdm name="v2_V_9675"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:41 %v2_V_9674 = load i5 %local_A_0_addr_2614

]]></Node>
<StgValue><ssdm name="v2_V_9674"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:42 %v2_V_9673 = load i5 %local_A_0_addr_2615

]]></Node>
<StgValue><ssdm name="v2_V_9673"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:43 %v2_V_9672 = load i5 %local_A_0_addr_2616

]]></Node>
<StgValue><ssdm name="v2_V_9672"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="255" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:8 %v2_V_9642 = load i5 %local_B_0_addr_2615

]]></Node>
<StgValue><ssdm name="v2_V_9642"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:9 %v2_V_9641 = load i5 %local_B_0_addr_2616

]]></Node>
<StgValue><ssdm name="v2_V_9641"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:10 %v2_V_9640 = load i5 %local_B_0_addr_2617

]]></Node>
<StgValue><ssdm name="v2_V_9640"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:11 %v2_V_9639 = load i5 %local_B_0_addr_2618

]]></Node>
<StgValue><ssdm name="v2_V_9639"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:42 %v2_V_9673 = load i5 %local_A_0_addr_2615

]]></Node>
<StgValue><ssdm name="v2_V_9673"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:43 %v2_V_9672 = load i5 %local_A_0_addr_2616

]]></Node>
<StgValue><ssdm name="v2_V_9672"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:44 %v2_V_9671 = load i5 %local_A_0_addr_2617

]]></Node>
<StgValue><ssdm name="v2_V_9671"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:45 %v2_V_9670 = load i5 %local_A_0_addr_2618

]]></Node>
<StgValue><ssdm name="v2_V_9670"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:10 %v2_V_9640 = load i5 %local_B_0_addr_2617

]]></Node>
<StgValue><ssdm name="v2_V_9640"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:11 %v2_V_9639 = load i5 %local_B_0_addr_2618

]]></Node>
<StgValue><ssdm name="v2_V_9639"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:12 %v2_V_9638 = load i5 %local_B_0_addr_2619

]]></Node>
<StgValue><ssdm name="v2_V_9638"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:13 %v2_V_9637 = load i5 %local_B_0_addr_2620

]]></Node>
<StgValue><ssdm name="v2_V_9637"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:44 %v2_V_9671 = load i5 %local_A_0_addr_2617

]]></Node>
<StgValue><ssdm name="v2_V_9671"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:45 %v2_V_9670 = load i5 %local_A_0_addr_2618

]]></Node>
<StgValue><ssdm name="v2_V_9670"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:46 %v2_V_9669 = load i5 %local_A_0_addr_2619

]]></Node>
<StgValue><ssdm name="v2_V_9669"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:47 %v2_V_9668 = load i5 %local_A_0_addr_2620

]]></Node>
<StgValue><ssdm name="v2_V_9668"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="271" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:12 %v2_V_9638 = load i5 %local_B_0_addr_2619

]]></Node>
<StgValue><ssdm name="v2_V_9638"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:13 %v2_V_9637 = load i5 %local_B_0_addr_2620

]]></Node>
<StgValue><ssdm name="v2_V_9637"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:14 %v2_V_9636 = load i5 %local_B_0_addr_2621

]]></Node>
<StgValue><ssdm name="v2_V_9636"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:15 %v2_V_9635 = load i5 %local_B_0_addr_2622

]]></Node>
<StgValue><ssdm name="v2_V_9635"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:46 %v2_V_9669 = load i5 %local_A_0_addr_2619

]]></Node>
<StgValue><ssdm name="v2_V_9669"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:47 %v2_V_9668 = load i5 %local_A_0_addr_2620

]]></Node>
<StgValue><ssdm name="v2_V_9668"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:48 %v2_V_9667 = load i5 %local_A_0_addr_2621

]]></Node>
<StgValue><ssdm name="v2_V_9667"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:49 %v2_V_9666 = load i5 %local_A_0_addr_2622

]]></Node>
<StgValue><ssdm name="v2_V_9666"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="279" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:14 %v2_V_9636 = load i5 %local_B_0_addr_2621

]]></Node>
<StgValue><ssdm name="v2_V_9636"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:15 %v2_V_9635 = load i5 %local_B_0_addr_2622

]]></Node>
<StgValue><ssdm name="v2_V_9635"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:16 %v2_V_9634 = load i5 %local_B_0_addr_2623

]]></Node>
<StgValue><ssdm name="v2_V_9634"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:17 %v2_V_9633 = load i5 %local_B_0_addr_2624

]]></Node>
<StgValue><ssdm name="v2_V_9633"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:48 %v2_V_9667 = load i5 %local_A_0_addr_2621

]]></Node>
<StgValue><ssdm name="v2_V_9667"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:49 %v2_V_9666 = load i5 %local_A_0_addr_2622

]]></Node>
<StgValue><ssdm name="v2_V_9666"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:50 %v2_V_9665 = load i5 %local_A_0_addr_2623

]]></Node>
<StgValue><ssdm name="v2_V_9665"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:51 %v2_V_9664 = load i5 %local_A_0_addr_2624

]]></Node>
<StgValue><ssdm name="v2_V_9664"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="287" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:16 %v2_V_9634 = load i5 %local_B_0_addr_2623

]]></Node>
<StgValue><ssdm name="v2_V_9634"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:17 %v2_V_9633 = load i5 %local_B_0_addr_2624

]]></Node>
<StgValue><ssdm name="v2_V_9633"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:18 %v2_V_9632 = load i5 %local_B_0_addr_2625

]]></Node>
<StgValue><ssdm name="v2_V_9632"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:19 %v2_V_9631 = load i5 %local_B_0_addr_2626

]]></Node>
<StgValue><ssdm name="v2_V_9631"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:50 %v2_V_9665 = load i5 %local_A_0_addr_2623

]]></Node>
<StgValue><ssdm name="v2_V_9665"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:51 %v2_V_9664 = load i5 %local_A_0_addr_2624

]]></Node>
<StgValue><ssdm name="v2_V_9664"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:52 %v2_V_9663 = load i5 %local_A_0_addr_2625

]]></Node>
<StgValue><ssdm name="v2_V_9663"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:53 %v2_V_9662 = load i5 %local_A_0_addr_2626

]]></Node>
<StgValue><ssdm name="v2_V_9662"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="295" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:18 %v2_V_9632 = load i5 %local_B_0_addr_2625

]]></Node>
<StgValue><ssdm name="v2_V_9632"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:19 %v2_V_9631 = load i5 %local_B_0_addr_2626

]]></Node>
<StgValue><ssdm name="v2_V_9631"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:20 %v2_V_9630 = load i5 %local_B_0_addr_2627

]]></Node>
<StgValue><ssdm name="v2_V_9630"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:21 %v2_V_9629 = load i5 %local_B_0_addr_2628

]]></Node>
<StgValue><ssdm name="v2_V_9629"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:52 %v2_V_9663 = load i5 %local_A_0_addr_2625

]]></Node>
<StgValue><ssdm name="v2_V_9663"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:53 %v2_V_9662 = load i5 %local_A_0_addr_2626

]]></Node>
<StgValue><ssdm name="v2_V_9662"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:54 %v2_V_9661 = load i5 %local_A_0_addr_2627

]]></Node>
<StgValue><ssdm name="v2_V_9661"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:55 %v2_V_9660 = load i5 %local_A_0_addr_2628

]]></Node>
<StgValue><ssdm name="v2_V_9660"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="303" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:20 %v2_V_9630 = load i5 %local_B_0_addr_2627

]]></Node>
<StgValue><ssdm name="v2_V_9630"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:21 %v2_V_9629 = load i5 %local_B_0_addr_2628

]]></Node>
<StgValue><ssdm name="v2_V_9629"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:22 %v2_V_9628 = load i5 %local_B_0_addr_2629

]]></Node>
<StgValue><ssdm name="v2_V_9628"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:23 %v2_V_9627 = load i5 %local_B_0_addr_2630

]]></Node>
<StgValue><ssdm name="v2_V_9627"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:54 %v2_V_9661 = load i5 %local_A_0_addr_2627

]]></Node>
<StgValue><ssdm name="v2_V_9661"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:55 %v2_V_9660 = load i5 %local_A_0_addr_2628

]]></Node>
<StgValue><ssdm name="v2_V_9660"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:56 %v2_V_9659 = load i5 %local_A_0_addr_2629

]]></Node>
<StgValue><ssdm name="v2_V_9659"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:57 %v2_V_9658 = load i5 %local_A_0_addr_2630

]]></Node>
<StgValue><ssdm name="v2_V_9658"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="311" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:22 %v2_V_9628 = load i5 %local_B_0_addr_2629

]]></Node>
<StgValue><ssdm name="v2_V_9628"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:23 %v2_V_9627 = load i5 %local_B_0_addr_2630

]]></Node>
<StgValue><ssdm name="v2_V_9627"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:24 %v2_V_9626 = load i5 %local_B_0_addr_2631

]]></Node>
<StgValue><ssdm name="v2_V_9626"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:25 %v2_V_9625 = load i5 %local_B_0_addr_2632

]]></Node>
<StgValue><ssdm name="v2_V_9625"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:56 %v2_V_9659 = load i5 %local_A_0_addr_2629

]]></Node>
<StgValue><ssdm name="v2_V_9659"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:57 %v2_V_9658 = load i5 %local_A_0_addr_2630

]]></Node>
<StgValue><ssdm name="v2_V_9658"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:58 %v2_V_9657 = load i5 %local_A_0_addr_2631

]]></Node>
<StgValue><ssdm name="v2_V_9657"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:59 %v2_V_9656 = load i5 %local_A_0_addr_2632

]]></Node>
<StgValue><ssdm name="v2_V_9656"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="319" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:24 %v2_V_9626 = load i5 %local_B_0_addr_2631

]]></Node>
<StgValue><ssdm name="v2_V_9626"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:25 %v2_V_9625 = load i5 %local_B_0_addr_2632

]]></Node>
<StgValue><ssdm name="v2_V_9625"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:26 %v2_V_9624 = load i5 %local_B_0_addr_2633

]]></Node>
<StgValue><ssdm name="v2_V_9624"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:27 %v2_V_9623 = load i5 %local_B_0_addr_2634

]]></Node>
<StgValue><ssdm name="v2_V_9623"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:58 %v2_V_9657 = load i5 %local_A_0_addr_2631

]]></Node>
<StgValue><ssdm name="v2_V_9657"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:59 %v2_V_9656 = load i5 %local_A_0_addr_2632

]]></Node>
<StgValue><ssdm name="v2_V_9656"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:60 %v2_V_9655 = load i5 %local_A_0_addr_2633

]]></Node>
<StgValue><ssdm name="v2_V_9655"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:61 %v2_V_9654 = load i5 %local_A_0_addr_2634

]]></Node>
<StgValue><ssdm name="v2_V_9654"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="327" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:26 %v2_V_9624 = load i5 %local_B_0_addr_2633

]]></Node>
<StgValue><ssdm name="v2_V_9624"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:27 %v2_V_9623 = load i5 %local_B_0_addr_2634

]]></Node>
<StgValue><ssdm name="v2_V_9623"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:28 %v2_V_9622 = load i5 %local_B_0_addr_2635

]]></Node>
<StgValue><ssdm name="v2_V_9622"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:29 %v2_V_9621 = load i5 %local_B_0_addr_2636

]]></Node>
<StgValue><ssdm name="v2_V_9621"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:60 %v2_V_9655 = load i5 %local_A_0_addr_2633

]]></Node>
<StgValue><ssdm name="v2_V_9655"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:61 %v2_V_9654 = load i5 %local_A_0_addr_2634

]]></Node>
<StgValue><ssdm name="v2_V_9654"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:62 %v2_V_9653 = load i5 %local_A_0_addr_2635

]]></Node>
<StgValue><ssdm name="v2_V_9653"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:63 %v2_V_9652 = load i5 %local_A_0_addr_2636

]]></Node>
<StgValue><ssdm name="v2_V_9652"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="335" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:28 %v2_V_9622 = load i5 %local_B_0_addr_2635

]]></Node>
<StgValue><ssdm name="v2_V_9622"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:29 %v2_V_9621 = load i5 %local_B_0_addr_2636

]]></Node>
<StgValue><ssdm name="v2_V_9621"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:30 %v2_V_9620 = load i5 %local_B_0_addr_2637

]]></Node>
<StgValue><ssdm name="v2_V_9620"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:31 %v2_V = load i5 %local_B_0_addr_2638

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:62 %v2_V_9653 = load i5 %local_A_0_addr_2635

]]></Node>
<StgValue><ssdm name="v2_V_9653"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:63 %v2_V_9652 = load i5 %local_A_0_addr_2636

]]></Node>
<StgValue><ssdm name="v2_V_9652"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:64 %v2_V_9651 = load i5 %local_A_0_addr_2637

]]></Node>
<StgValue><ssdm name="v2_V_9651"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:65 %v2_V_9650 = load i5 %local_A_0_addr_2638

]]></Node>
<StgValue><ssdm name="v2_V_9650"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="343" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:30 %v2_V_9620 = load i5 %local_B_0_addr_2637

]]></Node>
<StgValue><ssdm name="v2_V_9620"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:31 %v2_V = load i5 %local_B_0_addr_2638

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
._crit_edge1:32 %p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_9649, i16 %v2_V_9648, i16 %v2_V_9647, i16 %v2_V_9646, i16 %v2_V_9645, i16 %v2_V_9644, i16 %v2_V_9643, i16 %v2_V_9642, i16 %v2_V_9641, i16 %v2_V_9640, i16 %v2_V_9639, i16 %v2_V_9638, i16 %v2_V_9637, i16 %v2_V_9636, i16 %v2_V_9635, i16 %v2_V_9634, i16 %v2_V_9633, i16 %v2_V_9632, i16 %v2_V_9631, i16 %v2_V_9630, i16 %v2_V_9629, i16 %v2_V_9628, i16 %v2_V_9627, i16 %v2_V_9626, i16 %v2_V_9625, i16 %v2_V_9624, i16 %v2_V_9623, i16 %v2_V_9622, i16 %v2_V_9621, i16 %v2_V_9620, i16 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:33 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_4_0_x096, i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:64 %v2_V_9651 = load i5 %local_A_0_addr_2637

]]></Node>
<StgValue><ssdm name="v2_V_9651"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:65 %v2_V_9650 = load i5 %local_A_0_addr_2638

]]></Node>
<StgValue><ssdm name="v2_V_9650"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
._crit_edge1:66 %p_Result_80 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V_80, i16 %v2_V_9680, i16 %v2_V_9679, i16 %v2_V_9678, i16 %v2_V_9677, i16 %v2_V_9676, i16 %v2_V_9675, i16 %v2_V_9674, i16 %v2_V_9673, i16 %v2_V_9672, i16 %v2_V_9671, i16 %v2_V_9670, i16 %v2_V_9669, i16 %v2_V_9668, i16 %v2_V_9667, i16 %v2_V_9666, i16 %v2_V_9665, i16 %v2_V_9664, i16 %v2_V_9663, i16 %v2_V_9662, i16 %v2_V_9661, i16 %v2_V_9660, i16 %v2_V_9659, i16 %v2_V_9658, i16 %v2_V_9657, i16 %v2_V_9656, i16 %v2_V_9655, i16 %v2_V_9654, i16 %v2_V_9653, i16 %v2_V_9652, i16 %v2_V_9651, i16 %v2_V_9650

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:67 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_3_1_x048, i512 %p_Result_80

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:68 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
