// Seed: 617083599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_17 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11
    , id_15,
    output supply1 id_12,
    input wand id_13
);
  wire id_16;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16
  );
  assign id_15 = id_1 == id_3;
endmodule
