<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MPIDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPIDR, Multiprocessor Affinity Register</h1><p>The MPIDR characteristics are:</p><h2>Purpose</h2><p>In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.</p><h2>Configuration</h2><p>AArch32 System register MPIDR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-mpidr_el1.html">MPIDR_EL1[31:0]
            </a>.
          </p><p><ins>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to MPIDR are </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p><p>In a uniprocessor system Arm recommends that each Aff&lt;n> field of this register returns a value of 0.</p><h2>Attributes</h2><p>MPIDR is a 32-bit register.</p><h2>Field descriptions</h2><p>The MPIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#M_31">M</a></td><td class="lr" colspan="1"><a href="#U_30">U</a></td><td class="lr" colspan="5"><a href="#0_29">RES0</a></td><td class="lr" colspan="1"><a href="#MT_24">MT</a></td><td class="lr" colspan="8"><a href="#Aff2_23">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1_15">Aff1</a></td><td class="lr" colspan="8"><a href="#Aff0_7">Aff0</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="M_31">M, bit [31]
              </h4><p>Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions. The possible values of this bit are:</p><table class="valuetable"><tr><th>M</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This implementation does not include the ARMv7 Multiprocessing Extensions functionality.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>This implementation includes the ARMv7 Multiprocessing Extensions functionality.</p></td></tr></table><p>From Armv8, this bit is RAO.</p><h4 id="U_30">U, bit [30]
              </h4><p>Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:</p><table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Processor is part of a multiprocessor system.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Processor is part of a uniprocessor system.</p></td></tr></table><h4 id="0_29">
                Bits [29:25]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="MT_24">MT, bit [24]
              </h4><p>Indicates whether the lowest level of <span class="xref">affinity</span> consists of logical PEs that are implemented using a multithreading type approach. See the description of Aff0 for more information about affinity levels. The possible values of this bit are:</p><table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Performance of PEs at the lowest affinity level, or PEs with MPIDR.MT set to 1, different affinity level 0 values, and the same values for affinity level 1 and higher, is largely independent.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Performance of PEs at the lowest affinity level, or PEs with MPIDR.MT set to 1, different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent.</p></td></tr></table><h4 id="Aff2_23">Aff2, bits [23:16]
                  </h4><p>Affinity level 2. See the description of Aff0 for more information.</p><h4 id="Aff1_15">Aff1, bits [15:8]
                  </h4><p>Affinity level 1. See the description of Aff0 for more information.</p><h4 id="Aff0_7">Aff0, bits [7:0]
                  </h4><p>Affinity level 0. This is the <span class="xref">affinity</span> level that is most significant for determining PE behavior. Higher <span class="xref">affinity</span> levels are increasingly less significant in determining PE behavior. The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the MPIDR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0000</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) then
        return VMPIDR_EL2&lt;31:0>;
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) then
        return VMPIDR;
    else
        return MPIDR;
elsif PSTATE.EL == EL2 then
    return MPIDR;
elsif PSTATE.EL == EL3 then
    return MPIDR;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>