
2D-Detumbling-ACS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eac  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f9c  08003f9c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003f9c  08003f9c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003f9c  08003f9c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f9c  08003f9c  00004f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003fa0  08003fa0  00004fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003fa4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000000c  08003fb0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08003fb0  00005110  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b054  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2f  00000000  00000000  00010088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  00011cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000997  00000000  00000000  000128f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011da3  00000000  00000000  00013287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f562  00000000  00000000  0002502a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006d9bb  00000000  00000000  0003458c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a1f47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d9c  00000000  00000000  000a1f8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000a4d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f54 	.word	0x08003f54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003f54 	.word	0x08003f54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fa95 	bl	8000758 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fa1d 	bl	8000678 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fa87 	bl	8000758 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fa7d 	bl	8000758 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fa2b 	bl	80006c8 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fa21 	bl	80006c8 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fadd>:
 8000294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000296:	024b      	lsls	r3, r1, #9
 8000298:	0a5a      	lsrs	r2, r3, #9
 800029a:	4694      	mov	ip, r2
 800029c:	004a      	lsls	r2, r1, #1
 800029e:	0fc9      	lsrs	r1, r1, #31
 80002a0:	46ce      	mov	lr, r9
 80002a2:	4647      	mov	r7, r8
 80002a4:	4689      	mov	r9, r1
 80002a6:	0045      	lsls	r5, r0, #1
 80002a8:	0246      	lsls	r6, r0, #9
 80002aa:	0e2d      	lsrs	r5, r5, #24
 80002ac:	0e12      	lsrs	r2, r2, #24
 80002ae:	b580      	push	{r7, lr}
 80002b0:	0999      	lsrs	r1, r3, #6
 80002b2:	0a77      	lsrs	r7, r6, #9
 80002b4:	0fc4      	lsrs	r4, r0, #31
 80002b6:	09b6      	lsrs	r6, r6, #6
 80002b8:	1aab      	subs	r3, r5, r2
 80002ba:	454c      	cmp	r4, r9
 80002bc:	d020      	beq.n	8000300 <__aeabi_fadd+0x6c>
 80002be:	2b00      	cmp	r3, #0
 80002c0:	dd0c      	ble.n	80002dc <__aeabi_fadd+0x48>
 80002c2:	2a00      	cmp	r2, #0
 80002c4:	d134      	bne.n	8000330 <__aeabi_fadd+0x9c>
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d02a      	beq.n	8000320 <__aeabi_fadd+0x8c>
 80002ca:	1e5a      	subs	r2, r3, #1
 80002cc:	2b01      	cmp	r3, #1
 80002ce:	d100      	bne.n	80002d2 <__aeabi_fadd+0x3e>
 80002d0:	e08f      	b.n	80003f2 <__aeabi_fadd+0x15e>
 80002d2:	2bff      	cmp	r3, #255	@ 0xff
 80002d4:	d100      	bne.n	80002d8 <__aeabi_fadd+0x44>
 80002d6:	e0cd      	b.n	8000474 <__aeabi_fadd+0x1e0>
 80002d8:	0013      	movs	r3, r2
 80002da:	e02f      	b.n	800033c <__aeabi_fadd+0xa8>
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d060      	beq.n	80003a2 <__aeabi_fadd+0x10e>
 80002e0:	1b53      	subs	r3, r2, r5
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d000      	beq.n	80002e8 <__aeabi_fadd+0x54>
 80002e6:	e0ee      	b.n	80004c6 <__aeabi_fadd+0x232>
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d100      	bne.n	80002ee <__aeabi_fadd+0x5a>
 80002ec:	e13e      	b.n	800056c <__aeabi_fadd+0x2d8>
 80002ee:	1e5c      	subs	r4, r3, #1
 80002f0:	2b01      	cmp	r3, #1
 80002f2:	d100      	bne.n	80002f6 <__aeabi_fadd+0x62>
 80002f4:	e16b      	b.n	80005ce <__aeabi_fadd+0x33a>
 80002f6:	2bff      	cmp	r3, #255	@ 0xff
 80002f8:	d100      	bne.n	80002fc <__aeabi_fadd+0x68>
 80002fa:	e0b9      	b.n	8000470 <__aeabi_fadd+0x1dc>
 80002fc:	0023      	movs	r3, r4
 80002fe:	e0e7      	b.n	80004d0 <__aeabi_fadd+0x23c>
 8000300:	2b00      	cmp	r3, #0
 8000302:	dc00      	bgt.n	8000306 <__aeabi_fadd+0x72>
 8000304:	e0a4      	b.n	8000450 <__aeabi_fadd+0x1bc>
 8000306:	2a00      	cmp	r2, #0
 8000308:	d069      	beq.n	80003de <__aeabi_fadd+0x14a>
 800030a:	2dff      	cmp	r5, #255	@ 0xff
 800030c:	d100      	bne.n	8000310 <__aeabi_fadd+0x7c>
 800030e:	e0b1      	b.n	8000474 <__aeabi_fadd+0x1e0>
 8000310:	2280      	movs	r2, #128	@ 0x80
 8000312:	04d2      	lsls	r2, r2, #19
 8000314:	4311      	orrs	r1, r2
 8000316:	2b1b      	cmp	r3, #27
 8000318:	dc00      	bgt.n	800031c <__aeabi_fadd+0x88>
 800031a:	e0e9      	b.n	80004f0 <__aeabi_fadd+0x25c>
 800031c:	002b      	movs	r3, r5
 800031e:	3605      	adds	r6, #5
 8000320:	08f7      	lsrs	r7, r6, #3
 8000322:	2bff      	cmp	r3, #255	@ 0xff
 8000324:	d100      	bne.n	8000328 <__aeabi_fadd+0x94>
 8000326:	e0a5      	b.n	8000474 <__aeabi_fadd+0x1e0>
 8000328:	027a      	lsls	r2, r7, #9
 800032a:	0a52      	lsrs	r2, r2, #9
 800032c:	b2d8      	uxtb	r0, r3
 800032e:	e030      	b.n	8000392 <__aeabi_fadd+0xfe>
 8000330:	2dff      	cmp	r5, #255	@ 0xff
 8000332:	d100      	bne.n	8000336 <__aeabi_fadd+0xa2>
 8000334:	e09e      	b.n	8000474 <__aeabi_fadd+0x1e0>
 8000336:	2280      	movs	r2, #128	@ 0x80
 8000338:	04d2      	lsls	r2, r2, #19
 800033a:	4311      	orrs	r1, r2
 800033c:	2001      	movs	r0, #1
 800033e:	2b1b      	cmp	r3, #27
 8000340:	dc08      	bgt.n	8000354 <__aeabi_fadd+0xc0>
 8000342:	0008      	movs	r0, r1
 8000344:	2220      	movs	r2, #32
 8000346:	40d8      	lsrs	r0, r3
 8000348:	1ad3      	subs	r3, r2, r3
 800034a:	4099      	lsls	r1, r3
 800034c:	000b      	movs	r3, r1
 800034e:	1e5a      	subs	r2, r3, #1
 8000350:	4193      	sbcs	r3, r2
 8000352:	4318      	orrs	r0, r3
 8000354:	1a36      	subs	r6, r6, r0
 8000356:	0173      	lsls	r3, r6, #5
 8000358:	d400      	bmi.n	800035c <__aeabi_fadd+0xc8>
 800035a:	e071      	b.n	8000440 <__aeabi_fadd+0x1ac>
 800035c:	01b6      	lsls	r6, r6, #6
 800035e:	09b7      	lsrs	r7, r6, #6
 8000360:	0038      	movs	r0, r7
 8000362:	f000 fc0b 	bl	8000b7c <__clzsi2>
 8000366:	003b      	movs	r3, r7
 8000368:	3805      	subs	r0, #5
 800036a:	4083      	lsls	r3, r0
 800036c:	4285      	cmp	r5, r0
 800036e:	dd4d      	ble.n	800040c <__aeabi_fadd+0x178>
 8000370:	4eb4      	ldr	r6, [pc, #720]	@ (8000644 <__aeabi_fadd+0x3b0>)
 8000372:	1a2d      	subs	r5, r5, r0
 8000374:	401e      	ands	r6, r3
 8000376:	075a      	lsls	r2, r3, #29
 8000378:	d068      	beq.n	800044c <__aeabi_fadd+0x1b8>
 800037a:	220f      	movs	r2, #15
 800037c:	4013      	ands	r3, r2
 800037e:	2b04      	cmp	r3, #4
 8000380:	d064      	beq.n	800044c <__aeabi_fadd+0x1b8>
 8000382:	3604      	adds	r6, #4
 8000384:	0173      	lsls	r3, r6, #5
 8000386:	d561      	bpl.n	800044c <__aeabi_fadd+0x1b8>
 8000388:	1c68      	adds	r0, r5, #1
 800038a:	2dfe      	cmp	r5, #254	@ 0xfe
 800038c:	d154      	bne.n	8000438 <__aeabi_fadd+0x1a4>
 800038e:	20ff      	movs	r0, #255	@ 0xff
 8000390:	2200      	movs	r2, #0
 8000392:	05c0      	lsls	r0, r0, #23
 8000394:	4310      	orrs	r0, r2
 8000396:	07e4      	lsls	r4, r4, #31
 8000398:	4320      	orrs	r0, r4
 800039a:	bcc0      	pop	{r6, r7}
 800039c:	46b9      	mov	r9, r7
 800039e:	46b0      	mov	r8, r6
 80003a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003a2:	22fe      	movs	r2, #254	@ 0xfe
 80003a4:	4690      	mov	r8, r2
 80003a6:	1c68      	adds	r0, r5, #1
 80003a8:	0002      	movs	r2, r0
 80003aa:	4640      	mov	r0, r8
 80003ac:	4210      	tst	r0, r2
 80003ae:	d16b      	bne.n	8000488 <__aeabi_fadd+0x1f4>
 80003b0:	2d00      	cmp	r5, #0
 80003b2:	d000      	beq.n	80003b6 <__aeabi_fadd+0x122>
 80003b4:	e0dd      	b.n	8000572 <__aeabi_fadd+0x2de>
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d100      	bne.n	80003bc <__aeabi_fadd+0x128>
 80003ba:	e102      	b.n	80005c2 <__aeabi_fadd+0x32e>
 80003bc:	2900      	cmp	r1, #0
 80003be:	d0b3      	beq.n	8000328 <__aeabi_fadd+0x94>
 80003c0:	2280      	movs	r2, #128	@ 0x80
 80003c2:	1a77      	subs	r7, r6, r1
 80003c4:	04d2      	lsls	r2, r2, #19
 80003c6:	4217      	tst	r7, r2
 80003c8:	d100      	bne.n	80003cc <__aeabi_fadd+0x138>
 80003ca:	e136      	b.n	800063a <__aeabi_fadd+0x3a6>
 80003cc:	464c      	mov	r4, r9
 80003ce:	1b8e      	subs	r6, r1, r6
 80003d0:	d061      	beq.n	8000496 <__aeabi_fadd+0x202>
 80003d2:	2001      	movs	r0, #1
 80003d4:	4216      	tst	r6, r2
 80003d6:	d130      	bne.n	800043a <__aeabi_fadd+0x1a6>
 80003d8:	2300      	movs	r3, #0
 80003da:	08f7      	lsrs	r7, r6, #3
 80003dc:	e7a4      	b.n	8000328 <__aeabi_fadd+0x94>
 80003de:	2900      	cmp	r1, #0
 80003e0:	d09e      	beq.n	8000320 <__aeabi_fadd+0x8c>
 80003e2:	1e5a      	subs	r2, r3, #1
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d100      	bne.n	80003ea <__aeabi_fadd+0x156>
 80003e8:	e0ca      	b.n	8000580 <__aeabi_fadd+0x2ec>
 80003ea:	2bff      	cmp	r3, #255	@ 0xff
 80003ec:	d042      	beq.n	8000474 <__aeabi_fadd+0x1e0>
 80003ee:	0013      	movs	r3, r2
 80003f0:	e791      	b.n	8000316 <__aeabi_fadd+0x82>
 80003f2:	1a71      	subs	r1, r6, r1
 80003f4:	014b      	lsls	r3, r1, #5
 80003f6:	d400      	bmi.n	80003fa <__aeabi_fadd+0x166>
 80003f8:	e0d1      	b.n	800059e <__aeabi_fadd+0x30a>
 80003fa:	018f      	lsls	r7, r1, #6
 80003fc:	09bf      	lsrs	r7, r7, #6
 80003fe:	0038      	movs	r0, r7
 8000400:	f000 fbbc 	bl	8000b7c <__clzsi2>
 8000404:	003b      	movs	r3, r7
 8000406:	3805      	subs	r0, #5
 8000408:	4083      	lsls	r3, r0
 800040a:	2501      	movs	r5, #1
 800040c:	2220      	movs	r2, #32
 800040e:	1b40      	subs	r0, r0, r5
 8000410:	3001      	adds	r0, #1
 8000412:	1a12      	subs	r2, r2, r0
 8000414:	001e      	movs	r6, r3
 8000416:	4093      	lsls	r3, r2
 8000418:	40c6      	lsrs	r6, r0
 800041a:	1e5a      	subs	r2, r3, #1
 800041c:	4193      	sbcs	r3, r2
 800041e:	431e      	orrs	r6, r3
 8000420:	d039      	beq.n	8000496 <__aeabi_fadd+0x202>
 8000422:	0773      	lsls	r3, r6, #29
 8000424:	d100      	bne.n	8000428 <__aeabi_fadd+0x194>
 8000426:	e11b      	b.n	8000660 <__aeabi_fadd+0x3cc>
 8000428:	230f      	movs	r3, #15
 800042a:	2500      	movs	r5, #0
 800042c:	4033      	ands	r3, r6
 800042e:	2b04      	cmp	r3, #4
 8000430:	d1a7      	bne.n	8000382 <__aeabi_fadd+0xee>
 8000432:	2001      	movs	r0, #1
 8000434:	0172      	lsls	r2, r6, #5
 8000436:	d57c      	bpl.n	8000532 <__aeabi_fadd+0x29e>
 8000438:	b2c0      	uxtb	r0, r0
 800043a:	01b2      	lsls	r2, r6, #6
 800043c:	0a52      	lsrs	r2, r2, #9
 800043e:	e7a8      	b.n	8000392 <__aeabi_fadd+0xfe>
 8000440:	0773      	lsls	r3, r6, #29
 8000442:	d003      	beq.n	800044c <__aeabi_fadd+0x1b8>
 8000444:	230f      	movs	r3, #15
 8000446:	4033      	ands	r3, r6
 8000448:	2b04      	cmp	r3, #4
 800044a:	d19a      	bne.n	8000382 <__aeabi_fadd+0xee>
 800044c:	002b      	movs	r3, r5
 800044e:	e767      	b.n	8000320 <__aeabi_fadd+0x8c>
 8000450:	2b00      	cmp	r3, #0
 8000452:	d023      	beq.n	800049c <__aeabi_fadd+0x208>
 8000454:	1b53      	subs	r3, r2, r5
 8000456:	2d00      	cmp	r5, #0
 8000458:	d17b      	bne.n	8000552 <__aeabi_fadd+0x2be>
 800045a:	2e00      	cmp	r6, #0
 800045c:	d100      	bne.n	8000460 <__aeabi_fadd+0x1cc>
 800045e:	e086      	b.n	800056e <__aeabi_fadd+0x2da>
 8000460:	1e5d      	subs	r5, r3, #1
 8000462:	2b01      	cmp	r3, #1
 8000464:	d100      	bne.n	8000468 <__aeabi_fadd+0x1d4>
 8000466:	e08b      	b.n	8000580 <__aeabi_fadd+0x2ec>
 8000468:	2bff      	cmp	r3, #255	@ 0xff
 800046a:	d002      	beq.n	8000472 <__aeabi_fadd+0x1de>
 800046c:	002b      	movs	r3, r5
 800046e:	e075      	b.n	800055c <__aeabi_fadd+0x2c8>
 8000470:	464c      	mov	r4, r9
 8000472:	4667      	mov	r7, ip
 8000474:	2f00      	cmp	r7, #0
 8000476:	d100      	bne.n	800047a <__aeabi_fadd+0x1e6>
 8000478:	e789      	b.n	800038e <__aeabi_fadd+0xfa>
 800047a:	2280      	movs	r2, #128	@ 0x80
 800047c:	03d2      	lsls	r2, r2, #15
 800047e:	433a      	orrs	r2, r7
 8000480:	0252      	lsls	r2, r2, #9
 8000482:	20ff      	movs	r0, #255	@ 0xff
 8000484:	0a52      	lsrs	r2, r2, #9
 8000486:	e784      	b.n	8000392 <__aeabi_fadd+0xfe>
 8000488:	1a77      	subs	r7, r6, r1
 800048a:	017b      	lsls	r3, r7, #5
 800048c:	d46b      	bmi.n	8000566 <__aeabi_fadd+0x2d2>
 800048e:	2f00      	cmp	r7, #0
 8000490:	d000      	beq.n	8000494 <__aeabi_fadd+0x200>
 8000492:	e765      	b.n	8000360 <__aeabi_fadd+0xcc>
 8000494:	2400      	movs	r4, #0
 8000496:	2000      	movs	r0, #0
 8000498:	2200      	movs	r2, #0
 800049a:	e77a      	b.n	8000392 <__aeabi_fadd+0xfe>
 800049c:	22fe      	movs	r2, #254	@ 0xfe
 800049e:	1c6b      	adds	r3, r5, #1
 80004a0:	421a      	tst	r2, r3
 80004a2:	d149      	bne.n	8000538 <__aeabi_fadd+0x2a4>
 80004a4:	2d00      	cmp	r5, #0
 80004a6:	d000      	beq.n	80004aa <__aeabi_fadd+0x216>
 80004a8:	e09f      	b.n	80005ea <__aeabi_fadd+0x356>
 80004aa:	2e00      	cmp	r6, #0
 80004ac:	d100      	bne.n	80004b0 <__aeabi_fadd+0x21c>
 80004ae:	e0ba      	b.n	8000626 <__aeabi_fadd+0x392>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_fadd+0x222>
 80004b4:	e0cf      	b.n	8000656 <__aeabi_fadd+0x3c2>
 80004b6:	1872      	adds	r2, r6, r1
 80004b8:	0153      	lsls	r3, r2, #5
 80004ba:	d400      	bmi.n	80004be <__aeabi_fadd+0x22a>
 80004bc:	e0cd      	b.n	800065a <__aeabi_fadd+0x3c6>
 80004be:	0192      	lsls	r2, r2, #6
 80004c0:	2001      	movs	r0, #1
 80004c2:	0a52      	lsrs	r2, r2, #9
 80004c4:	e765      	b.n	8000392 <__aeabi_fadd+0xfe>
 80004c6:	2aff      	cmp	r2, #255	@ 0xff
 80004c8:	d0d2      	beq.n	8000470 <__aeabi_fadd+0x1dc>
 80004ca:	2080      	movs	r0, #128	@ 0x80
 80004cc:	04c0      	lsls	r0, r0, #19
 80004ce:	4306      	orrs	r6, r0
 80004d0:	2001      	movs	r0, #1
 80004d2:	2b1b      	cmp	r3, #27
 80004d4:	dc08      	bgt.n	80004e8 <__aeabi_fadd+0x254>
 80004d6:	0030      	movs	r0, r6
 80004d8:	2420      	movs	r4, #32
 80004da:	40d8      	lsrs	r0, r3
 80004dc:	1ae3      	subs	r3, r4, r3
 80004de:	409e      	lsls	r6, r3
 80004e0:	0033      	movs	r3, r6
 80004e2:	1e5c      	subs	r4, r3, #1
 80004e4:	41a3      	sbcs	r3, r4
 80004e6:	4318      	orrs	r0, r3
 80004e8:	464c      	mov	r4, r9
 80004ea:	0015      	movs	r5, r2
 80004ec:	1a0e      	subs	r6, r1, r0
 80004ee:	e732      	b.n	8000356 <__aeabi_fadd+0xc2>
 80004f0:	0008      	movs	r0, r1
 80004f2:	2220      	movs	r2, #32
 80004f4:	40d8      	lsrs	r0, r3
 80004f6:	1ad3      	subs	r3, r2, r3
 80004f8:	4099      	lsls	r1, r3
 80004fa:	000b      	movs	r3, r1
 80004fc:	1e5a      	subs	r2, r3, #1
 80004fe:	4193      	sbcs	r3, r2
 8000500:	4303      	orrs	r3, r0
 8000502:	18f6      	adds	r6, r6, r3
 8000504:	0173      	lsls	r3, r6, #5
 8000506:	d59b      	bpl.n	8000440 <__aeabi_fadd+0x1ac>
 8000508:	3501      	adds	r5, #1
 800050a:	2dff      	cmp	r5, #255	@ 0xff
 800050c:	d100      	bne.n	8000510 <__aeabi_fadd+0x27c>
 800050e:	e73e      	b.n	800038e <__aeabi_fadd+0xfa>
 8000510:	2301      	movs	r3, #1
 8000512:	494d      	ldr	r1, [pc, #308]	@ (8000648 <__aeabi_fadd+0x3b4>)
 8000514:	0872      	lsrs	r2, r6, #1
 8000516:	4033      	ands	r3, r6
 8000518:	400a      	ands	r2, r1
 800051a:	431a      	orrs	r2, r3
 800051c:	0016      	movs	r6, r2
 800051e:	0753      	lsls	r3, r2, #29
 8000520:	d004      	beq.n	800052c <__aeabi_fadd+0x298>
 8000522:	230f      	movs	r3, #15
 8000524:	4013      	ands	r3, r2
 8000526:	2b04      	cmp	r3, #4
 8000528:	d000      	beq.n	800052c <__aeabi_fadd+0x298>
 800052a:	e72a      	b.n	8000382 <__aeabi_fadd+0xee>
 800052c:	0173      	lsls	r3, r6, #5
 800052e:	d500      	bpl.n	8000532 <__aeabi_fadd+0x29e>
 8000530:	e72a      	b.n	8000388 <__aeabi_fadd+0xf4>
 8000532:	002b      	movs	r3, r5
 8000534:	08f7      	lsrs	r7, r6, #3
 8000536:	e6f7      	b.n	8000328 <__aeabi_fadd+0x94>
 8000538:	2bff      	cmp	r3, #255	@ 0xff
 800053a:	d100      	bne.n	800053e <__aeabi_fadd+0x2aa>
 800053c:	e727      	b.n	800038e <__aeabi_fadd+0xfa>
 800053e:	1871      	adds	r1, r6, r1
 8000540:	0849      	lsrs	r1, r1, #1
 8000542:	074a      	lsls	r2, r1, #29
 8000544:	d02f      	beq.n	80005a6 <__aeabi_fadd+0x312>
 8000546:	220f      	movs	r2, #15
 8000548:	400a      	ands	r2, r1
 800054a:	2a04      	cmp	r2, #4
 800054c:	d02b      	beq.n	80005a6 <__aeabi_fadd+0x312>
 800054e:	1d0e      	adds	r6, r1, #4
 8000550:	e6e6      	b.n	8000320 <__aeabi_fadd+0x8c>
 8000552:	2aff      	cmp	r2, #255	@ 0xff
 8000554:	d08d      	beq.n	8000472 <__aeabi_fadd+0x1de>
 8000556:	2080      	movs	r0, #128	@ 0x80
 8000558:	04c0      	lsls	r0, r0, #19
 800055a:	4306      	orrs	r6, r0
 800055c:	2b1b      	cmp	r3, #27
 800055e:	dd24      	ble.n	80005aa <__aeabi_fadd+0x316>
 8000560:	0013      	movs	r3, r2
 8000562:	1d4e      	adds	r6, r1, #5
 8000564:	e6dc      	b.n	8000320 <__aeabi_fadd+0x8c>
 8000566:	464c      	mov	r4, r9
 8000568:	1b8f      	subs	r7, r1, r6
 800056a:	e6f9      	b.n	8000360 <__aeabi_fadd+0xcc>
 800056c:	464c      	mov	r4, r9
 800056e:	000e      	movs	r6, r1
 8000570:	e6d6      	b.n	8000320 <__aeabi_fadd+0x8c>
 8000572:	2e00      	cmp	r6, #0
 8000574:	d149      	bne.n	800060a <__aeabi_fadd+0x376>
 8000576:	2900      	cmp	r1, #0
 8000578:	d068      	beq.n	800064c <__aeabi_fadd+0x3b8>
 800057a:	4667      	mov	r7, ip
 800057c:	464c      	mov	r4, r9
 800057e:	e77c      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000580:	1870      	adds	r0, r6, r1
 8000582:	0143      	lsls	r3, r0, #5
 8000584:	d574      	bpl.n	8000670 <__aeabi_fadd+0x3dc>
 8000586:	4930      	ldr	r1, [pc, #192]	@ (8000648 <__aeabi_fadd+0x3b4>)
 8000588:	0840      	lsrs	r0, r0, #1
 800058a:	4001      	ands	r1, r0
 800058c:	0743      	lsls	r3, r0, #29
 800058e:	d009      	beq.n	80005a4 <__aeabi_fadd+0x310>
 8000590:	230f      	movs	r3, #15
 8000592:	4003      	ands	r3, r0
 8000594:	2b04      	cmp	r3, #4
 8000596:	d005      	beq.n	80005a4 <__aeabi_fadd+0x310>
 8000598:	2302      	movs	r3, #2
 800059a:	1d0e      	adds	r6, r1, #4
 800059c:	e6c0      	b.n	8000320 <__aeabi_fadd+0x8c>
 800059e:	2301      	movs	r3, #1
 80005a0:	08cf      	lsrs	r7, r1, #3
 80005a2:	e6c1      	b.n	8000328 <__aeabi_fadd+0x94>
 80005a4:	2302      	movs	r3, #2
 80005a6:	08cf      	lsrs	r7, r1, #3
 80005a8:	e6be      	b.n	8000328 <__aeabi_fadd+0x94>
 80005aa:	2520      	movs	r5, #32
 80005ac:	0030      	movs	r0, r6
 80005ae:	40d8      	lsrs	r0, r3
 80005b0:	1aeb      	subs	r3, r5, r3
 80005b2:	409e      	lsls	r6, r3
 80005b4:	0033      	movs	r3, r6
 80005b6:	1e5d      	subs	r5, r3, #1
 80005b8:	41ab      	sbcs	r3, r5
 80005ba:	4303      	orrs	r3, r0
 80005bc:	0015      	movs	r5, r2
 80005be:	185e      	adds	r6, r3, r1
 80005c0:	e7a0      	b.n	8000504 <__aeabi_fadd+0x270>
 80005c2:	2900      	cmp	r1, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fadd+0x334>
 80005c6:	e765      	b.n	8000494 <__aeabi_fadd+0x200>
 80005c8:	464c      	mov	r4, r9
 80005ca:	4667      	mov	r7, ip
 80005cc:	e6ac      	b.n	8000328 <__aeabi_fadd+0x94>
 80005ce:	1b8f      	subs	r7, r1, r6
 80005d0:	017b      	lsls	r3, r7, #5
 80005d2:	d52e      	bpl.n	8000632 <__aeabi_fadd+0x39e>
 80005d4:	01bf      	lsls	r7, r7, #6
 80005d6:	09bf      	lsrs	r7, r7, #6
 80005d8:	0038      	movs	r0, r7
 80005da:	f000 facf 	bl	8000b7c <__clzsi2>
 80005de:	003b      	movs	r3, r7
 80005e0:	3805      	subs	r0, #5
 80005e2:	4083      	lsls	r3, r0
 80005e4:	464c      	mov	r4, r9
 80005e6:	3501      	adds	r5, #1
 80005e8:	e710      	b.n	800040c <__aeabi_fadd+0x178>
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d100      	bne.n	80005f0 <__aeabi_fadd+0x35c>
 80005ee:	e740      	b.n	8000472 <__aeabi_fadd+0x1de>
 80005f0:	2900      	cmp	r1, #0
 80005f2:	d100      	bne.n	80005f6 <__aeabi_fadd+0x362>
 80005f4:	e741      	b.n	800047a <__aeabi_fadd+0x1e6>
 80005f6:	2380      	movs	r3, #128	@ 0x80
 80005f8:	03db      	lsls	r3, r3, #15
 80005fa:	429f      	cmp	r7, r3
 80005fc:	d200      	bcs.n	8000600 <__aeabi_fadd+0x36c>
 80005fe:	e73c      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000600:	459c      	cmp	ip, r3
 8000602:	d300      	bcc.n	8000606 <__aeabi_fadd+0x372>
 8000604:	e739      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000606:	4667      	mov	r7, ip
 8000608:	e737      	b.n	800047a <__aeabi_fadd+0x1e6>
 800060a:	2900      	cmp	r1, #0
 800060c:	d100      	bne.n	8000610 <__aeabi_fadd+0x37c>
 800060e:	e734      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000610:	2380      	movs	r3, #128	@ 0x80
 8000612:	03db      	lsls	r3, r3, #15
 8000614:	429f      	cmp	r7, r3
 8000616:	d200      	bcs.n	800061a <__aeabi_fadd+0x386>
 8000618:	e72f      	b.n	800047a <__aeabi_fadd+0x1e6>
 800061a:	459c      	cmp	ip, r3
 800061c:	d300      	bcc.n	8000620 <__aeabi_fadd+0x38c>
 800061e:	e72c      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000620:	464c      	mov	r4, r9
 8000622:	4667      	mov	r7, ip
 8000624:	e729      	b.n	800047a <__aeabi_fadd+0x1e6>
 8000626:	2900      	cmp	r1, #0
 8000628:	d100      	bne.n	800062c <__aeabi_fadd+0x398>
 800062a:	e734      	b.n	8000496 <__aeabi_fadd+0x202>
 800062c:	2300      	movs	r3, #0
 800062e:	08cf      	lsrs	r7, r1, #3
 8000630:	e67a      	b.n	8000328 <__aeabi_fadd+0x94>
 8000632:	464c      	mov	r4, r9
 8000634:	2301      	movs	r3, #1
 8000636:	08ff      	lsrs	r7, r7, #3
 8000638:	e676      	b.n	8000328 <__aeabi_fadd+0x94>
 800063a:	2f00      	cmp	r7, #0
 800063c:	d100      	bne.n	8000640 <__aeabi_fadd+0x3ac>
 800063e:	e729      	b.n	8000494 <__aeabi_fadd+0x200>
 8000640:	08ff      	lsrs	r7, r7, #3
 8000642:	e671      	b.n	8000328 <__aeabi_fadd+0x94>
 8000644:	fbffffff 	.word	0xfbffffff
 8000648:	7dffffff 	.word	0x7dffffff
 800064c:	2280      	movs	r2, #128	@ 0x80
 800064e:	2400      	movs	r4, #0
 8000650:	20ff      	movs	r0, #255	@ 0xff
 8000652:	03d2      	lsls	r2, r2, #15
 8000654:	e69d      	b.n	8000392 <__aeabi_fadd+0xfe>
 8000656:	2300      	movs	r3, #0
 8000658:	e666      	b.n	8000328 <__aeabi_fadd+0x94>
 800065a:	2300      	movs	r3, #0
 800065c:	08d7      	lsrs	r7, r2, #3
 800065e:	e663      	b.n	8000328 <__aeabi_fadd+0x94>
 8000660:	2001      	movs	r0, #1
 8000662:	0172      	lsls	r2, r6, #5
 8000664:	d500      	bpl.n	8000668 <__aeabi_fadd+0x3d4>
 8000666:	e6e7      	b.n	8000438 <__aeabi_fadd+0x1a4>
 8000668:	0031      	movs	r1, r6
 800066a:	2300      	movs	r3, #0
 800066c:	08cf      	lsrs	r7, r1, #3
 800066e:	e65b      	b.n	8000328 <__aeabi_fadd+0x94>
 8000670:	2301      	movs	r3, #1
 8000672:	08c7      	lsrs	r7, r0, #3
 8000674:	e658      	b.n	8000328 <__aeabi_fadd+0x94>
 8000676:	46c0      	nop			@ (mov r8, r8)

08000678 <__eqsf2>:
 8000678:	b570      	push	{r4, r5, r6, lr}
 800067a:	0042      	lsls	r2, r0, #1
 800067c:	024e      	lsls	r6, r1, #9
 800067e:	004c      	lsls	r4, r1, #1
 8000680:	0245      	lsls	r5, r0, #9
 8000682:	0a6d      	lsrs	r5, r5, #9
 8000684:	0e12      	lsrs	r2, r2, #24
 8000686:	0fc3      	lsrs	r3, r0, #31
 8000688:	0a76      	lsrs	r6, r6, #9
 800068a:	0e24      	lsrs	r4, r4, #24
 800068c:	0fc9      	lsrs	r1, r1, #31
 800068e:	2aff      	cmp	r2, #255	@ 0xff
 8000690:	d010      	beq.n	80006b4 <__eqsf2+0x3c>
 8000692:	2cff      	cmp	r4, #255	@ 0xff
 8000694:	d00c      	beq.n	80006b0 <__eqsf2+0x38>
 8000696:	2001      	movs	r0, #1
 8000698:	42a2      	cmp	r2, r4
 800069a:	d10a      	bne.n	80006b2 <__eqsf2+0x3a>
 800069c:	42b5      	cmp	r5, r6
 800069e:	d108      	bne.n	80006b2 <__eqsf2+0x3a>
 80006a0:	428b      	cmp	r3, r1
 80006a2:	d00f      	beq.n	80006c4 <__eqsf2+0x4c>
 80006a4:	2a00      	cmp	r2, #0
 80006a6:	d104      	bne.n	80006b2 <__eqsf2+0x3a>
 80006a8:	0028      	movs	r0, r5
 80006aa:	1e43      	subs	r3, r0, #1
 80006ac:	4198      	sbcs	r0, r3
 80006ae:	e000      	b.n	80006b2 <__eqsf2+0x3a>
 80006b0:	2001      	movs	r0, #1
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	2001      	movs	r0, #1
 80006b6:	2cff      	cmp	r4, #255	@ 0xff
 80006b8:	d1fb      	bne.n	80006b2 <__eqsf2+0x3a>
 80006ba:	4335      	orrs	r5, r6
 80006bc:	d1f9      	bne.n	80006b2 <__eqsf2+0x3a>
 80006be:	404b      	eors	r3, r1
 80006c0:	0018      	movs	r0, r3
 80006c2:	e7f6      	b.n	80006b2 <__eqsf2+0x3a>
 80006c4:	2000      	movs	r0, #0
 80006c6:	e7f4      	b.n	80006b2 <__eqsf2+0x3a>

080006c8 <__gesf2>:
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	0042      	lsls	r2, r0, #1
 80006cc:	0244      	lsls	r4, r0, #9
 80006ce:	024d      	lsls	r5, r1, #9
 80006d0:	0fc3      	lsrs	r3, r0, #31
 80006d2:	0048      	lsls	r0, r1, #1
 80006d4:	0a64      	lsrs	r4, r4, #9
 80006d6:	0e12      	lsrs	r2, r2, #24
 80006d8:	0a6d      	lsrs	r5, r5, #9
 80006da:	0e00      	lsrs	r0, r0, #24
 80006dc:	0fc9      	lsrs	r1, r1, #31
 80006de:	2aff      	cmp	r2, #255	@ 0xff
 80006e0:	d018      	beq.n	8000714 <__gesf2+0x4c>
 80006e2:	28ff      	cmp	r0, #255	@ 0xff
 80006e4:	d00a      	beq.n	80006fc <__gesf2+0x34>
 80006e6:	2a00      	cmp	r2, #0
 80006e8:	d11e      	bne.n	8000728 <__gesf2+0x60>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d10a      	bne.n	8000704 <__gesf2+0x3c>
 80006ee:	2d00      	cmp	r5, #0
 80006f0:	d029      	beq.n	8000746 <__gesf2+0x7e>
 80006f2:	2c00      	cmp	r4, #0
 80006f4:	d12d      	bne.n	8000752 <__gesf2+0x8a>
 80006f6:	0048      	lsls	r0, r1, #1
 80006f8:	3801      	subs	r0, #1
 80006fa:	bd30      	pop	{r4, r5, pc}
 80006fc:	2d00      	cmp	r5, #0
 80006fe:	d125      	bne.n	800074c <__gesf2+0x84>
 8000700:	2a00      	cmp	r2, #0
 8000702:	d101      	bne.n	8000708 <__gesf2+0x40>
 8000704:	2c00      	cmp	r4, #0
 8000706:	d0f6      	beq.n	80006f6 <__gesf2+0x2e>
 8000708:	428b      	cmp	r3, r1
 800070a:	d019      	beq.n	8000740 <__gesf2+0x78>
 800070c:	2001      	movs	r0, #1
 800070e:	425b      	negs	r3, r3
 8000710:	4318      	orrs	r0, r3
 8000712:	e7f2      	b.n	80006fa <__gesf2+0x32>
 8000714:	2c00      	cmp	r4, #0
 8000716:	d119      	bne.n	800074c <__gesf2+0x84>
 8000718:	28ff      	cmp	r0, #255	@ 0xff
 800071a:	d1f7      	bne.n	800070c <__gesf2+0x44>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d115      	bne.n	800074c <__gesf2+0x84>
 8000720:	2000      	movs	r0, #0
 8000722:	428b      	cmp	r3, r1
 8000724:	d1f2      	bne.n	800070c <__gesf2+0x44>
 8000726:	e7e8      	b.n	80006fa <__gesf2+0x32>
 8000728:	2800      	cmp	r0, #0
 800072a:	d0ef      	beq.n	800070c <__gesf2+0x44>
 800072c:	428b      	cmp	r3, r1
 800072e:	d1ed      	bne.n	800070c <__gesf2+0x44>
 8000730:	4282      	cmp	r2, r0
 8000732:	dceb      	bgt.n	800070c <__gesf2+0x44>
 8000734:	db04      	blt.n	8000740 <__gesf2+0x78>
 8000736:	42ac      	cmp	r4, r5
 8000738:	d8e8      	bhi.n	800070c <__gesf2+0x44>
 800073a:	2000      	movs	r0, #0
 800073c:	42ac      	cmp	r4, r5
 800073e:	d2dc      	bcs.n	80006fa <__gesf2+0x32>
 8000740:	0058      	lsls	r0, r3, #1
 8000742:	3801      	subs	r0, #1
 8000744:	e7d9      	b.n	80006fa <__gesf2+0x32>
 8000746:	2c00      	cmp	r4, #0
 8000748:	d0d7      	beq.n	80006fa <__gesf2+0x32>
 800074a:	e7df      	b.n	800070c <__gesf2+0x44>
 800074c:	2002      	movs	r0, #2
 800074e:	4240      	negs	r0, r0
 8000750:	e7d3      	b.n	80006fa <__gesf2+0x32>
 8000752:	428b      	cmp	r3, r1
 8000754:	d1da      	bne.n	800070c <__gesf2+0x44>
 8000756:	e7ee      	b.n	8000736 <__gesf2+0x6e>

08000758 <__lesf2>:
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	0042      	lsls	r2, r0, #1
 800075c:	0244      	lsls	r4, r0, #9
 800075e:	024d      	lsls	r5, r1, #9
 8000760:	0fc3      	lsrs	r3, r0, #31
 8000762:	0048      	lsls	r0, r1, #1
 8000764:	0a64      	lsrs	r4, r4, #9
 8000766:	0e12      	lsrs	r2, r2, #24
 8000768:	0a6d      	lsrs	r5, r5, #9
 800076a:	0e00      	lsrs	r0, r0, #24
 800076c:	0fc9      	lsrs	r1, r1, #31
 800076e:	2aff      	cmp	r2, #255	@ 0xff
 8000770:	d017      	beq.n	80007a2 <__lesf2+0x4a>
 8000772:	28ff      	cmp	r0, #255	@ 0xff
 8000774:	d00a      	beq.n	800078c <__lesf2+0x34>
 8000776:	2a00      	cmp	r2, #0
 8000778:	d11b      	bne.n	80007b2 <__lesf2+0x5a>
 800077a:	2800      	cmp	r0, #0
 800077c:	d10a      	bne.n	8000794 <__lesf2+0x3c>
 800077e:	2d00      	cmp	r5, #0
 8000780:	d01d      	beq.n	80007be <__lesf2+0x66>
 8000782:	2c00      	cmp	r4, #0
 8000784:	d12d      	bne.n	80007e2 <__lesf2+0x8a>
 8000786:	0048      	lsls	r0, r1, #1
 8000788:	3801      	subs	r0, #1
 800078a:	e011      	b.n	80007b0 <__lesf2+0x58>
 800078c:	2d00      	cmp	r5, #0
 800078e:	d10e      	bne.n	80007ae <__lesf2+0x56>
 8000790:	2a00      	cmp	r2, #0
 8000792:	d101      	bne.n	8000798 <__lesf2+0x40>
 8000794:	2c00      	cmp	r4, #0
 8000796:	d0f6      	beq.n	8000786 <__lesf2+0x2e>
 8000798:	428b      	cmp	r3, r1
 800079a:	d10c      	bne.n	80007b6 <__lesf2+0x5e>
 800079c:	0058      	lsls	r0, r3, #1
 800079e:	3801      	subs	r0, #1
 80007a0:	e006      	b.n	80007b0 <__lesf2+0x58>
 80007a2:	2c00      	cmp	r4, #0
 80007a4:	d103      	bne.n	80007ae <__lesf2+0x56>
 80007a6:	28ff      	cmp	r0, #255	@ 0xff
 80007a8:	d105      	bne.n	80007b6 <__lesf2+0x5e>
 80007aa:	2d00      	cmp	r5, #0
 80007ac:	d015      	beq.n	80007da <__lesf2+0x82>
 80007ae:	2002      	movs	r0, #2
 80007b0:	bd30      	pop	{r4, r5, pc}
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d106      	bne.n	80007c4 <__lesf2+0x6c>
 80007b6:	2001      	movs	r0, #1
 80007b8:	425b      	negs	r3, r3
 80007ba:	4318      	orrs	r0, r3
 80007bc:	e7f8      	b.n	80007b0 <__lesf2+0x58>
 80007be:	2c00      	cmp	r4, #0
 80007c0:	d0f6      	beq.n	80007b0 <__lesf2+0x58>
 80007c2:	e7f8      	b.n	80007b6 <__lesf2+0x5e>
 80007c4:	428b      	cmp	r3, r1
 80007c6:	d1f6      	bne.n	80007b6 <__lesf2+0x5e>
 80007c8:	4282      	cmp	r2, r0
 80007ca:	dcf4      	bgt.n	80007b6 <__lesf2+0x5e>
 80007cc:	dbe6      	blt.n	800079c <__lesf2+0x44>
 80007ce:	42ac      	cmp	r4, r5
 80007d0:	d8f1      	bhi.n	80007b6 <__lesf2+0x5e>
 80007d2:	2000      	movs	r0, #0
 80007d4:	42ac      	cmp	r4, r5
 80007d6:	d2eb      	bcs.n	80007b0 <__lesf2+0x58>
 80007d8:	e7e0      	b.n	800079c <__lesf2+0x44>
 80007da:	2000      	movs	r0, #0
 80007dc:	428b      	cmp	r3, r1
 80007de:	d1ea      	bne.n	80007b6 <__lesf2+0x5e>
 80007e0:	e7e6      	b.n	80007b0 <__lesf2+0x58>
 80007e2:	428b      	cmp	r3, r1
 80007e4:	d1e7      	bne.n	80007b6 <__lesf2+0x5e>
 80007e6:	e7f2      	b.n	80007ce <__lesf2+0x76>

080007e8 <__aeabi_fmul>:
 80007e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ea:	464f      	mov	r7, r9
 80007ec:	4646      	mov	r6, r8
 80007ee:	46d6      	mov	lr, sl
 80007f0:	0044      	lsls	r4, r0, #1
 80007f2:	b5c0      	push	{r6, r7, lr}
 80007f4:	0246      	lsls	r6, r0, #9
 80007f6:	1c0f      	adds	r7, r1, #0
 80007f8:	0a76      	lsrs	r6, r6, #9
 80007fa:	0e24      	lsrs	r4, r4, #24
 80007fc:	0fc5      	lsrs	r5, r0, #31
 80007fe:	2c00      	cmp	r4, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_fmul+0x1c>
 8000802:	e0da      	b.n	80009ba <__aeabi_fmul+0x1d2>
 8000804:	2cff      	cmp	r4, #255	@ 0xff
 8000806:	d074      	beq.n	80008f2 <__aeabi_fmul+0x10a>
 8000808:	2380      	movs	r3, #128	@ 0x80
 800080a:	00f6      	lsls	r6, r6, #3
 800080c:	04db      	lsls	r3, r3, #19
 800080e:	431e      	orrs	r6, r3
 8000810:	2300      	movs	r3, #0
 8000812:	4699      	mov	r9, r3
 8000814:	469a      	mov	sl, r3
 8000816:	3c7f      	subs	r4, #127	@ 0x7f
 8000818:	027b      	lsls	r3, r7, #9
 800081a:	0a5b      	lsrs	r3, r3, #9
 800081c:	4698      	mov	r8, r3
 800081e:	007b      	lsls	r3, r7, #1
 8000820:	0e1b      	lsrs	r3, r3, #24
 8000822:	0fff      	lsrs	r7, r7, #31
 8000824:	2b00      	cmp	r3, #0
 8000826:	d074      	beq.n	8000912 <__aeabi_fmul+0x12a>
 8000828:	2bff      	cmp	r3, #255	@ 0xff
 800082a:	d100      	bne.n	800082e <__aeabi_fmul+0x46>
 800082c:	e08e      	b.n	800094c <__aeabi_fmul+0x164>
 800082e:	4642      	mov	r2, r8
 8000830:	2180      	movs	r1, #128	@ 0x80
 8000832:	00d2      	lsls	r2, r2, #3
 8000834:	04c9      	lsls	r1, r1, #19
 8000836:	4311      	orrs	r1, r2
 8000838:	3b7f      	subs	r3, #127	@ 0x7f
 800083a:	002a      	movs	r2, r5
 800083c:	18e4      	adds	r4, r4, r3
 800083e:	464b      	mov	r3, r9
 8000840:	407a      	eors	r2, r7
 8000842:	4688      	mov	r8, r1
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	2b0a      	cmp	r3, #10
 8000848:	dc75      	bgt.n	8000936 <__aeabi_fmul+0x14e>
 800084a:	464b      	mov	r3, r9
 800084c:	2000      	movs	r0, #0
 800084e:	2b02      	cmp	r3, #2
 8000850:	dd0f      	ble.n	8000872 <__aeabi_fmul+0x8a>
 8000852:	4649      	mov	r1, r9
 8000854:	2301      	movs	r3, #1
 8000856:	408b      	lsls	r3, r1
 8000858:	21a6      	movs	r1, #166	@ 0xa6
 800085a:	00c9      	lsls	r1, r1, #3
 800085c:	420b      	tst	r3, r1
 800085e:	d169      	bne.n	8000934 <__aeabi_fmul+0x14c>
 8000860:	2190      	movs	r1, #144	@ 0x90
 8000862:	0089      	lsls	r1, r1, #2
 8000864:	420b      	tst	r3, r1
 8000866:	d000      	beq.n	800086a <__aeabi_fmul+0x82>
 8000868:	e100      	b.n	8000a6c <__aeabi_fmul+0x284>
 800086a:	2188      	movs	r1, #136	@ 0x88
 800086c:	4219      	tst	r1, r3
 800086e:	d000      	beq.n	8000872 <__aeabi_fmul+0x8a>
 8000870:	e0f5      	b.n	8000a5e <__aeabi_fmul+0x276>
 8000872:	4641      	mov	r1, r8
 8000874:	0409      	lsls	r1, r1, #16
 8000876:	0c09      	lsrs	r1, r1, #16
 8000878:	4643      	mov	r3, r8
 800087a:	0008      	movs	r0, r1
 800087c:	0c35      	lsrs	r5, r6, #16
 800087e:	0436      	lsls	r6, r6, #16
 8000880:	0c1b      	lsrs	r3, r3, #16
 8000882:	0c36      	lsrs	r6, r6, #16
 8000884:	4370      	muls	r0, r6
 8000886:	4369      	muls	r1, r5
 8000888:	435e      	muls	r6, r3
 800088a:	435d      	muls	r5, r3
 800088c:	1876      	adds	r6, r6, r1
 800088e:	0c03      	lsrs	r3, r0, #16
 8000890:	199b      	adds	r3, r3, r6
 8000892:	4299      	cmp	r1, r3
 8000894:	d903      	bls.n	800089e <__aeabi_fmul+0xb6>
 8000896:	2180      	movs	r1, #128	@ 0x80
 8000898:	0249      	lsls	r1, r1, #9
 800089a:	468c      	mov	ip, r1
 800089c:	4465      	add	r5, ip
 800089e:	0400      	lsls	r0, r0, #16
 80008a0:	0419      	lsls	r1, r3, #16
 80008a2:	0c00      	lsrs	r0, r0, #16
 80008a4:	1809      	adds	r1, r1, r0
 80008a6:	018e      	lsls	r6, r1, #6
 80008a8:	1e70      	subs	r0, r6, #1
 80008aa:	4186      	sbcs	r6, r0
 80008ac:	0c1b      	lsrs	r3, r3, #16
 80008ae:	0e89      	lsrs	r1, r1, #26
 80008b0:	195b      	adds	r3, r3, r5
 80008b2:	430e      	orrs	r6, r1
 80008b4:	019b      	lsls	r3, r3, #6
 80008b6:	431e      	orrs	r6, r3
 80008b8:	011b      	lsls	r3, r3, #4
 80008ba:	d46c      	bmi.n	8000996 <__aeabi_fmul+0x1ae>
 80008bc:	0023      	movs	r3, r4
 80008be:	337f      	adds	r3, #127	@ 0x7f
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	dc00      	bgt.n	80008c6 <__aeabi_fmul+0xde>
 80008c4:	e0b1      	b.n	8000a2a <__aeabi_fmul+0x242>
 80008c6:	0015      	movs	r5, r2
 80008c8:	0771      	lsls	r1, r6, #29
 80008ca:	d00b      	beq.n	80008e4 <__aeabi_fmul+0xfc>
 80008cc:	200f      	movs	r0, #15
 80008ce:	0021      	movs	r1, r4
 80008d0:	4030      	ands	r0, r6
 80008d2:	2804      	cmp	r0, #4
 80008d4:	d006      	beq.n	80008e4 <__aeabi_fmul+0xfc>
 80008d6:	3604      	adds	r6, #4
 80008d8:	0132      	lsls	r2, r6, #4
 80008da:	d503      	bpl.n	80008e4 <__aeabi_fmul+0xfc>
 80008dc:	4b6e      	ldr	r3, [pc, #440]	@ (8000a98 <__aeabi_fmul+0x2b0>)
 80008de:	401e      	ands	r6, r3
 80008e0:	000b      	movs	r3, r1
 80008e2:	3380      	adds	r3, #128	@ 0x80
 80008e4:	2bfe      	cmp	r3, #254	@ 0xfe
 80008e6:	dd00      	ble.n	80008ea <__aeabi_fmul+0x102>
 80008e8:	e0bd      	b.n	8000a66 <__aeabi_fmul+0x27e>
 80008ea:	01b2      	lsls	r2, r6, #6
 80008ec:	0a52      	lsrs	r2, r2, #9
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	e048      	b.n	8000984 <__aeabi_fmul+0x19c>
 80008f2:	2e00      	cmp	r6, #0
 80008f4:	d000      	beq.n	80008f8 <__aeabi_fmul+0x110>
 80008f6:	e092      	b.n	8000a1e <__aeabi_fmul+0x236>
 80008f8:	2308      	movs	r3, #8
 80008fa:	4699      	mov	r9, r3
 80008fc:	3b06      	subs	r3, #6
 80008fe:	469a      	mov	sl, r3
 8000900:	027b      	lsls	r3, r7, #9
 8000902:	0a5b      	lsrs	r3, r3, #9
 8000904:	4698      	mov	r8, r3
 8000906:	007b      	lsls	r3, r7, #1
 8000908:	24ff      	movs	r4, #255	@ 0xff
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	0fff      	lsrs	r7, r7, #31
 800090e:	2b00      	cmp	r3, #0
 8000910:	d18a      	bne.n	8000828 <__aeabi_fmul+0x40>
 8000912:	4642      	mov	r2, r8
 8000914:	2a00      	cmp	r2, #0
 8000916:	d164      	bne.n	80009e2 <__aeabi_fmul+0x1fa>
 8000918:	4649      	mov	r1, r9
 800091a:	3201      	adds	r2, #1
 800091c:	4311      	orrs	r1, r2
 800091e:	4689      	mov	r9, r1
 8000920:	290a      	cmp	r1, #10
 8000922:	dc08      	bgt.n	8000936 <__aeabi_fmul+0x14e>
 8000924:	407d      	eors	r5, r7
 8000926:	2001      	movs	r0, #1
 8000928:	b2ea      	uxtb	r2, r5
 800092a:	2902      	cmp	r1, #2
 800092c:	dc91      	bgt.n	8000852 <__aeabi_fmul+0x6a>
 800092e:	0015      	movs	r5, r2
 8000930:	2200      	movs	r2, #0
 8000932:	e027      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000934:	0015      	movs	r5, r2
 8000936:	4653      	mov	r3, sl
 8000938:	2b02      	cmp	r3, #2
 800093a:	d100      	bne.n	800093e <__aeabi_fmul+0x156>
 800093c:	e093      	b.n	8000a66 <__aeabi_fmul+0x27e>
 800093e:	2b03      	cmp	r3, #3
 8000940:	d01a      	beq.n	8000978 <__aeabi_fmul+0x190>
 8000942:	2b01      	cmp	r3, #1
 8000944:	d12c      	bne.n	80009a0 <__aeabi_fmul+0x1b8>
 8000946:	2300      	movs	r3, #0
 8000948:	2200      	movs	r2, #0
 800094a:	e01b      	b.n	8000984 <__aeabi_fmul+0x19c>
 800094c:	4643      	mov	r3, r8
 800094e:	34ff      	adds	r4, #255	@ 0xff
 8000950:	2b00      	cmp	r3, #0
 8000952:	d055      	beq.n	8000a00 <__aeabi_fmul+0x218>
 8000954:	2103      	movs	r1, #3
 8000956:	464b      	mov	r3, r9
 8000958:	430b      	orrs	r3, r1
 800095a:	0019      	movs	r1, r3
 800095c:	2b0a      	cmp	r3, #10
 800095e:	dc00      	bgt.n	8000962 <__aeabi_fmul+0x17a>
 8000960:	e092      	b.n	8000a88 <__aeabi_fmul+0x2a0>
 8000962:	2b0f      	cmp	r3, #15
 8000964:	d000      	beq.n	8000968 <__aeabi_fmul+0x180>
 8000966:	e08c      	b.n	8000a82 <__aeabi_fmul+0x29a>
 8000968:	2280      	movs	r2, #128	@ 0x80
 800096a:	03d2      	lsls	r2, r2, #15
 800096c:	4216      	tst	r6, r2
 800096e:	d003      	beq.n	8000978 <__aeabi_fmul+0x190>
 8000970:	4643      	mov	r3, r8
 8000972:	4213      	tst	r3, r2
 8000974:	d100      	bne.n	8000978 <__aeabi_fmul+0x190>
 8000976:	e07d      	b.n	8000a74 <__aeabi_fmul+0x28c>
 8000978:	2280      	movs	r2, #128	@ 0x80
 800097a:	03d2      	lsls	r2, r2, #15
 800097c:	4332      	orrs	r2, r6
 800097e:	0252      	lsls	r2, r2, #9
 8000980:	0a52      	lsrs	r2, r2, #9
 8000982:	23ff      	movs	r3, #255	@ 0xff
 8000984:	05d8      	lsls	r0, r3, #23
 8000986:	07ed      	lsls	r5, r5, #31
 8000988:	4310      	orrs	r0, r2
 800098a:	4328      	orrs	r0, r5
 800098c:	bce0      	pop	{r5, r6, r7}
 800098e:	46ba      	mov	sl, r7
 8000990:	46b1      	mov	r9, r6
 8000992:	46a8      	mov	r8, r5
 8000994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000996:	2301      	movs	r3, #1
 8000998:	0015      	movs	r5, r2
 800099a:	0871      	lsrs	r1, r6, #1
 800099c:	401e      	ands	r6, r3
 800099e:	430e      	orrs	r6, r1
 80009a0:	0023      	movs	r3, r4
 80009a2:	3380      	adds	r3, #128	@ 0x80
 80009a4:	1c61      	adds	r1, r4, #1
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	dd41      	ble.n	8000a2e <__aeabi_fmul+0x246>
 80009aa:	0772      	lsls	r2, r6, #29
 80009ac:	d094      	beq.n	80008d8 <__aeabi_fmul+0xf0>
 80009ae:	220f      	movs	r2, #15
 80009b0:	4032      	ands	r2, r6
 80009b2:	2a04      	cmp	r2, #4
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fmul+0x1d0>
 80009b6:	e78e      	b.n	80008d6 <__aeabi_fmul+0xee>
 80009b8:	e78e      	b.n	80008d8 <__aeabi_fmul+0xf0>
 80009ba:	2e00      	cmp	r6, #0
 80009bc:	d105      	bne.n	80009ca <__aeabi_fmul+0x1e2>
 80009be:	2304      	movs	r3, #4
 80009c0:	4699      	mov	r9, r3
 80009c2:	3b03      	subs	r3, #3
 80009c4:	2400      	movs	r4, #0
 80009c6:	469a      	mov	sl, r3
 80009c8:	e726      	b.n	8000818 <__aeabi_fmul+0x30>
 80009ca:	0030      	movs	r0, r6
 80009cc:	f000 f8d6 	bl	8000b7c <__clzsi2>
 80009d0:	2476      	movs	r4, #118	@ 0x76
 80009d2:	1f43      	subs	r3, r0, #5
 80009d4:	409e      	lsls	r6, r3
 80009d6:	2300      	movs	r3, #0
 80009d8:	4264      	negs	r4, r4
 80009da:	4699      	mov	r9, r3
 80009dc:	469a      	mov	sl, r3
 80009de:	1a24      	subs	r4, r4, r0
 80009e0:	e71a      	b.n	8000818 <__aeabi_fmul+0x30>
 80009e2:	4640      	mov	r0, r8
 80009e4:	f000 f8ca 	bl	8000b7c <__clzsi2>
 80009e8:	464b      	mov	r3, r9
 80009ea:	1a24      	subs	r4, r4, r0
 80009ec:	3c76      	subs	r4, #118	@ 0x76
 80009ee:	2b0a      	cmp	r3, #10
 80009f0:	dca1      	bgt.n	8000936 <__aeabi_fmul+0x14e>
 80009f2:	4643      	mov	r3, r8
 80009f4:	3805      	subs	r0, #5
 80009f6:	4083      	lsls	r3, r0
 80009f8:	407d      	eors	r5, r7
 80009fa:	4698      	mov	r8, r3
 80009fc:	b2ea      	uxtb	r2, r5
 80009fe:	e724      	b.n	800084a <__aeabi_fmul+0x62>
 8000a00:	464a      	mov	r2, r9
 8000a02:	3302      	adds	r3, #2
 8000a04:	4313      	orrs	r3, r2
 8000a06:	002a      	movs	r2, r5
 8000a08:	407a      	eors	r2, r7
 8000a0a:	b2d2      	uxtb	r2, r2
 8000a0c:	2b0a      	cmp	r3, #10
 8000a0e:	dc92      	bgt.n	8000936 <__aeabi_fmul+0x14e>
 8000a10:	4649      	mov	r1, r9
 8000a12:	0015      	movs	r5, r2
 8000a14:	2900      	cmp	r1, #0
 8000a16:	d026      	beq.n	8000a66 <__aeabi_fmul+0x27e>
 8000a18:	4699      	mov	r9, r3
 8000a1a:	2002      	movs	r0, #2
 8000a1c:	e719      	b.n	8000852 <__aeabi_fmul+0x6a>
 8000a1e:	230c      	movs	r3, #12
 8000a20:	4699      	mov	r9, r3
 8000a22:	3b09      	subs	r3, #9
 8000a24:	24ff      	movs	r4, #255	@ 0xff
 8000a26:	469a      	mov	sl, r3
 8000a28:	e6f6      	b.n	8000818 <__aeabi_fmul+0x30>
 8000a2a:	0015      	movs	r5, r2
 8000a2c:	0021      	movs	r1, r4
 8000a2e:	2201      	movs	r2, #1
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	2b1b      	cmp	r3, #27
 8000a34:	dd00      	ble.n	8000a38 <__aeabi_fmul+0x250>
 8000a36:	e786      	b.n	8000946 <__aeabi_fmul+0x15e>
 8000a38:	319e      	adds	r1, #158	@ 0x9e
 8000a3a:	0032      	movs	r2, r6
 8000a3c:	408e      	lsls	r6, r1
 8000a3e:	40da      	lsrs	r2, r3
 8000a40:	1e73      	subs	r3, r6, #1
 8000a42:	419e      	sbcs	r6, r3
 8000a44:	4332      	orrs	r2, r6
 8000a46:	0753      	lsls	r3, r2, #29
 8000a48:	d004      	beq.n	8000a54 <__aeabi_fmul+0x26c>
 8000a4a:	230f      	movs	r3, #15
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	2b04      	cmp	r3, #4
 8000a50:	d000      	beq.n	8000a54 <__aeabi_fmul+0x26c>
 8000a52:	3204      	adds	r2, #4
 8000a54:	0153      	lsls	r3, r2, #5
 8000a56:	d510      	bpl.n	8000a7a <__aeabi_fmul+0x292>
 8000a58:	2301      	movs	r3, #1
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	e792      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000a5e:	003d      	movs	r5, r7
 8000a60:	4646      	mov	r6, r8
 8000a62:	4682      	mov	sl, r0
 8000a64:	e767      	b.n	8000936 <__aeabi_fmul+0x14e>
 8000a66:	23ff      	movs	r3, #255	@ 0xff
 8000a68:	2200      	movs	r2, #0
 8000a6a:	e78b      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000a6c:	2280      	movs	r2, #128	@ 0x80
 8000a6e:	2500      	movs	r5, #0
 8000a70:	03d2      	lsls	r2, r2, #15
 8000a72:	e786      	b.n	8000982 <__aeabi_fmul+0x19a>
 8000a74:	003d      	movs	r5, r7
 8000a76:	431a      	orrs	r2, r3
 8000a78:	e783      	b.n	8000982 <__aeabi_fmul+0x19a>
 8000a7a:	0192      	lsls	r2, r2, #6
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	0a52      	lsrs	r2, r2, #9
 8000a80:	e780      	b.n	8000984 <__aeabi_fmul+0x19c>
 8000a82:	003d      	movs	r5, r7
 8000a84:	4646      	mov	r6, r8
 8000a86:	e777      	b.n	8000978 <__aeabi_fmul+0x190>
 8000a88:	002a      	movs	r2, r5
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	407a      	eors	r2, r7
 8000a8e:	408b      	lsls	r3, r1
 8000a90:	2003      	movs	r0, #3
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	e6e9      	b.n	800086a <__aeabi_fmul+0x82>
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	f7ffffff 	.word	0xf7ffffff

08000a9c <__aeabi_f2iz>:
 8000a9c:	0241      	lsls	r1, r0, #9
 8000a9e:	0042      	lsls	r2, r0, #1
 8000aa0:	0fc3      	lsrs	r3, r0, #31
 8000aa2:	0a49      	lsrs	r1, r1, #9
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	0e12      	lsrs	r2, r2, #24
 8000aa8:	2a7e      	cmp	r2, #126	@ 0x7e
 8000aaa:	dd03      	ble.n	8000ab4 <__aeabi_f2iz+0x18>
 8000aac:	2a9d      	cmp	r2, #157	@ 0x9d
 8000aae:	dd02      	ble.n	8000ab6 <__aeabi_f2iz+0x1a>
 8000ab0:	4a09      	ldr	r2, [pc, #36]	@ (8000ad8 <__aeabi_f2iz+0x3c>)
 8000ab2:	1898      	adds	r0, r3, r2
 8000ab4:	4770      	bx	lr
 8000ab6:	2080      	movs	r0, #128	@ 0x80
 8000ab8:	0400      	lsls	r0, r0, #16
 8000aba:	4301      	orrs	r1, r0
 8000abc:	2a95      	cmp	r2, #149	@ 0x95
 8000abe:	dc07      	bgt.n	8000ad0 <__aeabi_f2iz+0x34>
 8000ac0:	2096      	movs	r0, #150	@ 0x96
 8000ac2:	1a82      	subs	r2, r0, r2
 8000ac4:	40d1      	lsrs	r1, r2
 8000ac6:	4248      	negs	r0, r1
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1f3      	bne.n	8000ab4 <__aeabi_f2iz+0x18>
 8000acc:	0008      	movs	r0, r1
 8000ace:	e7f1      	b.n	8000ab4 <__aeabi_f2iz+0x18>
 8000ad0:	3a96      	subs	r2, #150	@ 0x96
 8000ad2:	4091      	lsls	r1, r2
 8000ad4:	e7f7      	b.n	8000ac6 <__aeabi_f2iz+0x2a>
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	7fffffff 	.word	0x7fffffff

08000adc <__aeabi_i2f>:
 8000adc:	b570      	push	{r4, r5, r6, lr}
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	d012      	beq.n	8000b08 <__aeabi_i2f+0x2c>
 8000ae2:	17c3      	asrs	r3, r0, #31
 8000ae4:	18c5      	adds	r5, r0, r3
 8000ae6:	405d      	eors	r5, r3
 8000ae8:	0fc4      	lsrs	r4, r0, #31
 8000aea:	0028      	movs	r0, r5
 8000aec:	f000 f846 	bl	8000b7c <__clzsi2>
 8000af0:	239e      	movs	r3, #158	@ 0x9e
 8000af2:	1a1b      	subs	r3, r3, r0
 8000af4:	2b96      	cmp	r3, #150	@ 0x96
 8000af6:	dc0f      	bgt.n	8000b18 <__aeabi_i2f+0x3c>
 8000af8:	2808      	cmp	r0, #8
 8000afa:	d038      	beq.n	8000b6e <__aeabi_i2f+0x92>
 8000afc:	3808      	subs	r0, #8
 8000afe:	4085      	lsls	r5, r0
 8000b00:	026d      	lsls	r5, r5, #9
 8000b02:	0a6d      	lsrs	r5, r5, #9
 8000b04:	b2d8      	uxtb	r0, r3
 8000b06:	e002      	b.n	8000b0e <__aeabi_i2f+0x32>
 8000b08:	2400      	movs	r4, #0
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	2500      	movs	r5, #0
 8000b0e:	05c0      	lsls	r0, r0, #23
 8000b10:	4328      	orrs	r0, r5
 8000b12:	07e4      	lsls	r4, r4, #31
 8000b14:	4320      	orrs	r0, r4
 8000b16:	bd70      	pop	{r4, r5, r6, pc}
 8000b18:	2b99      	cmp	r3, #153	@ 0x99
 8000b1a:	dc14      	bgt.n	8000b46 <__aeabi_i2f+0x6a>
 8000b1c:	1f42      	subs	r2, r0, #5
 8000b1e:	4095      	lsls	r5, r2
 8000b20:	002a      	movs	r2, r5
 8000b22:	4915      	ldr	r1, [pc, #84]	@ (8000b78 <__aeabi_i2f+0x9c>)
 8000b24:	4011      	ands	r1, r2
 8000b26:	0755      	lsls	r5, r2, #29
 8000b28:	d01c      	beq.n	8000b64 <__aeabi_i2f+0x88>
 8000b2a:	250f      	movs	r5, #15
 8000b2c:	402a      	ands	r2, r5
 8000b2e:	2a04      	cmp	r2, #4
 8000b30:	d018      	beq.n	8000b64 <__aeabi_i2f+0x88>
 8000b32:	3104      	adds	r1, #4
 8000b34:	08ca      	lsrs	r2, r1, #3
 8000b36:	0149      	lsls	r1, r1, #5
 8000b38:	d515      	bpl.n	8000b66 <__aeabi_i2f+0x8a>
 8000b3a:	239f      	movs	r3, #159	@ 0x9f
 8000b3c:	0252      	lsls	r2, r2, #9
 8000b3e:	1a18      	subs	r0, r3, r0
 8000b40:	0a55      	lsrs	r5, r2, #9
 8000b42:	b2c0      	uxtb	r0, r0
 8000b44:	e7e3      	b.n	8000b0e <__aeabi_i2f+0x32>
 8000b46:	2205      	movs	r2, #5
 8000b48:	0029      	movs	r1, r5
 8000b4a:	1a12      	subs	r2, r2, r0
 8000b4c:	40d1      	lsrs	r1, r2
 8000b4e:	0002      	movs	r2, r0
 8000b50:	321b      	adds	r2, #27
 8000b52:	4095      	lsls	r5, r2
 8000b54:	002a      	movs	r2, r5
 8000b56:	1e55      	subs	r5, r2, #1
 8000b58:	41aa      	sbcs	r2, r5
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	4906      	ldr	r1, [pc, #24]	@ (8000b78 <__aeabi_i2f+0x9c>)
 8000b5e:	4011      	ands	r1, r2
 8000b60:	0755      	lsls	r5, r2, #29
 8000b62:	d1e2      	bne.n	8000b2a <__aeabi_i2f+0x4e>
 8000b64:	08ca      	lsrs	r2, r1, #3
 8000b66:	0252      	lsls	r2, r2, #9
 8000b68:	0a55      	lsrs	r5, r2, #9
 8000b6a:	b2d8      	uxtb	r0, r3
 8000b6c:	e7cf      	b.n	8000b0e <__aeabi_i2f+0x32>
 8000b6e:	026d      	lsls	r5, r5, #9
 8000b70:	0a6d      	lsrs	r5, r5, #9
 8000b72:	308e      	adds	r0, #142	@ 0x8e
 8000b74:	e7cb      	b.n	8000b0e <__aeabi_i2f+0x32>
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	fbffffff 	.word	0xfbffffff

08000b7c <__clzsi2>:
 8000b7c:	211c      	movs	r1, #28
 8000b7e:	2301      	movs	r3, #1
 8000b80:	041b      	lsls	r3, r3, #16
 8000b82:	4298      	cmp	r0, r3
 8000b84:	d301      	bcc.n	8000b8a <__clzsi2+0xe>
 8000b86:	0c00      	lsrs	r0, r0, #16
 8000b88:	3910      	subs	r1, #16
 8000b8a:	0a1b      	lsrs	r3, r3, #8
 8000b8c:	4298      	cmp	r0, r3
 8000b8e:	d301      	bcc.n	8000b94 <__clzsi2+0x18>
 8000b90:	0a00      	lsrs	r0, r0, #8
 8000b92:	3908      	subs	r1, #8
 8000b94:	091b      	lsrs	r3, r3, #4
 8000b96:	4298      	cmp	r0, r3
 8000b98:	d301      	bcc.n	8000b9e <__clzsi2+0x22>
 8000b9a:	0900      	lsrs	r0, r0, #4
 8000b9c:	3904      	subs	r1, #4
 8000b9e:	a202      	add	r2, pc, #8	@ (adr r2, 8000ba8 <__clzsi2+0x2c>)
 8000ba0:	5c10      	ldrb	r0, [r2, r0]
 8000ba2:	1840      	adds	r0, r0, r1
 8000ba4:	4770      	bx	lr
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	02020304 	.word	0x02020304
 8000bac:	01010101 	.word	0x01010101
	...

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbc:	f000 fe08 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc0:	f000 f84e 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc4:	f000 f97e 	bl	8000ec4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000bc8:	f000 f8ec 	bl	8000da4 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000bcc:	f000 f954 	bl	8000e78 <MX_TIM14_Init>
  MX_I2C1_Init();
 8000bd0:	f000 f8a8 	bl	8000d24 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //JH PC8
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c50 <main+0x98>)
 8000bd6:	2108      	movs	r1, #8
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f002 fbe7 	bl	80033ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // PC9
 8000bde:	4b1c      	ldr	r3, [pc, #112]	@ (8000c50 <main+0x98>)
 8000be0:	210c      	movs	r1, #12
 8000be2:	0018      	movs	r0, r3
 8000be4:	f002 fbe2 	bl	80033ac <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 50);
 8000be8:	4b19      	ldr	r3, [pc, #100]	@ (8000c50 <main+0x98>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2232      	movs	r2, #50	@ 0x32
 8000bee:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 50);
 8000bf0:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <main+0x98>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2232      	movs	r2, #50	@ 0x32
 8000bf6:	641a      	str	r2, [r3, #64]	@ 0x40


  if (check_fxas21002())
 8000bf8:	f000 fae4 	bl	80011c4 <check_fxas21002>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d005      	beq.n	8000c0c <main+0x54>
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_3); // PC8: Erfolg
 8000c00:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <main+0x98>)
 8000c02:	2108      	movs	r1, #8
 8000c04:	0018      	movs	r0, r3
 8000c06:	f000 f9a9 	bl	8000f5c <blink_sos_pwm>
 8000c0a:	e004      	b.n	8000c16 <main+0x5e>
  }
  else
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_4); // PC9: Fehler
 8000c0c:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <main+0x98>)
 8000c0e:	210c      	movs	r1, #12
 8000c10:	0018      	movs	r0, r3
 8000c12:	f000 f9a3 	bl	8000f5c <blink_sos_pwm>
  }

  HAL_Delay(10000);  // 5 Sekunden Pause zwischen check
 8000c16:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <main+0x9c>)
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f000 fe3d 	bl	8001898 <HAL_Delay>

  if (check_fxos8700())
 8000c1e:	f000 faa3 	bl	8001168 <check_fxos8700>
 8000c22:	1e03      	subs	r3, r0, #0
 8000c24:	d005      	beq.n	8000c32 <main+0x7a>
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_3); // PC8: Erfolg
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <main+0x98>)
 8000c28:	2108      	movs	r1, #8
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f000 f996 	bl	8000f5c <blink_sos_pwm>
 8000c30:	e004      	b.n	8000c3c <main+0x84>
  }
  else
  {
    blink_sos_pwm(&htim3, TIM_CHANNEL_4); // PC9: Fehler
 8000c32:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <main+0x98>)
 8000c34:	210c      	movs	r1, #12
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 f990 	bl	8000f5c <blink_sos_pwm>
  }

  HAL_Delay(5000);  // 5 Sekunden Pause vor Regeltaktstart
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <main+0xa0>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f000 fe2a 	bl	8001898 <HAL_Delay>

  // Regelung startet
  HAL_TIM_Base_Start_IT(&htim14);  //JH Startet 10Hz-Regeltakt
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <main+0xa4>)
 8000c46:	0018      	movs	r0, r3
 8000c48:	f002 fb0e 	bl	8003268 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c4c:	46c0      	nop			@ (mov r8, r8)
 8000c4e:	e7fd      	b.n	8000c4c <main+0x94>
 8000c50:	2000007c 	.word	0x2000007c
 8000c54:	00002710 	.word	0x00002710
 8000c58:	00001388 	.word	0x00001388
 8000c5c:	200000c4 	.word	0x200000c4

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b097      	sub	sp, #92	@ 0x5c
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	2428      	movs	r4, #40	@ 0x28
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	2330      	movs	r3, #48	@ 0x30
 8000c6e:	001a      	movs	r2, r3
 8000c70:	2100      	movs	r1, #0
 8000c72:	f003 f943 	bl	8003efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c76:	2318      	movs	r3, #24
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	2310      	movs	r3, #16
 8000c7e:	001a      	movs	r2, r3
 8000c80:	2100      	movs	r1, #0
 8000c82:	f003 f93b 	bl	8003efc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	0018      	movs	r0, r3
 8000c8a:	2314      	movs	r3, #20
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	f003 f934 	bl	8003efc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c94:	0021      	movs	r1, r4
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	2202      	movs	r2, #2
 8000c9a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2210      	movs	r2, #16
 8000ca6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2202      	movs	r2, #2
 8000cac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	22a0      	movs	r2, #160	@ 0xa0
 8000cb8:	0392      	lsls	r2, r2, #14
 8000cba:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f001 fd63 	bl	8002790 <HAL_RCC_OscConfig>
 8000cca:	1e03      	subs	r3, r0, #0
 8000ccc:	d001      	beq.n	8000cd2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cce:	f000 fc15 	bl	80014fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd2:	2118      	movs	r1, #24
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2207      	movs	r2, #7
 8000cd8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	2202      	movs	r2, #2
 8000cde:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	2101      	movs	r1, #1
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f002 f867 	bl	8002dc4 <HAL_RCC_ClockConfig>
 8000cf6:	1e03      	subs	r3, r0, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000cfa:	f000 fbff 	bl	80014fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	2220      	movs	r2, #32
 8000d02:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f002 f97d 	bl	800300c <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d001      	beq.n	8000d1a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000d16:	f000 fbf1 	bl	80014fc <Error_Handler>
  }
}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b017      	add	sp, #92	@ 0x5c
 8000d20:	bd90      	pop	{r4, r7, pc}
	...

08000d24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d28:	4b1b      	ldr	r3, [pc, #108]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d9c <MX_I2C1_Init+0x78>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d30:	4a1b      	ldr	r2, [pc, #108]	@ (8000da0 <MX_I2C1_Init+0x7c>)
 8000d32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d34:	4b18      	ldr	r3, [pc, #96]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d3a:	4b17      	ldr	r3, [pc, #92]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d40:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d46:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d4c:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d52:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d58:	4b0f      	ldr	r3, [pc, #60]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d60:	0018      	movs	r0, r3
 8000d62:	f001 f80b 	bl	8001d7c <HAL_I2C_Init>
 8000d66:	1e03      	subs	r3, r0, #0
 8000d68:	d001      	beq.n	8000d6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d6a:	f000 fbc7 	bl	80014fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d70:	2100      	movs	r1, #0
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 fc74 	bl	8002660 <HAL_I2CEx_ConfigAnalogFilter>
 8000d78:	1e03      	subs	r3, r0, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d7c:	f000 fbbe 	bl	80014fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d80:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <MX_I2C1_Init+0x74>)
 8000d82:	2100      	movs	r1, #0
 8000d84:	0018      	movs	r0, r3
 8000d86:	f001 fcb7 	bl	80026f8 <HAL_I2CEx_ConfigDigitalFilter>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d8e:	f000 fbb5 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20000028 	.word	0x20000028
 8000d9c:	40005400 	.word	0x40005400
 8000da0:	00201d2b 	.word	0x00201d2b

08000da4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	@ 0x28
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000daa:	2320      	movs	r3, #32
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	0018      	movs	r0, r3
 8000db0:	2308      	movs	r3, #8
 8000db2:	001a      	movs	r2, r3
 8000db4:	2100      	movs	r1, #0
 8000db6:	f003 f8a1 	bl	8003efc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	231c      	movs	r3, #28
 8000dc0:	001a      	movs	r2, r3
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	f003 f89a 	bl	8003efc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dc8:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000dca:	4a2a      	ldr	r2, [pc, #168]	@ (8000e74 <MX_TIM3_Init+0xd0>)
 8000dcc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000dd0:	22e0      	movs	r2, #224	@ 0xe0
 8000dd2:	32ff      	adds	r2, #255	@ 0xff
 8000dd4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd6:	4b26      	ldr	r3, [pc, #152]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000ddc:	4b24      	ldr	r3, [pc, #144]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000dde:	2264      	movs	r2, #100	@ 0x64
 8000de0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de2:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000dee:	4b20      	ldr	r3, [pc, #128]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000df0:	0018      	movs	r0, r3
 8000df2:	f002 fa8b 	bl	800330c <HAL_TIM_PWM_Init>
 8000df6:	1e03      	subs	r3, r0, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000dfa:	f000 fb7f 	bl	80014fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dfe:	2120      	movs	r1, #32
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2200      	movs	r2, #0
 8000e0a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e0c:	187a      	adds	r2, r7, r1
 8000e0e:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000e10:	0011      	movs	r1, r2
 8000e12:	0018      	movs	r0, r3
 8000e14:	f003 f804 	bl	8003e20 <HAL_TIMEx_MasterConfigSynchronization>
 8000e18:	1e03      	subs	r3, r0, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000e1c:	f000 fb6e 	bl	80014fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	2260      	movs	r2, #96	@ 0x60
 8000e24:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	2232      	movs	r2, #50	@ 0x32
 8000e2a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e38:	1d39      	adds	r1, r7, #4
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	0018      	movs	r0, r3
 8000e40:	f002 fc5a 	bl	80036f8 <HAL_TIM_PWM_ConfigChannel>
 8000e44:	1e03      	subs	r3, r0, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8000e48:	f000 fb58 	bl	80014fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e4c:	1d39      	adds	r1, r7, #4
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000e50:	220c      	movs	r2, #12
 8000e52:	0018      	movs	r0, r3
 8000e54:	f002 fc50 	bl	80036f8 <HAL_TIM_PWM_ConfigChannel>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 8000e5c:	f000 fb4e 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e60:	4b03      	ldr	r3, [pc, #12]	@ (8000e70 <MX_TIM3_Init+0xcc>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f000 fc08 	bl	8001678 <HAL_TIM_MspPostInit>

}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b00a      	add	sp, #40	@ 0x28
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	2000007c 	.word	0x2000007c
 8000e74:	40000400 	.word	0x40000400

08000e78 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ebc <MX_TIM14_Init+0x44>)
 8000e80:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 47999;
 8000e82:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e84:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec0 <MX_TIM14_Init+0x48>)
 8000e86:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e88:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 99;
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e90:	2263      	movs	r2, #99	@ 0x63
 8000e92:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9a:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ea0:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <MX_TIM14_Init+0x40>)
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f002 f990 	bl	80031c8 <HAL_TIM_Base_Init>
 8000ea8:	1e03      	subs	r3, r0, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000eac:	f000 fb26 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000eb0:	46c0      	nop			@ (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	200000c4 	.word	0x200000c4
 8000ebc:	40002000 	.word	0x40002000
 8000ec0:	0000bb7f 	.word	0x0000bb7f

08000ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b089      	sub	sp, #36	@ 0x24
 8000ec8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	240c      	movs	r4, #12
 8000ecc:	193b      	adds	r3, r7, r4
 8000ece:	0018      	movs	r0, r3
 8000ed0:	2314      	movs	r3, #20
 8000ed2:	001a      	movs	r2, r3
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	f003 f811 	bl	8003efc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eda:	4b1f      	ldr	r3, [pc, #124]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000edc:	695a      	ldr	r2, [r3, #20]
 8000ede:	4b1e      	ldr	r3, [pc, #120]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000ee0:	2180      	movs	r1, #128	@ 0x80
 8000ee2:	0289      	lsls	r1, r1, #10
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	615a      	str	r2, [r3, #20]
 8000ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000eea:	695a      	ldr	r2, [r3, #20]
 8000eec:	2380      	movs	r3, #128	@ 0x80
 8000eee:	029b      	lsls	r3, r3, #10
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000ef8:	695a      	ldr	r2, [r3, #20]
 8000efa:	4b17      	ldr	r3, [pc, #92]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000efc:	2180      	movs	r1, #128	@ 0x80
 8000efe:	0309      	lsls	r1, r1, #12
 8000f00:	430a      	orrs	r2, r1
 8000f02:	615a      	str	r2, [r3, #20]
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000f06:	695a      	ldr	r2, [r3, #20]
 8000f08:	2380      	movs	r3, #128	@ 0x80
 8000f0a:	031b      	lsls	r3, r3, #12
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000f14:	695a      	ldr	r2, [r3, #20]
 8000f16:	4b10      	ldr	r3, [pc, #64]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000f18:	2180      	movs	r1, #128	@ 0x80
 8000f1a:	02c9      	lsls	r1, r1, #11
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	615a      	str	r2, [r3, #20]
 8000f20:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <MX_GPIO_Init+0x94>)
 8000f22:	695a      	ldr	r2, [r3, #20]
 8000f24:	2380      	movs	r3, #128	@ 0x80
 8000f26:	02db      	lsls	r3, r3, #11
 8000f28:	4013      	ands	r3, r2
 8000f2a:	603b      	str	r3, [r7, #0]
 8000f2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : Blue_Switch_Pin */
  GPIO_InitStruct.Pin = Blue_Switch_Pin;
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	2201      	movs	r2, #1
 8000f32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	193b      	adds	r3, r7, r4
 8000f36:	2200      	movs	r2, #0
 8000f38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3a:	193b      	adds	r3, r7, r4
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Blue_Switch_GPIO_Port, &GPIO_InitStruct);
 8000f40:	193a      	adds	r2, r7, r4
 8000f42:	2390      	movs	r3, #144	@ 0x90
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	0011      	movs	r1, r2
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f000 fda7 	bl	8001a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f4e:	46c0      	nop			@ (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b009      	add	sp, #36	@ 0x24
 8000f54:	bd90      	pop	{r4, r7, pc}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	40021000 	.word	0x40021000

08000f5c <blink_sos_pwm>:

/* USER CODE BEGIN 4 */

void blink_sos_pwm(TIM_HandleTypeDef* htim, uint32_t channel)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < 3; i++) {  // S = ...
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	e040      	b.n	8000fee <blink_sos_pwm+0x92>
    __HAL_TIM_SET_COMPARE(htim, channel, 100); // "an"
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d104      	bne.n	8000f7c <blink_sos_pwm+0x20>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2264      	movs	r2, #100	@ 0x64
 8000f78:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f7a:	e013      	b.n	8000fa4 <blink_sos_pwm+0x48>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d104      	bne.n	8000f8c <blink_sos_pwm+0x30>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	2364      	movs	r3, #100	@ 0x64
 8000f88:	6393      	str	r3, [r2, #56]	@ 0x38
 8000f8a:	e00b      	b.n	8000fa4 <blink_sos_pwm+0x48>
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	2b08      	cmp	r3, #8
 8000f90:	d104      	bne.n	8000f9c <blink_sos_pwm+0x40>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	2364      	movs	r3, #100	@ 0x64
 8000f98:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000f9a:	e003      	b.n	8000fa4 <blink_sos_pwm+0x48>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	2364      	movs	r3, #100	@ 0x64
 8000fa2:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8000fa4:	2096      	movs	r0, #150	@ 0x96
 8000fa6:	f000 fc77 	bl	8001898 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);   // "aus"
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d104      	bne.n	8000fba <blink_sos_pwm+0x5e>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fb8:	e013      	b.n	8000fe2 <blink_sos_pwm+0x86>
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b04      	cmp	r3, #4
 8000fbe:	d104      	bne.n	8000fca <blink_sos_pwm+0x6e>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	6393      	str	r3, [r2, #56]	@ 0x38
 8000fc8:	e00b      	b.n	8000fe2 <blink_sos_pwm+0x86>
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	2b08      	cmp	r3, #8
 8000fce:	d104      	bne.n	8000fda <blink_sos_pwm+0x7e>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000fd8:	e003      	b.n	8000fe2 <blink_sos_pwm+0x86>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8000fe2:	2096      	movs	r0, #150	@ 0x96
 8000fe4:	f000 fc58 	bl	8001898 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // S = ...
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	3301      	adds	r3, #1
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	ddbb      	ble.n	8000f6c <blink_sos_pwm+0x10>
  }

  HAL_Delay(300);
 8000ff4:	2396      	movs	r3, #150	@ 0x96
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f000 fc4d 	bl	8001898 <HAL_Delay>

  for (int i = 0; i < 3; i++) {  // O = ---
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	e042      	b.n	800108a <blink_sos_pwm+0x12e>
    __HAL_TIM_SET_COMPARE(htim, channel, 100);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d104      	bne.n	8001014 <blink_sos_pwm+0xb8>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2264      	movs	r2, #100	@ 0x64
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
 8001012:	e013      	b.n	800103c <blink_sos_pwm+0xe0>
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	2b04      	cmp	r3, #4
 8001018:	d104      	bne.n	8001024 <blink_sos_pwm+0xc8>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	2364      	movs	r3, #100	@ 0x64
 8001020:	6393      	str	r3, [r2, #56]	@ 0x38
 8001022:	e00b      	b.n	800103c <blink_sos_pwm+0xe0>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	2b08      	cmp	r3, #8
 8001028:	d104      	bne.n	8001034 <blink_sos_pwm+0xd8>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	2364      	movs	r3, #100	@ 0x64
 8001030:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001032:	e003      	b.n	800103c <blink_sos_pwm+0xe0>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	2364      	movs	r3, #100	@ 0x64
 800103a:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(450);
 800103c:	23e1      	movs	r3, #225	@ 0xe1
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	0018      	movs	r0, r3
 8001042:	f000 fc29 	bl	8001898 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d104      	bne.n	8001056 <blink_sos_pwm+0xfa>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2200      	movs	r2, #0
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
 8001054:	e013      	b.n	800107e <blink_sos_pwm+0x122>
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	2b04      	cmp	r3, #4
 800105a:	d104      	bne.n	8001066 <blink_sos_pwm+0x10a>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	2300      	movs	r3, #0
 8001062:	6393      	str	r3, [r2, #56]	@ 0x38
 8001064:	e00b      	b.n	800107e <blink_sos_pwm+0x122>
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	2b08      	cmp	r3, #8
 800106a:	d104      	bne.n	8001076 <blink_sos_pwm+0x11a>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001074:	e003      	b.n	800107e <blink_sos_pwm+0x122>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	2300      	movs	r3, #0
 800107c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 800107e:	2096      	movs	r0, #150	@ 0x96
 8001080:	f000 fc0a 	bl	8001898 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // O = ---
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	3301      	adds	r3, #1
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	2b02      	cmp	r3, #2
 800108e:	ddb9      	ble.n	8001004 <blink_sos_pwm+0xa8>
  }

  HAL_Delay(300);
 8001090:	2396      	movs	r3, #150	@ 0x96
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	0018      	movs	r0, r3
 8001096:	f000 fbff 	bl	8001898 <HAL_Delay>

  for (int i = 0; i < 3; i++) {  // S = ...
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	e040      	b.n	8001122 <blink_sos_pwm+0x1c6>
    __HAL_TIM_SET_COMPARE(htim, channel, 100);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d104      	bne.n	80010b0 <blink_sos_pwm+0x154>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2264      	movs	r2, #100	@ 0x64
 80010ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80010ae:	e013      	b.n	80010d8 <blink_sos_pwm+0x17c>
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	d104      	bne.n	80010c0 <blink_sos_pwm+0x164>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2364      	movs	r3, #100	@ 0x64
 80010bc:	6393      	str	r3, [r2, #56]	@ 0x38
 80010be:	e00b      	b.n	80010d8 <blink_sos_pwm+0x17c>
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2b08      	cmp	r3, #8
 80010c4:	d104      	bne.n	80010d0 <blink_sos_pwm+0x174>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	2364      	movs	r3, #100	@ 0x64
 80010cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80010ce:	e003      	b.n	80010d8 <blink_sos_pwm+0x17c>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2364      	movs	r3, #100	@ 0x64
 80010d6:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f000 fbdd 	bl	8001898 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(htim, channel, 0);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d104      	bne.n	80010ee <blink_sos_pwm+0x192>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2200      	movs	r2, #0
 80010ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80010ec:	e013      	b.n	8001116 <blink_sos_pwm+0x1ba>
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	2b04      	cmp	r3, #4
 80010f2:	d104      	bne.n	80010fe <blink_sos_pwm+0x1a2>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2300      	movs	r3, #0
 80010fa:	6393      	str	r3, [r2, #56]	@ 0x38
 80010fc:	e00b      	b.n	8001116 <blink_sos_pwm+0x1ba>
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	2b08      	cmp	r3, #8
 8001102:	d104      	bne.n	800110e <blink_sos_pwm+0x1b2>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	2300      	movs	r3, #0
 800110a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800110c:	e003      	b.n	8001116 <blink_sos_pwm+0x1ba>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	2300      	movs	r3, #0
 8001114:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_Delay(150);
 8001116:	2096      	movs	r0, #150	@ 0x96
 8001118:	f000 fbbe 	bl	8001898 <HAL_Delay>
  for (int i = 0; i < 3; i++) {  // S = ...
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	3301      	adds	r3, #1
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b02      	cmp	r3, #2
 8001126:	ddbb      	ble.n	80010a0 <blink_sos_pwm+0x144>
  }

  // wieder neutral
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d104      	bne.n	8001138 <blink_sos_pwm+0x1dc>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2232      	movs	r2, #50	@ 0x32
 8001134:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001136:	e013      	b.n	8001160 <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	2b04      	cmp	r3, #4
 800113c:	d104      	bne.n	8001148 <blink_sos_pwm+0x1ec>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	2332      	movs	r3, #50	@ 0x32
 8001144:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001146:	e00b      	b.n	8001160 <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	2b08      	cmp	r3, #8
 800114c:	d104      	bne.n	8001158 <blink_sos_pwm+0x1fc>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	2332      	movs	r3, #50	@ 0x32
 8001154:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001156:	e003      	b.n	8001160 <blink_sos_pwm+0x204>
  __HAL_TIM_SET_COMPARE(htim, channel, 50); // neutral  "aus"
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	2332      	movs	r3, #50	@ 0x32
 800115e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001160:	46c0      	nop			@ (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	b006      	add	sp, #24
 8001166:	bd80      	pop	{r7, pc}

08001168 <check_fxos8700>:


uint8_t check_fxos8700(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af04      	add	r7, sp, #16
  uint8_t fxos_addr = 0x1F << 1;  // Bit shift verstehen (SA0 =1???)
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	223e      	movs	r2, #62	@ 0x3e
 8001172:	701a      	strb	r2, [r3, #0]
  uint8_t reg_addr = 0x0D;       // WHO_AM_I Register
 8001174:	1dbb      	adds	r3, r7, #6
 8001176:	220d      	movs	r2, #13
 8001178:	701a      	strb	r2, [r3, #0]
  uint8_t id = 0;
 800117a:	1d7b      	adds	r3, r7, #5
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]

  if (HAL_I2C_Mem_Read(&hi2c1, fxos_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b299      	uxth	r1, r3
 8001186:	1dbb      	adds	r3, r7, #6
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	b29a      	uxth	r2, r3
 800118c:	480c      	ldr	r0, [pc, #48]	@ (80011c0 <check_fxos8700+0x58>)
 800118e:	2364      	movs	r3, #100	@ 0x64
 8001190:	9302      	str	r3, [sp, #8]
 8001192:	2301      	movs	r3, #1
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	1d7b      	adds	r3, r7, #5
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	2301      	movs	r3, #1
 800119c:	f000 fe94 	bl	8001ec8 <HAL_I2C_Mem_Read>
 80011a0:	1e03      	subs	r3, r0, #0
 80011a2:	d001      	beq.n	80011a8 <check_fxos8700+0x40>
  {
    return 0;  // Lesevorgang fehlgeschlagen
 80011a4:	2300      	movs	r3, #0
 80011a6:	e006      	b.n	80011b6 <check_fxos8700+0x4e>
  }

  if (id == 0xC7)
 80011a8:	1d7b      	adds	r3, r7, #5
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2bc7      	cmp	r3, #199	@ 0xc7
 80011ae:	d101      	bne.n	80011b4 <check_fxos8700+0x4c>
  {
    return 1;  // Sensor korrekt erkannt
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <check_fxos8700+0x4e>
  }

  return 0;  // Falscher Wert
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	0018      	movs	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	b002      	add	sp, #8
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	46c0      	nop			@ (mov r8, r8)
 80011c0:	20000028 	.word	0x20000028

080011c4 <check_fxas21002>:

uint8_t check_fxas21002(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af04      	add	r7, sp, #16
  uint8_t fxas_addr = 0x21 << 1;           // 7-bit Adresse (0x20) << 1 fr HAL
 80011ca:	1dfb      	adds	r3, r7, #7
 80011cc:	2242      	movs	r2, #66	@ 0x42
 80011ce:	701a      	strb	r2, [r3, #0]
  uint8_t reg_addr = 0x0C;                 // WHO_AM_I Register
 80011d0:	1dbb      	adds	r3, r7, #6
 80011d2:	220c      	movs	r2, #12
 80011d4:	701a      	strb	r2, [r3, #0]
  uint8_t id = 0;
 80011d6:	1d7b      	adds	r3, r7, #5
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]

  if (HAL_I2C_Mem_Read(&hi2c1, fxas_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 80011dc:	1dfb      	adds	r3, r7, #7
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b299      	uxth	r1, r3
 80011e2:	1dbb      	adds	r3, r7, #6
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	480c      	ldr	r0, [pc, #48]	@ (800121c <check_fxas21002+0x58>)
 80011ea:	2364      	movs	r3, #100	@ 0x64
 80011ec:	9302      	str	r3, [sp, #8]
 80011ee:	2301      	movs	r3, #1
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	1d7b      	adds	r3, r7, #5
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2301      	movs	r3, #1
 80011f8:	f000 fe66 	bl	8001ec8 <HAL_I2C_Mem_Read>
 80011fc:	1e03      	subs	r3, r0, #0
 80011fe:	d001      	beq.n	8001204 <check_fxas21002+0x40>
  {
    return 0;  // Lesevorgang fehlgeschlagen
 8001200:	2300      	movs	r3, #0
 8001202:	e006      	b.n	8001212 <check_fxas21002+0x4e>
  }

  if (id == 0xD7)
 8001204:	1d7b      	adds	r3, r7, #5
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2bd7      	cmp	r3, #215	@ 0xd7
 800120a:	d101      	bne.n	8001210 <check_fxas21002+0x4c>
  {
    return 1;  // ID korrekt
 800120c:	2301      	movs	r3, #1
 800120e:	e000      	b.n	8001212 <check_fxas21002+0x4e>
  }

  return 0;  // Falsche ID
 8001210:	2300      	movs	r3, #0
}
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b002      	add	sp, #8
 8001218:	bd80      	pop	{r7, pc}
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	20000028 	.word	0x20000028

08001220 <read_gyro>:

float read_gyro(float* gyro_z)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b08b      	sub	sp, #44	@ 0x2c
 8001224:	af04      	add	r7, sp, #16
 8001226:	6078      	str	r0, [r7, #4]
    const uint8_t fxas_addr = 0x21 << 1;  // SA0 = HIGH  Adresse 0x21 << 1 = 0x42
 8001228:	2117      	movs	r1, #23
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2242      	movs	r2, #66	@ 0x42
 800122e:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_msb = 0x06;
 8001230:	2016      	movs	r0, #22
 8001232:	183b      	adds	r3, r7, r0
 8001234:	2206      	movs	r2, #6
 8001236:	701a      	strb	r2, [r3, #0]
    uint8_t data[2] = {0};
 8001238:	240c      	movs	r4, #12
 800123a:	193b      	adds	r3, r7, r4
 800123c:	2200      	movs	r2, #0
 800123e:	801a      	strh	r2, [r3, #0]
    int16_t raw_z = 0;
 8001240:	2314      	movs	r3, #20
 8001242:	18fb      	adds	r3, r7, r3
 8001244:	2200      	movs	r2, #0
 8001246:	801a      	strh	r2, [r3, #0]

    // 2 Bytes (MSB, LSB) lesen
    if (HAL_I2C_Mem_Read(&hi2c1, fxas_addr, reg_msb, I2C_MEMADD_SIZE_8BIT, data, 2, 100) != HAL_OK)
 8001248:	187b      	adds	r3, r7, r1
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b299      	uxth	r1, r3
 800124e:	183b      	adds	r3, r7, r0
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b29a      	uxth	r2, r3
 8001254:	4816      	ldr	r0, [pc, #88]	@ (80012b0 <read_gyro+0x90>)
 8001256:	2364      	movs	r3, #100	@ 0x64
 8001258:	9302      	str	r3, [sp, #8]
 800125a:	2302      	movs	r3, #2
 800125c:	9301      	str	r3, [sp, #4]
 800125e:	193b      	adds	r3, r7, r4
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	2301      	movs	r3, #1
 8001264:	f000 fe30 	bl	8001ec8 <HAL_I2C_Mem_Read>
 8001268:	1e03      	subs	r3, r0, #0
 800126a:	d001      	beq.n	8001270 <read_gyro+0x50>
        return 0.0f;  // Fehler  0 zurckgeben
 800126c:	2300      	movs	r3, #0
 800126e:	e01b      	b.n	80012a8 <read_gyro+0x88>

    // Zusammenfgen in 16-bit signed integer
    raw_z = (int16_t)((data[0] << 8) | data[1]);
 8001270:	220c      	movs	r2, #12
 8001272:	18bb      	adds	r3, r7, r2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b21b      	sxth	r3, r3
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b219      	sxth	r1, r3
 800127c:	18bb      	adds	r3, r7, r2
 800127e:	785b      	ldrb	r3, [r3, #1]
 8001280:	b21a      	sxth	r2, r3
 8001282:	2014      	movs	r0, #20
 8001284:	183b      	adds	r3, r7, r0
 8001286:	430a      	orrs	r2, r1
 8001288:	801a      	strh	r2, [r3, #0]

    // Umrechnen in Grad/s bei 250 dps Fullscale
    // Laut Datenblatt: 7.8125 mdps/LSB  0.0078125 dps/LSB
    float gyro_z_dps = raw_z * 0.0078125f;
 800128a:	183b      	adds	r3, r7, r0
 800128c:	2200      	movs	r2, #0
 800128e:	5e9b      	ldrsh	r3, [r3, r2]
 8001290:	0018      	movs	r0, r3
 8001292:	f7ff fc23 	bl	8000adc <__aeabi_i2f>
 8001296:	1c03      	adds	r3, r0, #0
 8001298:	21f0      	movs	r1, #240	@ 0xf0
 800129a:	0589      	lsls	r1, r1, #22
 800129c:	1c18      	adds	r0, r3, #0
 800129e:	f7ff faa3 	bl	80007e8 <__aeabi_fmul>
 80012a2:	1c03      	adds	r3, r0, #0
 80012a4:	613b      	str	r3, [r7, #16]

    return gyro_z_dps;
 80012a6:	693b      	ldr	r3, [r7, #16]
}
 80012a8:	1c18      	adds	r0, r3, #0
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b007      	add	sp, #28
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	20000028 	.word	0x20000028

080012b4 <read_magnetometer>:


void read_magnetometer(int16_t* mag_x, int16_t* mag_z)
{
 80012b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012b6:	b089      	sub	sp, #36	@ 0x24
 80012b8:	af04      	add	r7, sp, #16
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    const uint8_t fxos_addr = 0x1F << 1;  // SA1/SA0 = 1/1  Adresse 0x1F << 1 = 0x3E
 80012be:	240f      	movs	r4, #15
 80012c0:	193b      	adds	r3, r7, r4
 80012c2:	223e      	movs	r2, #62	@ 0x3e
 80012c4:	701a      	strb	r2, [r3, #0]
    const uint8_t reg_mag_x_msb = 0x33;   // Magnetometer X MSB-Register
 80012c6:	250e      	movs	r5, #14
 80012c8:	197b      	adds	r3, r7, r5
 80012ca:	2233      	movs	r2, #51	@ 0x33
 80012cc:	701a      	strb	r2, [r3, #0]

    uint8_t data[6] = {0};  // X_MSB, X_LSB, Y_MSB, Y_LSB, Z_MSB, Z_LSB
 80012ce:	2608      	movs	r6, #8
 80012d0:	19bb      	adds	r3, r7, r6
 80012d2:	0018      	movs	r0, r3
 80012d4:	2306      	movs	r3, #6
 80012d6:	001a      	movs	r2, r3
 80012d8:	2100      	movs	r1, #0
 80012da:	f002 fe0f 	bl	8003efc <memset>

    // 6 Bytes ab 0x33 lesen (X, Y, Z)
    if (HAL_I2C_Mem_Read(&hi2c1, fxos_addr, reg_mag_x_msb, I2C_MEMADD_SIZE_8BIT, data, 6, 100) != HAL_OK)
 80012de:	193b      	adds	r3, r7, r4
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b299      	uxth	r1, r3
 80012e4:	197b      	adds	r3, r7, r5
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	4819      	ldr	r0, [pc, #100]	@ (8001350 <read_magnetometer+0x9c>)
 80012ec:	2364      	movs	r3, #100	@ 0x64
 80012ee:	9302      	str	r3, [sp, #8]
 80012f0:	2306      	movs	r3, #6
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	19bb      	adds	r3, r7, r6
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2301      	movs	r3, #1
 80012fa:	f000 fde5 	bl	8001ec8 <HAL_I2C_Mem_Read>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d006      	beq.n	8001310 <read_magnetometer+0x5c>
    {
        *mag_x = 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	801a      	strh	r2, [r3, #0]
        *mag_z = 0;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	801a      	strh	r2, [r3, #0]
 800130e:	e01c      	b.n	800134a <read_magnetometer+0x96>
        return;
    }

    // Daten sind linksbndig (14 Bit), LSB-Bits ungenutzt
    *mag_x = (int16_t)((data[0] << 8) | data[1]) >> 2;  // X
 8001310:	2108      	movs	r1, #8
 8001312:	187b      	adds	r3, r7, r1
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	b21b      	sxth	r3, r3
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	b21a      	sxth	r2, r3
 800131c:	187b      	adds	r3, r7, r1
 800131e:	785b      	ldrb	r3, [r3, #1]
 8001320:	b21b      	sxth	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	b21b      	sxth	r3, r3
 8001326:	109b      	asrs	r3, r3, #2
 8001328:	b21a      	sxth	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	801a      	strh	r2, [r3, #0]
    *mag_z = (int16_t)((data[4] << 8) | data[5]) >> 2;  // Z
 800132e:	187b      	adds	r3, r7, r1
 8001330:	791b      	ldrb	r3, [r3, #4]
 8001332:	b21b      	sxth	r3, r3
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	187b      	adds	r3, r7, r1
 800133a:	795b      	ldrb	r3, [r3, #5]
 800133c:	b21b      	sxth	r3, r3
 800133e:	4313      	orrs	r3, r2
 8001340:	b21b      	sxth	r3, r3
 8001342:	109b      	asrs	r3, r3, #2
 8001344:	b21a      	sxth	r2, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	801a      	strh	r2, [r3, #0]
}
 800134a:	46bd      	mov	sp, r7
 800134c:	b005      	add	sp, #20
 800134e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001350:	20000028 	.word	0x20000028

08001354 <compute_torque>:

void compute_torque(float gyro_z, int16_t mag_x, int16_t mag_z, uint8_t* pwm_x, uint8_t* pwm_y)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	@ 0x28
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	0008      	movs	r0, r1
 800135e:	0011      	movs	r1, r2
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	230a      	movs	r3, #10
 8001364:	18fb      	adds	r3, r7, r3
 8001366:	1c02      	adds	r2, r0, #0
 8001368:	801a      	strh	r2, [r3, #0]
 800136a:	2308      	movs	r3, #8
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	1c0a      	adds	r2, r1, #0
 8001370:	801a      	strh	r2, [r3, #0]
    const float threshold = 1.0f;     // /s
 8001372:	23fe      	movs	r3, #254	@ 0xfe
 8001374:	059b      	lsls	r3, r3, #22
 8001376:	61fb      	str	r3, [r7, #28]
    const float scale = 0.2f;         // Skalierung von B zu PWM
 8001378:	4b30      	ldr	r3, [pc, #192]	@ (800143c <compute_torque+0xe8>)
 800137a:	61bb      	str	r3, [r7, #24]

    if (fabsf(gyro_z) < threshold)
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	085b      	lsrs	r3, r3, #1
 8001382:	1c19      	adds	r1, r3, #0
 8001384:	69f8      	ldr	r0, [r7, #28]
 8001386:	f7fe ff71 	bl	800026c <__aeabi_fcmpgt>
 800138a:	1e03      	subs	r3, r0, #0
 800138c:	d006      	beq.n	800139c <compute_torque+0x48>
    {
        *pwm_x = 50;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2232      	movs	r2, #50	@ 0x32
 8001392:	701a      	strb	r2, [r3, #0]
        *pwm_y = 50;
 8001394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001396:	2232      	movs	r2, #50	@ 0x32
 8001398:	701a      	strb	r2, [r3, #0]
        return;
 800139a:	e04c      	b.n	8001436 <compute_torque+0xe2>
    }

    // B  z = [-Bz, Bx, 0]
    float m_x = -mag_z * scale;
 800139c:	2308      	movs	r3, #8
 800139e:	18fb      	adds	r3, r7, r3
 80013a0:	2200      	movs	r2, #0
 80013a2:	5e9b      	ldrsh	r3, [r3, r2]
 80013a4:	425b      	negs	r3, r3
 80013a6:	0018      	movs	r0, r3
 80013a8:	f7ff fb98 	bl	8000adc <__aeabi_i2f>
 80013ac:	1c03      	adds	r3, r0, #0
 80013ae:	1c19      	adds	r1, r3, #0
 80013b0:	69b8      	ldr	r0, [r7, #24]
 80013b2:	f7ff fa19 	bl	80007e8 <__aeabi_fmul>
 80013b6:	1c03      	adds	r3, r0, #0
 80013b8:	617b      	str	r3, [r7, #20]
    float m_y =  mag_x * scale;
 80013ba:	230a      	movs	r3, #10
 80013bc:	18fb      	adds	r3, r7, r3
 80013be:	2200      	movs	r2, #0
 80013c0:	5e9b      	ldrsh	r3, [r3, r2]
 80013c2:	0018      	movs	r0, r3
 80013c4:	f7ff fb8a 	bl	8000adc <__aeabi_i2f>
 80013c8:	1c03      	adds	r3, r0, #0
 80013ca:	1c19      	adds	r1, r3, #0
 80013cc:	69b8      	ldr	r0, [r7, #24]
 80013ce:	f7ff fa0b 	bl	80007e8 <__aeabi_fmul>
 80013d2:	1c03      	adds	r3, r0, #0
 80013d4:	613b      	str	r3, [r7, #16]

    // Umwandlung in PWM-Werte (Offset 50)
    int pwm_val_x = (int)(50.0f + m_x);
 80013d6:	491a      	ldr	r1, [pc, #104]	@ (8001440 <compute_torque+0xec>)
 80013d8:	6978      	ldr	r0, [r7, #20]
 80013da:	f7fe ff5b 	bl	8000294 <__aeabi_fadd>
 80013de:	1c03      	adds	r3, r0, #0
 80013e0:	1c18      	adds	r0, r3, #0
 80013e2:	f7ff fb5b 	bl	8000a9c <__aeabi_f2iz>
 80013e6:	0003      	movs	r3, r0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
    int pwm_val_y = (int)(50.0f + m_y);
 80013ea:	4915      	ldr	r1, [pc, #84]	@ (8001440 <compute_torque+0xec>)
 80013ec:	6938      	ldr	r0, [r7, #16]
 80013ee:	f7fe ff51 	bl	8000294 <__aeabi_fadd>
 80013f2:	1c03      	adds	r3, r0, #0
 80013f4:	1c18      	adds	r0, r3, #0
 80013f6:	f7ff fb51 	bl	8000a9c <__aeabi_f2iz>
 80013fa:	0003      	movs	r3, r0
 80013fc:	623b      	str	r3, [r7, #32]

    // Begrenzen auf 0100
    if (pwm_val_x < 0) pwm_val_x = 0;
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	2b00      	cmp	r3, #0
 8001402:	da01      	bge.n	8001408 <compute_torque+0xb4>
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pwm_val_x > 100) pwm_val_x = 100;
 8001408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140a:	2b64      	cmp	r3, #100	@ 0x64
 800140c:	dd01      	ble.n	8001412 <compute_torque+0xbe>
 800140e:	2364      	movs	r3, #100	@ 0x64
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pwm_val_y < 0) pwm_val_y = 0;
 8001412:	6a3b      	ldr	r3, [r7, #32]
 8001414:	2b00      	cmp	r3, #0
 8001416:	da01      	bge.n	800141c <compute_torque+0xc8>
 8001418:	2300      	movs	r3, #0
 800141a:	623b      	str	r3, [r7, #32]
    if (pwm_val_y > 100) pwm_val_y = 100;
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	2b64      	cmp	r3, #100	@ 0x64
 8001420:	dd01      	ble.n	8001426 <compute_torque+0xd2>
 8001422:	2364      	movs	r3, #100	@ 0x64
 8001424:	623b      	str	r3, [r7, #32]

    *pwm_x = (uint8_t)pwm_val_x;
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	b2da      	uxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	701a      	strb	r2, [r3, #0]
    *pwm_y = (uint8_t)pwm_val_y;
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	b2da      	uxtb	r2, r3
 8001432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001434:	701a      	strb	r2, [r3, #0]
}
 8001436:	46bd      	mov	sp, r7
 8001438:	b00a      	add	sp, #40	@ 0x28
 800143a:	bd80      	pop	{r7, pc}
 800143c:	3e4ccccd 	.word	0x3e4ccccd
 8001440:	42480000 	.word	0x42480000

08001444 <set_pwm>:


void set_pwm(uint8_t pwm_x, uint8_t pwm_y)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	0002      	movs	r2, r0
 800144c:	1dfb      	adds	r3, r7, #7
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	1dbb      	adds	r3, r7, #6
 8001452:	1c0a      	adds	r2, r1, #0
 8001454:	701a      	strb	r2, [r3, #0]
    // PWM setzen auf PC9 (X)
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm_x);
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <set_pwm+0x30>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	1dfa      	adds	r2, r7, #7
 800145c:	7812      	ldrb	r2, [r2, #0]
 800145e:	641a      	str	r2, [r3, #64]	@ 0x40

    // PWM setzen auf PC8 (Y)
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_y);
 8001460:	4b04      	ldr	r3, [pc, #16]	@ (8001474 <set_pwm+0x30>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	1dba      	adds	r2, r7, #6
 8001466:	7812      	ldrb	r2, [r2, #0]
 8001468:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	46bd      	mov	sp, r7
 800146e:	b002      	add	sp, #8
 8001470:	bd80      	pop	{r7, pc}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	2000007c 	.word	0x2000007c

08001478 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af02      	add	r7, sp, #8
 800147e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM14)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a1c      	ldr	r2, [pc, #112]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d132      	bne.n	80014f0 <HAL_TIM_PeriodElapsedCallback+0x78>
    {
        float gyro_z = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
        int16_t mag_x = 0, mag_z = 0;
 800148e:	2412      	movs	r4, #18
 8001490:	193b      	adds	r3, r7, r4
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]
 8001496:	2510      	movs	r5, #16
 8001498:	197b      	adds	r3, r7, r5
 800149a:	2200      	movs	r2, #0
 800149c:	801a      	strh	r2, [r3, #0]
        uint8_t pwm_x = 50, pwm_y = 50;
 800149e:	260f      	movs	r6, #15
 80014a0:	19bb      	adds	r3, r7, r6
 80014a2:	2232      	movs	r2, #50	@ 0x32
 80014a4:	701a      	strb	r2, [r3, #0]
 80014a6:	230e      	movs	r3, #14
 80014a8:	18fb      	adds	r3, r7, r3
 80014aa:	2232      	movs	r2, #50	@ 0x32
 80014ac:	701a      	strb	r2, [r3, #0]

        // 1. Sensorwerte auslesen
        read_gyro(&gyro_z);
 80014ae:	2214      	movs	r2, #20
 80014b0:	18bb      	adds	r3, r7, r2
 80014b2:	0018      	movs	r0, r3
 80014b4:	f7ff feb4 	bl	8001220 <read_gyro>
        read_magnetometer(&mag_x, &mag_z);
 80014b8:	197a      	adds	r2, r7, r5
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	0011      	movs	r1, r2
 80014be:	0018      	movs	r0, r3
 80014c0:	f7ff fef8 	bl	80012b4 <read_magnetometer>

        // 2. Moment berechnen und PWM-Werte bestimmen
        compute_torque(gyro_z, mag_x, mag_z, &pwm_x, &pwm_y);
 80014c4:	6978      	ldr	r0, [r7, #20]
 80014c6:	193b      	adds	r3, r7, r4
 80014c8:	2200      	movs	r2, #0
 80014ca:	5e99      	ldrsh	r1, [r3, r2]
 80014cc:	197b      	adds	r3, r7, r5
 80014ce:	2400      	movs	r4, #0
 80014d0:	5f1a      	ldrsh	r2, [r3, r4]
 80014d2:	19bc      	adds	r4, r7, r6
 80014d4:	250e      	movs	r5, #14
 80014d6:	197b      	adds	r3, r7, r5
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	0023      	movs	r3, r4
 80014dc:	f7ff ff3a 	bl	8001354 <compute_torque>

        // 3. PWM setzen
        set_pwm(pwm_x, pwm_y);
 80014e0:	19bb      	adds	r3, r7, r6
 80014e2:	781a      	ldrb	r2, [r3, #0]
 80014e4:	197b      	adds	r3, r7, r5
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	0019      	movs	r1, r3
 80014ea:	0010      	movs	r0, r2
 80014ec:	f7ff ffaa 	bl	8001444 <set_pwm>
    }
}
 80014f0:	46c0      	nop			@ (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b007      	add	sp, #28
 80014f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f8:	40002000 	.word	0x40002000

080014fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001504:	46c0      	nop			@ (mov r8, r8)
 8001506:	e7fd      	b.n	8001504 <Error_Handler+0x8>

08001508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <HAL_MspInit+0x44>)
 8001510:	699a      	ldr	r2, [r3, #24]
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <HAL_MspInit+0x44>)
 8001514:	2101      	movs	r1, #1
 8001516:	430a      	orrs	r2, r1
 8001518:	619a      	str	r2, [r3, #24]
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <HAL_MspInit+0x44>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	2201      	movs	r2, #1
 8001520:	4013      	ands	r3, r2
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_MspInit+0x44>)
 8001528:	69da      	ldr	r2, [r3, #28]
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <HAL_MspInit+0x44>)
 800152c:	2180      	movs	r1, #128	@ 0x80
 800152e:	0549      	lsls	r1, r1, #21
 8001530:	430a      	orrs	r2, r1
 8001532:	61da      	str	r2, [r3, #28]
 8001534:	4b05      	ldr	r3, [pc, #20]	@ (800154c <HAL_MspInit+0x44>)
 8001536:	69da      	ldr	r2, [r3, #28]
 8001538:	2380      	movs	r3, #128	@ 0x80
 800153a:	055b      	lsls	r3, r3, #21
 800153c:	4013      	ands	r3, r2
 800153e:	603b      	str	r3, [r7, #0]
 8001540:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	40021000 	.word	0x40021000

08001550 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b08b      	sub	sp, #44	@ 0x2c
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	2414      	movs	r4, #20
 800155a:	193b      	adds	r3, r7, r4
 800155c:	0018      	movs	r0, r3
 800155e:	2314      	movs	r3, #20
 8001560:	001a      	movs	r2, r3
 8001562:	2100      	movs	r1, #0
 8001564:	f002 fcca 	bl	8003efc <memset>
  if(hi2c->Instance==I2C1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <HAL_I2C_MspInit+0x90>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d131      	bne.n	80015d6 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	4b1c      	ldr	r3, [pc, #112]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 8001574:	695a      	ldr	r2, [r3, #20]
 8001576:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	02c9      	lsls	r1, r1, #11
 800157c:	430a      	orrs	r2, r1
 800157e:	615a      	str	r2, [r3, #20]
 8001580:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 8001582:	695a      	ldr	r2, [r3, #20]
 8001584:	2380      	movs	r3, #128	@ 0x80
 8001586:	02db      	lsls	r3, r3, #11
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800158e:	0021      	movs	r1, r4
 8001590:	187b      	adds	r3, r7, r1
 8001592:	22c0      	movs	r2, #192	@ 0xc0
 8001594:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001596:	187b      	adds	r3, r7, r1
 8001598:	2212      	movs	r2, #18
 800159a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	187b      	adds	r3, r7, r1
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a2:	187b      	adds	r3, r7, r1
 80015a4:	2203      	movs	r2, #3
 80015a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	2201      	movs	r2, #1
 80015ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	4a0d      	ldr	r2, [pc, #52]	@ (80015e8 <HAL_I2C_MspInit+0x98>)
 80015b2:	0019      	movs	r1, r3
 80015b4:	0010      	movs	r0, r2
 80015b6:	f000 fa71 	bl	8001a9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ba:	4b0a      	ldr	r3, [pc, #40]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 80015bc:	69da      	ldr	r2, [r3, #28]
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 80015c0:	2180      	movs	r1, #128	@ 0x80
 80015c2:	0389      	lsls	r1, r1, #14
 80015c4:	430a      	orrs	r2, r1
 80015c6:	61da      	str	r2, [r3, #28]
 80015c8:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_I2C_MspInit+0x94>)
 80015ca:	69da      	ldr	r2, [r3, #28]
 80015cc:	2380      	movs	r3, #128	@ 0x80
 80015ce:	039b      	lsls	r3, r3, #14
 80015d0:	4013      	ands	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015d6:	46c0      	nop			@ (mov r8, r8)
 80015d8:	46bd      	mov	sp, r7
 80015da:	b00b      	add	sp, #44	@ 0x2c
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	40005400 	.word	0x40005400
 80015e4:	40021000 	.word	0x40021000
 80015e8:	48000400 	.word	0x48000400

080015ec <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a09      	ldr	r2, [pc, #36]	@ (8001620 <HAL_TIM_PWM_MspInit+0x34>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d10b      	bne.n	8001616 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015fe:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <HAL_TIM_PWM_MspInit+0x38>)
 8001600:	69da      	ldr	r2, [r3, #28]
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_TIM_PWM_MspInit+0x38>)
 8001604:	2102      	movs	r1, #2
 8001606:	430a      	orrs	r2, r1
 8001608:	61da      	str	r2, [r3, #28]
 800160a:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_TIM_PWM_MspInit+0x38>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	2202      	movs	r2, #2
 8001610:	4013      	ands	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	46bd      	mov	sp, r7
 800161a:	b004      	add	sp, #16
 800161c:	bd80      	pop	{r7, pc}
 800161e:	46c0      	nop			@ (mov r8, r8)
 8001620:	40000400 	.word	0x40000400
 8001624:	40021000 	.word	0x40021000

08001628 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0e      	ldr	r2, [pc, #56]	@ (8001670 <HAL_TIM_Base_MspInit+0x48>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d115      	bne.n	8001666 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <HAL_TIM_Base_MspInit+0x4c>)
 800163c:	69da      	ldr	r2, [r3, #28]
 800163e:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_TIM_Base_MspInit+0x4c>)
 8001640:	2180      	movs	r1, #128	@ 0x80
 8001642:	0049      	lsls	r1, r1, #1
 8001644:	430a      	orrs	r2, r1
 8001646:	61da      	str	r2, [r3, #28]
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <HAL_TIM_Base_MspInit+0x4c>)
 800164a:	69da      	ldr	r2, [r3, #28]
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	4013      	ands	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001656:	2200      	movs	r2, #0
 8001658:	2100      	movs	r1, #0
 800165a:	2013      	movs	r0, #19
 800165c:	f000 f9ec 	bl	8001a38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001660:	2013      	movs	r0, #19
 8001662:	f000 f9fe 	bl	8001a62 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	b004      	add	sp, #16
 800166c:	bd80      	pop	{r7, pc}
 800166e:	46c0      	nop			@ (mov r8, r8)
 8001670:	40002000 	.word	0x40002000
 8001674:	40021000 	.word	0x40021000

08001678 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b089      	sub	sp, #36	@ 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	240c      	movs	r4, #12
 8001682:	193b      	adds	r3, r7, r4
 8001684:	0018      	movs	r0, r3
 8001686:	2314      	movs	r3, #20
 8001688:	001a      	movs	r2, r3
 800168a:	2100      	movs	r1, #0
 800168c:	f002 fc36 	bl	8003efc <memset>
  if(htim->Instance==TIM3)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a20      	ldr	r2, [pc, #128]	@ (8001718 <HAL_TIM_MspPostInit+0xa0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d13a      	bne.n	8001710 <HAL_TIM_MspPostInit+0x98>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800169a:	4b20      	ldr	r3, [pc, #128]	@ (800171c <HAL_TIM_MspPostInit+0xa4>)
 800169c:	695a      	ldr	r2, [r3, #20]
 800169e:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <HAL_TIM_MspPostInit+0xa4>)
 80016a0:	2180      	movs	r1, #128	@ 0x80
 80016a2:	0309      	lsls	r1, r1, #12
 80016a4:	430a      	orrs	r2, r1
 80016a6:	615a      	str	r2, [r3, #20]
 80016a8:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <HAL_TIM_MspPostInit+0xa4>)
 80016aa:	695a      	ldr	r2, [r3, #20]
 80016ac:	2380      	movs	r3, #128	@ 0x80
 80016ae:	031b      	lsls	r3, r3, #12
 80016b0:	4013      	ands	r3, r2
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016b6:	193b      	adds	r3, r7, r4
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	0052      	lsls	r2, r2, #1
 80016bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	2202      	movs	r2, #2
 80016c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	193b      	adds	r3, r7, r4
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	193b      	adds	r3, r7, r4
 80016cc:	2200      	movs	r2, #0
 80016ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80016d0:	193b      	adds	r3, r7, r4
 80016d2:	2201      	movs	r2, #1
 80016d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d6:	193b      	adds	r3, r7, r4
 80016d8:	4a11      	ldr	r2, [pc, #68]	@ (8001720 <HAL_TIM_MspPostInit+0xa8>)
 80016da:	0019      	movs	r1, r3
 80016dc:	0010      	movs	r0, r2
 80016de:	f000 f9dd 	bl	8001a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016e2:	0021      	movs	r1, r4
 80016e4:	187b      	adds	r3, r7, r1
 80016e6:	2280      	movs	r2, #128	@ 0x80
 80016e8:	0092      	lsls	r2, r2, #2
 80016ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	2202      	movs	r2, #2
 80016f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	187b      	adds	r3, r7, r1
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	187b      	adds	r3, r7, r1
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80016fe:	187b      	adds	r3, r7, r1
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001704:	187b      	adds	r3, r7, r1
 8001706:	4a06      	ldr	r2, [pc, #24]	@ (8001720 <HAL_TIM_MspPostInit+0xa8>)
 8001708:	0019      	movs	r1, r3
 800170a:	0010      	movs	r0, r2
 800170c:	f000 f9c6 	bl	8001a9c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001710:	46c0      	nop			@ (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	b009      	add	sp, #36	@ 0x24
 8001716:	bd90      	pop	{r4, r7, pc}
 8001718:	40000400 	.word	0x40000400
 800171c:	40021000 	.word	0x40021000
 8001720:	48000800 	.word	0x48000800

08001724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001728:	46c0      	nop			@ (mov r8, r8)
 800172a:	e7fd      	b.n	8001728 <NMI_Handler+0x4>

0800172c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	e7fd      	b.n	8001730 <HardFault_Handler+0x4>

08001734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001738:	46c0      	nop			@ (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800174c:	f000 f888 	bl	8001860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001750:	46c0      	nop			@ (mov r8, r8)
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800175c:	4b03      	ldr	r3, [pc, #12]	@ (800176c <TIM14_IRQHandler+0x14>)
 800175e:	0018      	movs	r0, r3
 8001760:	f001 fedc 	bl	800351c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001764:	46c0      	nop			@ (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	46c0      	nop			@ (mov r8, r8)
 800176c:	200000c4 	.word	0x200000c4

08001770 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001774:	46c0      	nop			@ (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800177c:	480d      	ldr	r0, [pc, #52]	@ (80017b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800177e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001780:	f7ff fff6 	bl	8001770 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480c      	ldr	r0, [pc, #48]	@ (80017b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001786:	490d      	ldr	r1, [pc, #52]	@ (80017bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <LoopForever+0xe>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800179c:	4c0a      	ldr	r4, [pc, #40]	@ (80017c8 <LoopForever+0x16>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017aa:	f002 fbaf 	bl	8003f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ae:	f7ff fa03 	bl	8000bb8 <main>

080017b2 <LoopForever>:

LoopForever:
    b LoopForever
 80017b2:	e7fe      	b.n	80017b2 <LoopForever>
  ldr   r0, =_estack
 80017b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80017c0:	08003fa4 	.word	0x08003fa4
  ldr r2, =_sbss
 80017c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80017c8:	20000110 	.word	0x20000110

080017cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC1_COMP_IRQHandler>
	...

080017d0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d4:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <HAL_Init+0x24>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_Init+0x24>)
 80017da:	2110      	movs	r1, #16
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80017e0:	2000      	movs	r0, #0
 80017e2:	f000 f809 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e6:	f7ff fe8f 	bl	8001508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	0018      	movs	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	46c0      	nop			@ (mov r8, r8)
 80017f4:	40022000 	.word	0x40022000

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <HAL_InitTick+0x5c>)
 8001802:	681c      	ldr	r4, [r3, #0]
 8001804:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <HAL_InitTick+0x60>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	0019      	movs	r1, r3
 800180a:	23fa      	movs	r3, #250	@ 0xfa
 800180c:	0098      	lsls	r0, r3, #2
 800180e:	f7fe fc7b 	bl	8000108 <__udivsi3>
 8001812:	0003      	movs	r3, r0
 8001814:	0019      	movs	r1, r3
 8001816:	0020      	movs	r0, r4
 8001818:	f7fe fc76 	bl	8000108 <__udivsi3>
 800181c:	0003      	movs	r3, r0
 800181e:	0018      	movs	r0, r3
 8001820:	f000 f92f 	bl	8001a82 <HAL_SYSTICK_Config>
 8001824:	1e03      	subs	r3, r0, #0
 8001826:	d001      	beq.n	800182c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e00f      	b.n	800184c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b03      	cmp	r3, #3
 8001830:	d80b      	bhi.n	800184a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	2301      	movs	r3, #1
 8001836:	425b      	negs	r3, r3
 8001838:	2200      	movs	r2, #0
 800183a:	0018      	movs	r0, r3
 800183c:	f000 f8fc 	bl	8001a38 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_InitTick+0x64>)
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001846:	2300      	movs	r3, #0
 8001848:	e000      	b.n	800184c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b003      	add	sp, #12
 8001852:	bd90      	pop	{r4, r7, pc}
 8001854:	20000000 	.word	0x20000000
 8001858:	20000008 	.word	0x20000008
 800185c:	20000004 	.word	0x20000004

08001860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001864:	4b05      	ldr	r3, [pc, #20]	@ (800187c <HAL_IncTick+0x1c>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	001a      	movs	r2, r3
 800186a:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <HAL_IncTick+0x20>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	18d2      	adds	r2, r2, r3
 8001870:	4b03      	ldr	r3, [pc, #12]	@ (8001880 <HAL_IncTick+0x20>)
 8001872:	601a      	str	r2, [r3, #0]
}
 8001874:	46c0      	nop			@ (mov r8, r8)
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	46c0      	nop			@ (mov r8, r8)
 800187c:	20000008 	.word	0x20000008
 8001880:	2000010c 	.word	0x2000010c

08001884 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b02      	ldr	r3, [pc, #8]	@ (8001894 <HAL_GetTick+0x10>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	2000010c 	.word	0x2000010c

08001898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a0:	f7ff fff0 	bl	8001884 <HAL_GetTick>
 80018a4:	0003      	movs	r3, r0
 80018a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	3301      	adds	r3, #1
 80018b0:	d005      	beq.n	80018be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <HAL_Delay+0x44>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	001a      	movs	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	189b      	adds	r3, r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	f7ff ffe0 	bl	8001884 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d8f7      	bhi.n	80018c0 <HAL_Delay+0x28>
  {
  }
}
 80018d0:	46c0      	nop			@ (mov r8, r8)
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b004      	add	sp, #16
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	20000008 	.word	0x20000008

080018e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	0002      	movs	r2, r0
 80018e8:	1dfb      	adds	r3, r7, #7
 80018ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018ec:	1dfb      	adds	r3, r7, #7
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80018f2:	d809      	bhi.n	8001908 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f4:	1dfb      	adds	r3, r7, #7
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	001a      	movs	r2, r3
 80018fa:	231f      	movs	r3, #31
 80018fc:	401a      	ands	r2, r3
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <__NVIC_EnableIRQ+0x30>)
 8001900:	2101      	movs	r1, #1
 8001902:	4091      	lsls	r1, r2
 8001904:	000a      	movs	r2, r1
 8001906:	601a      	str	r2, [r3, #0]
  }
}
 8001908:	46c0      	nop			@ (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	b002      	add	sp, #8
 800190e:	bd80      	pop	{r7, pc}
 8001910:	e000e100 	.word	0xe000e100

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	0002      	movs	r2, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	1dfb      	adds	r3, r7, #7
 8001920:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001922:	1dfb      	adds	r3, r7, #7
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b7f      	cmp	r3, #127	@ 0x7f
 8001928:	d828      	bhi.n	800197c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800192a:	4a2f      	ldr	r2, [pc, #188]	@ (80019e8 <__NVIC_SetPriority+0xd4>)
 800192c:	1dfb      	adds	r3, r7, #7
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	b25b      	sxtb	r3, r3
 8001932:	089b      	lsrs	r3, r3, #2
 8001934:	33c0      	adds	r3, #192	@ 0xc0
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	589b      	ldr	r3, [r3, r2]
 800193a:	1dfa      	adds	r2, r7, #7
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	0011      	movs	r1, r2
 8001940:	2203      	movs	r2, #3
 8001942:	400a      	ands	r2, r1
 8001944:	00d2      	lsls	r2, r2, #3
 8001946:	21ff      	movs	r1, #255	@ 0xff
 8001948:	4091      	lsls	r1, r2
 800194a:	000a      	movs	r2, r1
 800194c:	43d2      	mvns	r2, r2
 800194e:	401a      	ands	r2, r3
 8001950:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	019b      	lsls	r3, r3, #6
 8001956:	22ff      	movs	r2, #255	@ 0xff
 8001958:	401a      	ands	r2, r3
 800195a:	1dfb      	adds	r3, r7, #7
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	0018      	movs	r0, r3
 8001960:	2303      	movs	r3, #3
 8001962:	4003      	ands	r3, r0
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001968:	481f      	ldr	r0, [pc, #124]	@ (80019e8 <__NVIC_SetPriority+0xd4>)
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	b25b      	sxtb	r3, r3
 8001970:	089b      	lsrs	r3, r3, #2
 8001972:	430a      	orrs	r2, r1
 8001974:	33c0      	adds	r3, #192	@ 0xc0
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800197a:	e031      	b.n	80019e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800197c:	4a1b      	ldr	r2, [pc, #108]	@ (80019ec <__NVIC_SetPriority+0xd8>)
 800197e:	1dfb      	adds	r3, r7, #7
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	0019      	movs	r1, r3
 8001984:	230f      	movs	r3, #15
 8001986:	400b      	ands	r3, r1
 8001988:	3b08      	subs	r3, #8
 800198a:	089b      	lsrs	r3, r3, #2
 800198c:	3306      	adds	r3, #6
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	18d3      	adds	r3, r2, r3
 8001992:	3304      	adds	r3, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	1dfa      	adds	r2, r7, #7
 8001998:	7812      	ldrb	r2, [r2, #0]
 800199a:	0011      	movs	r1, r2
 800199c:	2203      	movs	r2, #3
 800199e:	400a      	ands	r2, r1
 80019a0:	00d2      	lsls	r2, r2, #3
 80019a2:	21ff      	movs	r1, #255	@ 0xff
 80019a4:	4091      	lsls	r1, r2
 80019a6:	000a      	movs	r2, r1
 80019a8:	43d2      	mvns	r2, r2
 80019aa:	401a      	ands	r2, r3
 80019ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	019b      	lsls	r3, r3, #6
 80019b2:	22ff      	movs	r2, #255	@ 0xff
 80019b4:	401a      	ands	r2, r3
 80019b6:	1dfb      	adds	r3, r7, #7
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	0018      	movs	r0, r3
 80019bc:	2303      	movs	r3, #3
 80019be:	4003      	ands	r3, r0
 80019c0:	00db      	lsls	r3, r3, #3
 80019c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019c4:	4809      	ldr	r0, [pc, #36]	@ (80019ec <__NVIC_SetPriority+0xd8>)
 80019c6:	1dfb      	adds	r3, r7, #7
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	001c      	movs	r4, r3
 80019cc:	230f      	movs	r3, #15
 80019ce:	4023      	ands	r3, r4
 80019d0:	3b08      	subs	r3, #8
 80019d2:	089b      	lsrs	r3, r3, #2
 80019d4:	430a      	orrs	r2, r1
 80019d6:	3306      	adds	r3, #6
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	18c3      	adds	r3, r0, r3
 80019dc:	3304      	adds	r3, #4
 80019de:	601a      	str	r2, [r3, #0]
}
 80019e0:	46c0      	nop			@ (mov r8, r8)
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b003      	add	sp, #12
 80019e6:	bd90      	pop	{r4, r7, pc}
 80019e8:	e000e100 	.word	0xe000e100
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	1e5a      	subs	r2, r3, #1
 80019fc:	2380      	movs	r3, #128	@ 0x80
 80019fe:	045b      	lsls	r3, r3, #17
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d301      	bcc.n	8001a08 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a04:	2301      	movs	r3, #1
 8001a06:	e010      	b.n	8001a2a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a08:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <SysTick_Config+0x44>)
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	3a01      	subs	r2, #1
 8001a0e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a10:	2301      	movs	r3, #1
 8001a12:	425b      	negs	r3, r3
 8001a14:	2103      	movs	r1, #3
 8001a16:	0018      	movs	r0, r3
 8001a18:	f7ff ff7c 	bl	8001914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <SysTick_Config+0x44>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	@ (8001a34 <SysTick_Config+0x44>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	46c0      	nop			@ (mov r8, r8)
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
 8001a42:	210f      	movs	r1, #15
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	1c02      	adds	r2, r0, #0
 8001a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	b25b      	sxtb	r3, r3
 8001a52:	0011      	movs	r1, r2
 8001a54:	0018      	movs	r0, r3
 8001a56:	f7ff ff5d 	bl	8001914 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b004      	add	sp, #16
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	0002      	movs	r2, r0
 8001a6a:	1dfb      	adds	r3, r7, #7
 8001a6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b25b      	sxtb	r3, r3
 8001a74:	0018      	movs	r0, r3
 8001a76:	f7ff ff33 	bl	80018e0 <__NVIC_EnableIRQ>
}
 8001a7a:	46c0      	nop			@ (mov r8, r8)
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b002      	add	sp, #8
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f7ff ffaf 	bl	80019f0 <SysTick_Config>
 8001a92:	0003      	movs	r3, r0
}
 8001a94:	0018      	movs	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b002      	add	sp, #8
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aaa:	e14f      	b.n	8001d4c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4091      	lsls	r1, r2
 8001ab6:	000a      	movs	r2, r1
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d100      	bne.n	8001ac4 <HAL_GPIO_Init+0x28>
 8001ac2:	e140      	b.n	8001d46 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2203      	movs	r2, #3
 8001aca:	4013      	ands	r3, r2
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d005      	beq.n	8001adc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d130      	bne.n	8001b3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	2203      	movs	r2, #3
 8001ae8:	409a      	lsls	r2, r3
 8001aea:	0013      	movs	r3, r2
 8001aec:	43da      	mvns	r2, r3
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	409a      	lsls	r2, r3
 8001afe:	0013      	movs	r3, r2
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b12:	2201      	movs	r2, #1
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	409a      	lsls	r2, r3
 8001b18:	0013      	movs	r3, r2
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	091b      	lsrs	r3, r3, #4
 8001b28:	2201      	movs	r2, #1
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	0013      	movs	r3, r2
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2203      	movs	r2, #3
 8001b44:	4013      	ands	r3, r2
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d017      	beq.n	8001b7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	2203      	movs	r2, #3
 8001b56:	409a      	lsls	r2, r3
 8001b58:	0013      	movs	r3, r2
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	0013      	movs	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2203      	movs	r2, #3
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d123      	bne.n	8001bce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	08da      	lsrs	r2, r3, #3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	3208      	adds	r2, #8
 8001b8e:	0092      	lsls	r2, r2, #2
 8001b90:	58d3      	ldr	r3, [r2, r3]
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2207      	movs	r2, #7
 8001b98:	4013      	ands	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	220f      	movs	r2, #15
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	0013      	movs	r3, r2
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	691a      	ldr	r2, [r3, #16]
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	2107      	movs	r1, #7
 8001bb2:	400b      	ands	r3, r1
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	409a      	lsls	r2, r3
 8001bb8:	0013      	movs	r3, r2
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	08da      	lsrs	r2, r3, #3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3208      	adds	r2, #8
 8001bc8:	0092      	lsls	r2, r2, #2
 8001bca:	6939      	ldr	r1, [r7, #16]
 8001bcc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	2203      	movs	r2, #3
 8001bda:	409a      	lsls	r2, r3
 8001bdc:	0013      	movs	r3, r2
 8001bde:	43da      	mvns	r2, r3
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	4013      	ands	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2203      	movs	r2, #3
 8001bec:	401a      	ands	r2, r3
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	0013      	movs	r3, r2
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	23c0      	movs	r3, #192	@ 0xc0
 8001c08:	029b      	lsls	r3, r3, #10
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d100      	bne.n	8001c10 <HAL_GPIO_Init+0x174>
 8001c0e:	e09a      	b.n	8001d46 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c10:	4b54      	ldr	r3, [pc, #336]	@ (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001c12:	699a      	ldr	r2, [r3, #24]
 8001c14:	4b53      	ldr	r3, [pc, #332]	@ (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001c16:	2101      	movs	r1, #1
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	619a      	str	r2, [r3, #24]
 8001c1c:	4b51      	ldr	r3, [pc, #324]	@ (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	2201      	movs	r2, #1
 8001c22:	4013      	ands	r3, r2
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c28:	4a4f      	ldr	r2, [pc, #316]	@ (8001d68 <HAL_GPIO_Init+0x2cc>)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3302      	adds	r3, #2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	589b      	ldr	r3, [r3, r2]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	2203      	movs	r2, #3
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	220f      	movs	r2, #15
 8001c40:	409a      	lsls	r2, r3
 8001c42:	0013      	movs	r3, r2
 8001c44:	43da      	mvns	r2, r3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	2390      	movs	r3, #144	@ 0x90
 8001c50:	05db      	lsls	r3, r3, #23
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d013      	beq.n	8001c7e <HAL_GPIO_Init+0x1e2>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a44      	ldr	r2, [pc, #272]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00d      	beq.n	8001c7a <HAL_GPIO_Init+0x1de>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a43      	ldr	r2, [pc, #268]	@ (8001d70 <HAL_GPIO_Init+0x2d4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d007      	beq.n	8001c76 <HAL_GPIO_Init+0x1da>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a42      	ldr	r2, [pc, #264]	@ (8001d74 <HAL_GPIO_Init+0x2d8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d101      	bne.n	8001c72 <HAL_GPIO_Init+0x1d6>
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e006      	b.n	8001c80 <HAL_GPIO_Init+0x1e4>
 8001c72:	2305      	movs	r3, #5
 8001c74:	e004      	b.n	8001c80 <HAL_GPIO_Init+0x1e4>
 8001c76:	2302      	movs	r3, #2
 8001c78:	e002      	b.n	8001c80 <HAL_GPIO_Init+0x1e4>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_GPIO_Init+0x1e4>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	2103      	movs	r1, #3
 8001c84:	400a      	ands	r2, r1
 8001c86:	0092      	lsls	r2, r2, #2
 8001c88:	4093      	lsls	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c90:	4935      	ldr	r1, [pc, #212]	@ (8001d68 <HAL_GPIO_Init+0x2cc>)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	089b      	lsrs	r3, r3, #2
 8001c96:	3302      	adds	r3, #2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c9e:	4b36      	ldr	r3, [pc, #216]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	43da      	mvns	r2, r3
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	4013      	ands	r3, r2
 8001cac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	035b      	lsls	r3, r3, #13
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d003      	beq.n	8001cc2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	43da      	mvns	r2, r3
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	2380      	movs	r3, #128	@ 0x80
 8001cde:	039b      	lsls	r3, r3, #14
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d003      	beq.n	8001cec <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cec:	4b22      	ldr	r3, [pc, #136]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001cf2:	4b21      	ldr	r3, [pc, #132]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	2380      	movs	r3, #128	@ 0x80
 8001d08:	029b      	lsls	r3, r3, #10
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d16:	4b18      	ldr	r3, [pc, #96]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001d1c:	4b16      	ldr	r3, [pc, #88]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	43da      	mvns	r2, r3
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	2380      	movs	r3, #128	@ 0x80
 8001d32:	025b      	lsls	r3, r3, #9
 8001d34:	4013      	ands	r3, r2
 8001d36:	d003      	beq.n	8001d40 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d40:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	40da      	lsrs	r2, r3
 8001d54:	1e13      	subs	r3, r2, #0
 8001d56:	d000      	beq.n	8001d5a <HAL_GPIO_Init+0x2be>
 8001d58:	e6a8      	b.n	8001aac <HAL_GPIO_Init+0x10>
  } 
}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	46c0      	nop			@ (mov r8, r8)
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	b006      	add	sp, #24
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010000 	.word	0x40010000
 8001d6c:	48000400 	.word	0x48000400
 8001d70:	48000800 	.word	0x48000800
 8001d74:	48000c00 	.word	0x48000c00
 8001d78:	40010400 	.word	0x40010400

08001d7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e08f      	b.n	8001eae <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2241      	movs	r2, #65	@ 0x41
 8001d92:	5c9b      	ldrb	r3, [r3, r2]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d107      	bne.n	8001daa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2240      	movs	r2, #64	@ 0x40
 8001d9e:	2100      	movs	r1, #0
 8001da0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7ff fbd3 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2241      	movs	r2, #65	@ 0x41
 8001dae:	2124      	movs	r1, #36	@ 0x24
 8001db0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	438a      	bics	r2, r1
 8001dc0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	493b      	ldr	r1, [pc, #236]	@ (8001eb8 <HAL_I2C_Init+0x13c>)
 8001dcc:	400a      	ands	r2, r1
 8001dce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689a      	ldr	r2, [r3, #8]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4938      	ldr	r1, [pc, #224]	@ (8001ebc <HAL_I2C_Init+0x140>)
 8001ddc:	400a      	ands	r2, r1
 8001dde:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d108      	bne.n	8001dfa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2180      	movs	r1, #128	@ 0x80
 8001df2:	0209      	lsls	r1, r1, #8
 8001df4:	430a      	orrs	r2, r1
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	e007      	b.n	8001e0a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2184      	movs	r1, #132	@ 0x84
 8001e04:	0209      	lsls	r1, r1, #8
 8001e06:	430a      	orrs	r2, r1
 8001e08:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d109      	bne.n	8001e26 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	0109      	lsls	r1, r1, #4
 8001e20:	430a      	orrs	r2, r1
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	e007      	b.n	8001e36 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4923      	ldr	r1, [pc, #140]	@ (8001ec0 <HAL_I2C_Init+0x144>)
 8001e32:	400a      	ands	r2, r1
 8001e34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4920      	ldr	r1, [pc, #128]	@ (8001ec4 <HAL_I2C_Init+0x148>)
 8001e42:	430a      	orrs	r2, r1
 8001e44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68da      	ldr	r2, [r3, #12]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	491a      	ldr	r1, [pc, #104]	@ (8001ebc <HAL_I2C_Init+0x140>)
 8001e52:	400a      	ands	r2, r1
 8001e54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69d9      	ldr	r1, [r3, #28]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a1a      	ldr	r2, [r3, #32]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2241      	movs	r2, #65	@ 0x41
 8001e9a:	2120      	movs	r1, #32
 8001e9c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2242      	movs	r2, #66	@ 0x42
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	0018      	movs	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	b002      	add	sp, #8
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	46c0      	nop			@ (mov r8, r8)
 8001eb8:	f0ffffff 	.word	0xf0ffffff
 8001ebc:	ffff7fff 	.word	0xffff7fff
 8001ec0:	fffff7ff 	.word	0xfffff7ff
 8001ec4:	02008000 	.word	0x02008000

08001ec8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec8:	b590      	push	{r4, r7, lr}
 8001eca:	b089      	sub	sp, #36	@ 0x24
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	000c      	movs	r4, r1
 8001ed2:	0010      	movs	r0, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	230a      	movs	r3, #10
 8001ed8:	18fb      	adds	r3, r7, r3
 8001eda:	1c22      	adds	r2, r4, #0
 8001edc:	801a      	strh	r2, [r3, #0]
 8001ede:	2308      	movs	r3, #8
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	1c02      	adds	r2, r0, #0
 8001ee4:	801a      	strh	r2, [r3, #0]
 8001ee6:	1dbb      	adds	r3, r7, #6
 8001ee8:	1c0a      	adds	r2, r1, #0
 8001eea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2241      	movs	r2, #65	@ 0x41
 8001ef0:	5c9b      	ldrb	r3, [r3, r2]
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b20      	cmp	r3, #32
 8001ef6:	d000      	beq.n	8001efa <HAL_I2C_Mem_Read+0x32>
 8001ef8:	e110      	b.n	800211c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d004      	beq.n	8001f0a <HAL_I2C_Mem_Read+0x42>
 8001f00:	232c      	movs	r3, #44	@ 0x2c
 8001f02:	18fb      	adds	r3, r7, r3
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d105      	bne.n	8001f16 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2280      	movs	r2, #128	@ 0x80
 8001f0e:	0092      	lsls	r2, r2, #2
 8001f10:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e103      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2240      	movs	r2, #64	@ 0x40
 8001f1a:	5c9b      	ldrb	r3, [r3, r2]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d101      	bne.n	8001f24 <HAL_I2C_Mem_Read+0x5c>
 8001f20:	2302      	movs	r3, #2
 8001f22:	e0fc      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2240      	movs	r2, #64	@ 0x40
 8001f28:	2101      	movs	r1, #1
 8001f2a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f2c:	f7ff fcaa 	bl	8001884 <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f34:	2380      	movs	r3, #128	@ 0x80
 8001f36:	0219      	lsls	r1, r3, #8
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2319      	movs	r3, #25
 8001f40:	2201      	movs	r2, #1
 8001f42:	f000 f979 	bl	8002238 <I2C_WaitOnFlagUntilTimeout>
 8001f46:	1e03      	subs	r3, r0, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e0e7      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2241      	movs	r2, #65	@ 0x41
 8001f52:	2122      	movs	r1, #34	@ 0x22
 8001f54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2242      	movs	r2, #66	@ 0x42
 8001f5a:	2140      	movs	r1, #64	@ 0x40
 8001f5c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2200      	movs	r2, #0
 8001f62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	222c      	movs	r2, #44	@ 0x2c
 8001f6e:	18ba      	adds	r2, r7, r2
 8001f70:	8812      	ldrh	r2, [r2, #0]
 8001f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f7a:	1dbb      	adds	r3, r7, #6
 8001f7c:	881c      	ldrh	r4, [r3, #0]
 8001f7e:	2308      	movs	r3, #8
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	881a      	ldrh	r2, [r3, #0]
 8001f84:	230a      	movs	r3, #10
 8001f86:	18fb      	adds	r3, r7, r3
 8001f88:	8819      	ldrh	r1, [r3, #0]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	9301      	str	r3, [sp, #4]
 8001f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	0023      	movs	r3, r4
 8001f96:	f000 f8cb 	bl	8002130 <I2C_RequestMemoryRead>
 8001f9a:	1e03      	subs	r3, r0, #0
 8001f9c:	d005      	beq.n	8001faa <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2240      	movs	r2, #64	@ 0x40
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e0b9      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2bff      	cmp	r3, #255	@ 0xff
 8001fb2:	d911      	bls.n	8001fd8 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	045c      	lsls	r4, r3, #17
 8001fc4:	230a      	movs	r3, #10
 8001fc6:	18fb      	adds	r3, r7, r3
 8001fc8:	8819      	ldrh	r1, [r3, #0]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	4b56      	ldr	r3, [pc, #344]	@ (8002128 <HAL_I2C_Mem_Read+0x260>)
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	0023      	movs	r3, r4
 8001fd2:	f000 fb0b 	bl	80025ec <I2C_TransferConfig>
 8001fd6:	e012      	b.n	8001ffe <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	049c      	lsls	r4, r3, #18
 8001fec:	230a      	movs	r3, #10
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	8819      	ldrh	r1, [r3, #0]
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	4b4c      	ldr	r3, [pc, #304]	@ (8002128 <HAL_I2C_Mem_Read+0x260>)
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	0023      	movs	r3, r4
 8001ffa:	f000 faf7 	bl	80025ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	0013      	movs	r3, r2
 8002008:	2200      	movs	r2, #0
 800200a:	2104      	movs	r1, #4
 800200c:	f000 f914 	bl	8002238 <I2C_WaitOnFlagUntilTimeout>
 8002010:	1e03      	subs	r3, r0, #0
 8002012:	d001      	beq.n	8002018 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e082      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002034:	3b01      	subs	r3, #1
 8002036:	b29a      	uxth	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002040:	b29b      	uxth	r3, r3
 8002042:	3b01      	subs	r3, #1
 8002044:	b29a      	uxth	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800204e:	b29b      	uxth	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d03a      	beq.n	80020ca <HAL_I2C_Mem_Read+0x202>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002058:	2b00      	cmp	r3, #0
 800205a:	d136      	bne.n	80020ca <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800205c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	0013      	movs	r3, r2
 8002066:	2200      	movs	r2, #0
 8002068:	2180      	movs	r1, #128	@ 0x80
 800206a:	f000 f8e5 	bl	8002238 <I2C_WaitOnFlagUntilTimeout>
 800206e:	1e03      	subs	r3, r0, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e053      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800207a:	b29b      	uxth	r3, r3
 800207c:	2bff      	cmp	r3, #255	@ 0xff
 800207e:	d911      	bls.n	80020a4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800208a:	b2da      	uxtb	r2, r3
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	045c      	lsls	r4, r3, #17
 8002090:	230a      	movs	r3, #10
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	8819      	ldrh	r1, [r3, #0]
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	2300      	movs	r3, #0
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	0023      	movs	r3, r4
 800209e:	f000 faa5 	bl	80025ec <I2C_TransferConfig>
 80020a2:	e012      	b.n	80020ca <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	2380      	movs	r3, #128	@ 0x80
 80020b6:	049c      	lsls	r4, r3, #18
 80020b8:	230a      	movs	r3, #10
 80020ba:	18fb      	adds	r3, r7, r3
 80020bc:	8819      	ldrh	r1, [r3, #0]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	2300      	movs	r3, #0
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	0023      	movs	r3, r4
 80020c6:	f000 fa91 	bl	80025ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d194      	bne.n	8001ffe <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 f94a 	bl	8002374 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020e0:	1e03      	subs	r3, r0, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e01a      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2220      	movs	r2, #32
 80020ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	490c      	ldr	r1, [pc, #48]	@ (800212c <HAL_I2C_Mem_Read+0x264>)
 80020fc:	400a      	ands	r2, r1
 80020fe:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2241      	movs	r2, #65	@ 0x41
 8002104:	2120      	movs	r1, #32
 8002106:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2242      	movs	r2, #66	@ 0x42
 800210c:	2100      	movs	r1, #0
 800210e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2240      	movs	r2, #64	@ 0x40
 8002114:	2100      	movs	r1, #0
 8002116:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	e000      	b.n	800211e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800211c:	2302      	movs	r3, #2
  }
}
 800211e:	0018      	movs	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	b007      	add	sp, #28
 8002124:	bd90      	pop	{r4, r7, pc}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	80002400 	.word	0x80002400
 800212c:	fe00e800 	.word	0xfe00e800

08002130 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002130:	b5b0      	push	{r4, r5, r7, lr}
 8002132:	b086      	sub	sp, #24
 8002134:	af02      	add	r7, sp, #8
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	000c      	movs	r4, r1
 800213a:	0010      	movs	r0, r2
 800213c:	0019      	movs	r1, r3
 800213e:	250a      	movs	r5, #10
 8002140:	197b      	adds	r3, r7, r5
 8002142:	1c22      	adds	r2, r4, #0
 8002144:	801a      	strh	r2, [r3, #0]
 8002146:	2308      	movs	r3, #8
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	1c02      	adds	r2, r0, #0
 800214c:	801a      	strh	r2, [r3, #0]
 800214e:	1dbb      	adds	r3, r7, #6
 8002150:	1c0a      	adds	r2, r1, #0
 8002152:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002154:	1dbb      	adds	r3, r7, #6
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	197b      	adds	r3, r7, r5
 800215c:	8819      	ldrh	r1, [r3, #0]
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <I2C_RequestMemoryRead+0xc0>)
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	f000 fa41 	bl	80025ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800216a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800216c:	6a39      	ldr	r1, [r7, #32]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	0018      	movs	r0, r3
 8002172:	f000 f8b9 	bl	80022e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002176:	1e03      	subs	r3, r0, #0
 8002178:	d001      	beq.n	800217e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e033      	b.n	80021e6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800217e:	1dbb      	adds	r3, r7, #6
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d107      	bne.n	8002196 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002186:	2308      	movs	r3, #8
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	b2da      	uxtb	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	629a      	str	r2, [r3, #40]	@ 0x28
 8002194:	e019      	b.n	80021ca <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002196:	2308      	movs	r3, #8
 8002198:	18fb      	adds	r3, r7, r3
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	0a1b      	lsrs	r3, r3, #8
 800219e:	b29b      	uxth	r3, r3
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021aa:	6a39      	ldr	r1, [r7, #32]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	0018      	movs	r0, r3
 80021b0:	f000 f89a 	bl	80022e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80021b4:	1e03      	subs	r3, r0, #0
 80021b6:	d001      	beq.n	80021bc <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e014      	b.n	80021e6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021bc:	2308      	movs	r3, #8
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80021ca:	6a3a      	ldr	r2, [r7, #32]
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	0013      	movs	r3, r2
 80021d4:	2200      	movs	r2, #0
 80021d6:	2140      	movs	r1, #64	@ 0x40
 80021d8:	f000 f82e 	bl	8002238 <I2C_WaitOnFlagUntilTimeout>
 80021dc:	1e03      	subs	r3, r0, #0
 80021de:	d001      	beq.n	80021e4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	0018      	movs	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	b004      	add	sp, #16
 80021ec:	bdb0      	pop	{r4, r5, r7, pc}
 80021ee:	46c0      	nop			@ (mov r8, r8)
 80021f0:	80002000 	.word	0x80002000

080021f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	2202      	movs	r2, #2
 8002204:	4013      	ands	r3, r2
 8002206:	2b02      	cmp	r3, #2
 8002208:	d103      	bne.n	8002212 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2200      	movs	r2, #0
 8002210:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	2201      	movs	r2, #1
 800221a:	4013      	ands	r3, r2
 800221c:	2b01      	cmp	r3, #1
 800221e:	d007      	beq.n	8002230 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699a      	ldr	r2, [r3, #24]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2101      	movs	r1, #1
 800222c:	430a      	orrs	r2, r1
 800222e:	619a      	str	r2, [r3, #24]
  }
}
 8002230:	46c0      	nop			@ (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	b002      	add	sp, #8
 8002236:	bd80      	pop	{r7, pc}

08002238 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	1dfb      	adds	r3, r7, #7
 8002246:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002248:	e03a      	b.n	80022c0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	6839      	ldr	r1, [r7, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	0018      	movs	r0, r3
 8002252:	f000 f8d3 	bl	80023fc <I2C_IsErrorOccurred>
 8002256:	1e03      	subs	r3, r0, #0
 8002258:	d001      	beq.n	800225e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e040      	b.n	80022e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	3301      	adds	r3, #1
 8002262:	d02d      	beq.n	80022c0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002264:	f7ff fb0e 	bl	8001884 <HAL_GetTick>
 8002268:	0002      	movs	r2, r0
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	429a      	cmp	r2, r3
 8002272:	d302      	bcc.n	800227a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d122      	bne.n	80022c0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	4013      	ands	r3, r2
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	425a      	negs	r2, r3
 800228a:	4153      	adcs	r3, r2
 800228c:	b2db      	uxtb	r3, r3
 800228e:	001a      	movs	r2, r3
 8002290:	1dfb      	adds	r3, r7, #7
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d113      	bne.n	80022c0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229c:	2220      	movs	r2, #32
 800229e:	431a      	orrs	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2241      	movs	r2, #65	@ 0x41
 80022a8:	2120      	movs	r1, #32
 80022aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2242      	movs	r2, #66	@ 0x42
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2240      	movs	r2, #64	@ 0x40
 80022b8:	2100      	movs	r1, #0
 80022ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e00f      	b.n	80022e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	4013      	ands	r3, r2
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	425a      	negs	r2, r3
 80022d0:	4153      	adcs	r3, r2
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	001a      	movs	r2, r3
 80022d6:	1dfb      	adds	r3, r7, #7
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d0b5      	beq.n	800224a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	0018      	movs	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b004      	add	sp, #16
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80022f4:	e032      	b.n	800235c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	68b9      	ldr	r1, [r7, #8]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	0018      	movs	r0, r3
 80022fe:	f000 f87d 	bl	80023fc <I2C_IsErrorOccurred>
 8002302:	1e03      	subs	r3, r0, #0
 8002304:	d001      	beq.n	800230a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e030      	b.n	800236c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	3301      	adds	r3, #1
 800230e:	d025      	beq.n	800235c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002310:	f7ff fab8 	bl	8001884 <HAL_GetTick>
 8002314:	0002      	movs	r2, r0
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	429a      	cmp	r2, r3
 800231e:	d302      	bcc.n	8002326 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d11a      	bne.n	800235c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2202      	movs	r2, #2
 800232e:	4013      	ands	r3, r2
 8002330:	2b02      	cmp	r3, #2
 8002332:	d013      	beq.n	800235c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002338:	2220      	movs	r2, #32
 800233a:	431a      	orrs	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2241      	movs	r2, #65	@ 0x41
 8002344:	2120      	movs	r1, #32
 8002346:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2242      	movs	r2, #66	@ 0x42
 800234c:	2100      	movs	r1, #0
 800234e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2240      	movs	r2, #64	@ 0x40
 8002354:	2100      	movs	r1, #0
 8002356:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e007      	b.n	800236c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2202      	movs	r2, #2
 8002364:	4013      	ands	r3, r2
 8002366:	2b02      	cmp	r3, #2
 8002368:	d1c5      	bne.n	80022f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	0018      	movs	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	b004      	add	sp, #16
 8002372:	bd80      	pop	{r7, pc}

08002374 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002380:	e02f      	b.n	80023e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	0018      	movs	r0, r3
 800238a:	f000 f837 	bl	80023fc <I2C_IsErrorOccurred>
 800238e:	1e03      	subs	r3, r0, #0
 8002390:	d001      	beq.n	8002396 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e02d      	b.n	80023f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002396:	f7ff fa75 	bl	8001884 <HAL_GetTick>
 800239a:	0002      	movs	r2, r0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d302      	bcc.n	80023ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d11a      	bne.n	80023e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	2220      	movs	r2, #32
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b20      	cmp	r3, #32
 80023b8:	d013      	beq.n	80023e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	2220      	movs	r2, #32
 80023c0:	431a      	orrs	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2241      	movs	r2, #65	@ 0x41
 80023ca:	2120      	movs	r1, #32
 80023cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2242      	movs	r2, #66	@ 0x42
 80023d2:	2100      	movs	r1, #0
 80023d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2240      	movs	r2, #64	@ 0x40
 80023da:	2100      	movs	r1, #0
 80023dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e007      	b.n	80023f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2220      	movs	r2, #32
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b20      	cmp	r3, #32
 80023ee:	d1c8      	bne.n	8002382 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b004      	add	sp, #16
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	@ 0x28
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002408:	2327      	movs	r3, #39	@ 0x27
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	2210      	movs	r2, #16
 8002424:	4013      	ands	r3, r2
 8002426:	d100      	bne.n	800242a <I2C_IsErrorOccurred+0x2e>
 8002428:	e079      	b.n	800251e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2210      	movs	r2, #16
 8002430:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002432:	e057      	b.n	80024e4 <I2C_IsErrorOccurred+0xe8>
 8002434:	2227      	movs	r2, #39	@ 0x27
 8002436:	18bb      	adds	r3, r7, r2
 8002438:	18ba      	adds	r2, r7, r2
 800243a:	7812      	ldrb	r2, [r2, #0]
 800243c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	3301      	adds	r3, #1
 8002442:	d04f      	beq.n	80024e4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002444:	f7ff fa1e 	bl	8001884 <HAL_GetTick>
 8002448:	0002      	movs	r2, r0
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	429a      	cmp	r2, r3
 8002452:	d302      	bcc.n	800245a <I2C_IsErrorOccurred+0x5e>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d144      	bne.n	80024e4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	2380      	movs	r3, #128	@ 0x80
 8002462:	01db      	lsls	r3, r3, #7
 8002464:	4013      	ands	r3, r2
 8002466:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002468:	2013      	movs	r0, #19
 800246a:	183b      	adds	r3, r7, r0
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	2142      	movs	r1, #66	@ 0x42
 8002470:	5c52      	ldrb	r2, [r2, r1]
 8002472:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	2380      	movs	r3, #128	@ 0x80
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	401a      	ands	r2, r3
 8002480:	2380      	movs	r3, #128	@ 0x80
 8002482:	021b      	lsls	r3, r3, #8
 8002484:	429a      	cmp	r2, r3
 8002486:	d126      	bne.n	80024d6 <I2C_IsErrorOccurred+0xda>
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	01db      	lsls	r3, r3, #7
 800248e:	429a      	cmp	r2, r3
 8002490:	d021      	beq.n	80024d6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002492:	183b      	adds	r3, r7, r0
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b20      	cmp	r3, #32
 8002498:	d01d      	beq.n	80024d6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	01c9      	lsls	r1, r1, #7
 80024a8:	430a      	orrs	r2, r1
 80024aa:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80024ac:	f7ff f9ea 	bl	8001884 <HAL_GetTick>
 80024b0:	0003      	movs	r3, r0
 80024b2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024b4:	e00f      	b.n	80024d6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80024b6:	f7ff f9e5 	bl	8001884 <HAL_GetTick>
 80024ba:	0002      	movs	r2, r0
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b19      	cmp	r3, #25
 80024c2:	d908      	bls.n	80024d6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	2220      	movs	r2, #32
 80024c8:	4313      	orrs	r3, r2
 80024ca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80024cc:	2327      	movs	r3, #39	@ 0x27
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	2201      	movs	r2, #1
 80024d2:	701a      	strb	r2, [r3, #0]

              break;
 80024d4:	e006      	b.n	80024e4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	2220      	movs	r2, #32
 80024de:	4013      	ands	r3, r2
 80024e0:	2b20      	cmp	r3, #32
 80024e2:	d1e8      	bne.n	80024b6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2220      	movs	r2, #32
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b20      	cmp	r3, #32
 80024f0:	d004      	beq.n	80024fc <I2C_IsErrorOccurred+0x100>
 80024f2:	2327      	movs	r3, #39	@ 0x27
 80024f4:	18fb      	adds	r3, r7, r3
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d09b      	beq.n	8002434 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80024fc:	2327      	movs	r3, #39	@ 0x27
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2220      	movs	r2, #32
 800250c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	2204      	movs	r2, #4
 8002512:	4313      	orrs	r3, r2
 8002514:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002516:	2327      	movs	r3, #39	@ 0x27
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	2201      	movs	r2, #1
 800251c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	2380      	movs	r3, #128	@ 0x80
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4013      	ands	r3, r2
 800252e:	d00c      	beq.n	800254a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002530:	6a3b      	ldr	r3, [r7, #32]
 8002532:	2201      	movs	r2, #1
 8002534:	4313      	orrs	r3, r2
 8002536:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2280      	movs	r2, #128	@ 0x80
 800253e:	0052      	lsls	r2, r2, #1
 8002540:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002542:	2327      	movs	r3, #39	@ 0x27
 8002544:	18fb      	adds	r3, r7, r3
 8002546:	2201      	movs	r2, #1
 8002548:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	2380      	movs	r3, #128	@ 0x80
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	4013      	ands	r3, r2
 8002552:	d00c      	beq.n	800256e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002554:	6a3b      	ldr	r3, [r7, #32]
 8002556:	2208      	movs	r2, #8
 8002558:	4313      	orrs	r3, r2
 800255a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2280      	movs	r2, #128	@ 0x80
 8002562:	00d2      	lsls	r2, r2, #3
 8002564:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002566:	2327      	movs	r3, #39	@ 0x27
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	2380      	movs	r3, #128	@ 0x80
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4013      	ands	r3, r2
 8002576:	d00c      	beq.n	8002592 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	2202      	movs	r2, #2
 800257c:	4313      	orrs	r3, r2
 800257e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2280      	movs	r2, #128	@ 0x80
 8002586:	0092      	lsls	r2, r2, #2
 8002588:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800258a:	2327      	movs	r3, #39	@ 0x27
 800258c:	18fb      	adds	r3, r7, r3
 800258e:	2201      	movs	r2, #1
 8002590:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002592:	2327      	movs	r3, #39	@ 0x27
 8002594:	18fb      	adds	r3, r7, r3
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d01d      	beq.n	80025d8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	0018      	movs	r0, r3
 80025a0:	f7ff fe28 	bl	80021f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	490e      	ldr	r1, [pc, #56]	@ (80025e8 <I2C_IsErrorOccurred+0x1ec>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025b8:	6a3b      	ldr	r3, [r7, #32]
 80025ba:	431a      	orrs	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2241      	movs	r2, #65	@ 0x41
 80025c4:	2120      	movs	r1, #32
 80025c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2242      	movs	r2, #66	@ 0x42
 80025cc:	2100      	movs	r1, #0
 80025ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2240      	movs	r2, #64	@ 0x40
 80025d4:	2100      	movs	r1, #0
 80025d6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80025d8:	2327      	movs	r3, #39	@ 0x27
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	781b      	ldrb	r3, [r3, #0]
}
 80025de:	0018      	movs	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	b00a      	add	sp, #40	@ 0x28
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	fe00e800 	.word	0xfe00e800

080025ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	0008      	movs	r0, r1
 80025f6:	0011      	movs	r1, r2
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	240a      	movs	r4, #10
 80025fc:	193b      	adds	r3, r7, r4
 80025fe:	1c02      	adds	r2, r0, #0
 8002600:	801a      	strh	r2, [r3, #0]
 8002602:	2009      	movs	r0, #9
 8002604:	183b      	adds	r3, r7, r0
 8002606:	1c0a      	adds	r2, r1, #0
 8002608:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800260a:	193b      	adds	r3, r7, r4
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	059b      	lsls	r3, r3, #22
 8002610:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002612:	183b      	adds	r3, r7, r0
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	0419      	lsls	r1, r3, #16
 8002618:	23ff      	movs	r3, #255	@ 0xff
 800261a:	041b      	lsls	r3, r3, #16
 800261c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800261e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002626:	4313      	orrs	r3, r2
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	085b      	lsrs	r3, r3, #1
 800262c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002636:	0d51      	lsrs	r1, r2, #21
 8002638:	2280      	movs	r2, #128	@ 0x80
 800263a:	00d2      	lsls	r2, r2, #3
 800263c:	400a      	ands	r2, r1
 800263e:	4907      	ldr	r1, [pc, #28]	@ (800265c <I2C_TransferConfig+0x70>)
 8002640:	430a      	orrs	r2, r1
 8002642:	43d2      	mvns	r2, r2
 8002644:	401a      	ands	r2, r3
 8002646:	0011      	movs	r1, r2
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	430a      	orrs	r2, r1
 8002650:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002652:	46c0      	nop			@ (mov r8, r8)
 8002654:	46bd      	mov	sp, r7
 8002656:	b007      	add	sp, #28
 8002658:	bd90      	pop	{r4, r7, pc}
 800265a:	46c0      	nop			@ (mov r8, r8)
 800265c:	03ff63ff 	.word	0x03ff63ff

08002660 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2241      	movs	r2, #65	@ 0x41
 800266e:	5c9b      	ldrb	r3, [r3, r2]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b20      	cmp	r3, #32
 8002674:	d138      	bne.n	80026e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2240      	movs	r2, #64	@ 0x40
 800267a:	5c9b      	ldrb	r3, [r3, r2]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002680:	2302      	movs	r3, #2
 8002682:	e032      	b.n	80026ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2240      	movs	r2, #64	@ 0x40
 8002688:	2101      	movs	r1, #1
 800268a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2241      	movs	r2, #65	@ 0x41
 8002690:	2124      	movs	r1, #36	@ 0x24
 8002692:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2101      	movs	r1, #1
 80026a0:	438a      	bics	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4911      	ldr	r1, [pc, #68]	@ (80026f4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80026b0:	400a      	ands	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6819      	ldr	r1, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2101      	movs	r1, #1
 80026d0:	430a      	orrs	r2, r1
 80026d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2241      	movs	r2, #65	@ 0x41
 80026d8:	2120      	movs	r1, #32
 80026da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2240      	movs	r2, #64	@ 0x40
 80026e0:	2100      	movs	r1, #0
 80026e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	e000      	b.n	80026ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
  }
}
 80026ea:	0018      	movs	r0, r3
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b002      	add	sp, #8
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	ffffefff 	.word	0xffffefff

080026f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2241      	movs	r2, #65	@ 0x41
 8002706:	5c9b      	ldrb	r3, [r3, r2]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b20      	cmp	r3, #32
 800270c:	d139      	bne.n	8002782 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2240      	movs	r2, #64	@ 0x40
 8002712:	5c9b      	ldrb	r3, [r3, r2]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d101      	bne.n	800271c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002718:	2302      	movs	r3, #2
 800271a:	e033      	b.n	8002784 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2240      	movs	r2, #64	@ 0x40
 8002720:	2101      	movs	r1, #1
 8002722:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2241      	movs	r2, #65	@ 0x41
 8002728:	2124      	movs	r1, #36	@ 0x24
 800272a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2101      	movs	r1, #1
 8002738:	438a      	bics	r2, r1
 800273a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4a11      	ldr	r2, [pc, #68]	@ (800278c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002748:	4013      	ands	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	021b      	lsls	r3, r3, #8
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2101      	movs	r1, #1
 800276a:	430a      	orrs	r2, r1
 800276c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2241      	movs	r2, #65	@ 0x41
 8002772:	2120      	movs	r1, #32
 8002774:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2240      	movs	r2, #64	@ 0x40
 800277a:	2100      	movs	r1, #0
 800277c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e000      	b.n	8002784 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002782:	2302      	movs	r3, #2
  }
}
 8002784:	0018      	movs	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	b004      	add	sp, #16
 800278a:	bd80      	pop	{r7, pc}
 800278c:	fffff0ff 	.word	0xfffff0ff

08002790 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e301      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2201      	movs	r2, #1
 80027a8:	4013      	ands	r3, r2
 80027aa:	d100      	bne.n	80027ae <HAL_RCC_OscConfig+0x1e>
 80027ac:	e08d      	b.n	80028ca <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027ae:	4bc3      	ldr	r3, [pc, #780]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	220c      	movs	r2, #12
 80027b4:	4013      	ands	r3, r2
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d00e      	beq.n	80027d8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ba:	4bc0      	ldr	r3, [pc, #768]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	220c      	movs	r2, #12
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d116      	bne.n	80027f4 <HAL_RCC_OscConfig+0x64>
 80027c6:	4bbd      	ldr	r3, [pc, #756]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	2380      	movs	r3, #128	@ 0x80
 80027cc:	025b      	lsls	r3, r3, #9
 80027ce:	401a      	ands	r2, r3
 80027d0:	2380      	movs	r3, #128	@ 0x80
 80027d2:	025b      	lsls	r3, r3, #9
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d10d      	bne.n	80027f4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d8:	4bb8      	ldr	r3, [pc, #736]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	2380      	movs	r3, #128	@ 0x80
 80027de:	029b      	lsls	r3, r3, #10
 80027e0:	4013      	ands	r3, r2
 80027e2:	d100      	bne.n	80027e6 <HAL_RCC_OscConfig+0x56>
 80027e4:	e070      	b.n	80028c8 <HAL_RCC_OscConfig+0x138>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d000      	beq.n	80027f0 <HAL_RCC_OscConfig+0x60>
 80027ee:	e06b      	b.n	80028c8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e2d8      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d107      	bne.n	800280c <HAL_RCC_OscConfig+0x7c>
 80027fc:	4baf      	ldr	r3, [pc, #700]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4bae      	ldr	r3, [pc, #696]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002802:	2180      	movs	r1, #128	@ 0x80
 8002804:	0249      	lsls	r1, r1, #9
 8002806:	430a      	orrs	r2, r1
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	e02f      	b.n	800286c <HAL_RCC_OscConfig+0xdc>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10c      	bne.n	800282e <HAL_RCC_OscConfig+0x9e>
 8002814:	4ba9      	ldr	r3, [pc, #676]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	4ba8      	ldr	r3, [pc, #672]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800281a:	49a9      	ldr	r1, [pc, #676]	@ (8002ac0 <HAL_RCC_OscConfig+0x330>)
 800281c:	400a      	ands	r2, r1
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	4ba6      	ldr	r3, [pc, #664]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4ba5      	ldr	r3, [pc, #660]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002826:	49a7      	ldr	r1, [pc, #668]	@ (8002ac4 <HAL_RCC_OscConfig+0x334>)
 8002828:	400a      	ands	r2, r1
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	e01e      	b.n	800286c <HAL_RCC_OscConfig+0xdc>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b05      	cmp	r3, #5
 8002834:	d10e      	bne.n	8002854 <HAL_RCC_OscConfig+0xc4>
 8002836:	4ba1      	ldr	r3, [pc, #644]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	4ba0      	ldr	r3, [pc, #640]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800283c:	2180      	movs	r1, #128	@ 0x80
 800283e:	02c9      	lsls	r1, r1, #11
 8002840:	430a      	orrs	r2, r1
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	4b9d      	ldr	r3, [pc, #628]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b9c      	ldr	r3, [pc, #624]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800284a:	2180      	movs	r1, #128	@ 0x80
 800284c:	0249      	lsls	r1, r1, #9
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0xdc>
 8002854:	4b99      	ldr	r3, [pc, #612]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	4b98      	ldr	r3, [pc, #608]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800285a:	4999      	ldr	r1, [pc, #612]	@ (8002ac0 <HAL_RCC_OscConfig+0x330>)
 800285c:	400a      	ands	r2, r1
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	4b96      	ldr	r3, [pc, #600]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b95      	ldr	r3, [pc, #596]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002866:	4997      	ldr	r1, [pc, #604]	@ (8002ac4 <HAL_RCC_OscConfig+0x334>)
 8002868:	400a      	ands	r2, r1
 800286a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d014      	beq.n	800289e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002874:	f7ff f806 	bl	8001884 <HAL_GetTick>
 8002878:	0003      	movs	r3, r0
 800287a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800287e:	f7ff f801 	bl	8001884 <HAL_GetTick>
 8002882:	0002      	movs	r2, r0
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b64      	cmp	r3, #100	@ 0x64
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e28a      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002890:	4b8a      	ldr	r3, [pc, #552]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	029b      	lsls	r3, r3, #10
 8002898:	4013      	ands	r3, r2
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0xee>
 800289c:	e015      	b.n	80028ca <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289e:	f7fe fff1 	bl	8001884 <HAL_GetTick>
 80028a2:	0003      	movs	r3, r0
 80028a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028a8:	f7fe ffec 	bl	8001884 <HAL_GetTick>
 80028ac:	0002      	movs	r2, r0
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	@ 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e275      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	4b80      	ldr	r3, [pc, #512]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	2380      	movs	r3, #128	@ 0x80
 80028c0:	029b      	lsls	r3, r3, #10
 80028c2:	4013      	ands	r3, r2
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x118>
 80028c6:	e000      	b.n	80028ca <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2202      	movs	r2, #2
 80028d0:	4013      	ands	r3, r2
 80028d2:	d100      	bne.n	80028d6 <HAL_RCC_OscConfig+0x146>
 80028d4:	e069      	b.n	80029aa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028d6:	4b79      	ldr	r3, [pc, #484]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	220c      	movs	r2, #12
 80028dc:	4013      	ands	r3, r2
 80028de:	d00b      	beq.n	80028f8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80028e0:	4b76      	ldr	r3, [pc, #472]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	220c      	movs	r2, #12
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d11c      	bne.n	8002926 <HAL_RCC_OscConfig+0x196>
 80028ec:	4b73      	ldr	r3, [pc, #460]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	2380      	movs	r3, #128	@ 0x80
 80028f2:	025b      	lsls	r3, r3, #9
 80028f4:	4013      	ands	r3, r2
 80028f6:	d116      	bne.n	8002926 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f8:	4b70      	ldr	r3, [pc, #448]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2202      	movs	r2, #2
 80028fe:	4013      	ands	r3, r2
 8002900:	d005      	beq.n	800290e <HAL_RCC_OscConfig+0x17e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d001      	beq.n	800290e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e24b      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290e:	4b6b      	ldr	r3, [pc, #428]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	22f8      	movs	r2, #248	@ 0xf8
 8002914:	4393      	bics	r3, r2
 8002916:	0019      	movs	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	00da      	lsls	r2, r3, #3
 800291e:	4b67      	ldr	r3, [pc, #412]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002920:	430a      	orrs	r2, r1
 8002922:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002924:	e041      	b.n	80029aa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d024      	beq.n	8002978 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800292e:	4b63      	ldr	r3, [pc, #396]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4b62      	ldr	r3, [pc, #392]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002934:	2101      	movs	r1, #1
 8002936:	430a      	orrs	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293a:	f7fe ffa3 	bl	8001884 <HAL_GetTick>
 800293e:	0003      	movs	r3, r0
 8002940:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002944:	f7fe ff9e 	bl	8001884 <HAL_GetTick>
 8002948:	0002      	movs	r2, r0
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b02      	cmp	r3, #2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e227      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002956:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2202      	movs	r2, #2
 800295c:	4013      	ands	r3, r2
 800295e:	d0f1      	beq.n	8002944 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002960:	4b56      	ldr	r3, [pc, #344]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	22f8      	movs	r2, #248	@ 0xf8
 8002966:	4393      	bics	r3, r2
 8002968:	0019      	movs	r1, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	00da      	lsls	r2, r3, #3
 8002970:	4b52      	ldr	r3, [pc, #328]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002972:	430a      	orrs	r2, r1
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	e018      	b.n	80029aa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002978:	4b50      	ldr	r3, [pc, #320]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b4f      	ldr	r3, [pc, #316]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 800297e:	2101      	movs	r1, #1
 8002980:	438a      	bics	r2, r1
 8002982:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7fe ff7e 	bl	8001884 <HAL_GetTick>
 8002988:	0003      	movs	r3, r0
 800298a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298e:	f7fe ff79 	bl	8001884 <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e202      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a0:	4b46      	ldr	r3, [pc, #280]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2202      	movs	r2, #2
 80029a6:	4013      	ands	r3, r2
 80029a8:	d1f1      	bne.n	800298e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2208      	movs	r2, #8
 80029b0:	4013      	ands	r3, r2
 80029b2:	d036      	beq.n	8002a22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d019      	beq.n	80029f0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029bc:	4b3f      	ldr	r3, [pc, #252]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029c0:	4b3e      	ldr	r3, [pc, #248]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029c2:	2101      	movs	r1, #1
 80029c4:	430a      	orrs	r2, r1
 80029c6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c8:	f7fe ff5c 	bl	8001884 <HAL_GetTick>
 80029cc:	0003      	movs	r3, r0
 80029ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029d2:	f7fe ff57 	bl	8001884 <HAL_GetTick>
 80029d6:	0002      	movs	r2, r0
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1e0      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e4:	4b35      	ldr	r3, [pc, #212]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e8:	2202      	movs	r2, #2
 80029ea:	4013      	ands	r3, r2
 80029ec:	d0f1      	beq.n	80029d2 <HAL_RCC_OscConfig+0x242>
 80029ee:	e018      	b.n	8002a22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029f0:	4b32      	ldr	r3, [pc, #200]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029f4:	4b31      	ldr	r3, [pc, #196]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 80029f6:	2101      	movs	r1, #1
 80029f8:	438a      	bics	r2, r1
 80029fa:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fc:	f7fe ff42 	bl	8001884 <HAL_GetTick>
 8002a00:	0003      	movs	r3, r0
 8002a02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a06:	f7fe ff3d 	bl	8001884 <HAL_GetTick>
 8002a0a:	0002      	movs	r2, r0
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1c6      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a18:	4b28      	ldr	r3, [pc, #160]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d1f1      	bne.n	8002a06 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2204      	movs	r2, #4
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d100      	bne.n	8002a2e <HAL_RCC_OscConfig+0x29e>
 8002a2c:	e0b4      	b.n	8002b98 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a2e:	201f      	movs	r0, #31
 8002a30:	183b      	adds	r3, r7, r0
 8002a32:	2200      	movs	r2, #0
 8002a34:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a36:	4b21      	ldr	r3, [pc, #132]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002a38:	69da      	ldr	r2, [r3, #28]
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	055b      	lsls	r3, r3, #21
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d110      	bne.n	8002a64 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	4b1e      	ldr	r3, [pc, #120]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002a44:	69da      	ldr	r2, [r3, #28]
 8002a46:	4b1d      	ldr	r3, [pc, #116]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002a48:	2180      	movs	r1, #128	@ 0x80
 8002a4a:	0549      	lsls	r1, r1, #21
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	61da      	str	r2, [r3, #28]
 8002a50:	4b1a      	ldr	r3, [pc, #104]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002a52:	69da      	ldr	r2, [r3, #28]
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a5e:	183b      	adds	r3, r7, r0
 8002a60:	2201      	movs	r2, #1
 8002a62:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a64:	4b18      	ldr	r3, [pc, #96]	@ (8002ac8 <HAL_RCC_OscConfig+0x338>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	@ 0x80
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d11a      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a70:	4b15      	ldr	r3, [pc, #84]	@ (8002ac8 <HAL_RCC_OscConfig+0x338>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_RCC_OscConfig+0x338>)
 8002a76:	2180      	movs	r1, #128	@ 0x80
 8002a78:	0049      	lsls	r1, r1, #1
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7e:	f7fe ff01 	bl	8001884 <HAL_GetTick>
 8002a82:	0003      	movs	r3, r0
 8002a84:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a88:	f7fe fefc 	bl	8001884 <HAL_GetTick>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e185      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac8 <HAL_RCC_OscConfig+0x338>)
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	2380      	movs	r3, #128	@ 0x80
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d10e      	bne.n	8002acc <HAL_RCC_OscConfig+0x33c>
 8002aae:	4b03      	ldr	r3, [pc, #12]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002ab0:	6a1a      	ldr	r2, [r3, #32]
 8002ab2:	4b02      	ldr	r3, [pc, #8]	@ (8002abc <HAL_RCC_OscConfig+0x32c>)
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	621a      	str	r2, [r3, #32]
 8002aba:	e035      	b.n	8002b28 <HAL_RCC_OscConfig+0x398>
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	fffeffff 	.word	0xfffeffff
 8002ac4:	fffbffff 	.word	0xfffbffff
 8002ac8:	40007000 	.word	0x40007000
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCC_OscConfig+0x35e>
 8002ad4:	4bb6      	ldr	r3, [pc, #728]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002ad6:	6a1a      	ldr	r2, [r3, #32]
 8002ad8:	4bb5      	ldr	r3, [pc, #724]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002ada:	2101      	movs	r1, #1
 8002adc:	438a      	bics	r2, r1
 8002ade:	621a      	str	r2, [r3, #32]
 8002ae0:	4bb3      	ldr	r3, [pc, #716]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002ae2:	6a1a      	ldr	r2, [r3, #32]
 8002ae4:	4bb2      	ldr	r3, [pc, #712]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	438a      	bics	r2, r1
 8002aea:	621a      	str	r2, [r3, #32]
 8002aec:	e01c      	b.n	8002b28 <HAL_RCC_OscConfig+0x398>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b05      	cmp	r3, #5
 8002af4:	d10c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x380>
 8002af6:	4bae      	ldr	r3, [pc, #696]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002af8:	6a1a      	ldr	r2, [r3, #32]
 8002afa:	4bad      	ldr	r3, [pc, #692]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002afc:	2104      	movs	r1, #4
 8002afe:	430a      	orrs	r2, r1
 8002b00:	621a      	str	r2, [r3, #32]
 8002b02:	4bab      	ldr	r3, [pc, #684]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b04:	6a1a      	ldr	r2, [r3, #32]
 8002b06:	4baa      	ldr	r3, [pc, #680]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b08:	2101      	movs	r1, #1
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	621a      	str	r2, [r3, #32]
 8002b0e:	e00b      	b.n	8002b28 <HAL_RCC_OscConfig+0x398>
 8002b10:	4ba7      	ldr	r3, [pc, #668]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b12:	6a1a      	ldr	r2, [r3, #32]
 8002b14:	4ba6      	ldr	r3, [pc, #664]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b16:	2101      	movs	r1, #1
 8002b18:	438a      	bics	r2, r1
 8002b1a:	621a      	str	r2, [r3, #32]
 8002b1c:	4ba4      	ldr	r3, [pc, #656]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b1e:	6a1a      	ldr	r2, [r3, #32]
 8002b20:	4ba3      	ldr	r3, [pc, #652]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b22:	2104      	movs	r1, #4
 8002b24:	438a      	bics	r2, r1
 8002b26:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d014      	beq.n	8002b5a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b30:	f7fe fea8 	bl	8001884 <HAL_GetTick>
 8002b34:	0003      	movs	r3, r0
 8002b36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	e009      	b.n	8002b4e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe fea3 	bl	8001884 <HAL_GetTick>
 8002b3e:	0002      	movs	r2, r0
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	4a9b      	ldr	r2, [pc, #620]	@ (8002db4 <HAL_RCC_OscConfig+0x624>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e12b      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b4e:	4b98      	ldr	r3, [pc, #608]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b50:	6a1b      	ldr	r3, [r3, #32]
 8002b52:	2202      	movs	r2, #2
 8002b54:	4013      	ands	r3, r2
 8002b56:	d0f0      	beq.n	8002b3a <HAL_RCC_OscConfig+0x3aa>
 8002b58:	e013      	b.n	8002b82 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5a:	f7fe fe93 	bl	8001884 <HAL_GetTick>
 8002b5e:	0003      	movs	r3, r0
 8002b60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b62:	e009      	b.n	8002b78 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b64:	f7fe fe8e 	bl	8001884 <HAL_GetTick>
 8002b68:	0002      	movs	r2, r0
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	4a91      	ldr	r2, [pc, #580]	@ (8002db4 <HAL_RCC_OscConfig+0x624>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d901      	bls.n	8002b78 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e116      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b78:	4b8d      	ldr	r3, [pc, #564]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d1f0      	bne.n	8002b64 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b82:	231f      	movs	r3, #31
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d105      	bne.n	8002b98 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b8c:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b8e:	69da      	ldr	r2, [r3, #28]
 8002b90:	4b87      	ldr	r3, [pc, #540]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002b92:	4989      	ldr	r1, [pc, #548]	@ (8002db8 <HAL_RCC_OscConfig+0x628>)
 8002b94:	400a      	ands	r2, r1
 8002b96:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2210      	movs	r2, #16
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d063      	beq.n	8002c6a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d12a      	bne.n	8002c00 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002baa:	4b81      	ldr	r3, [pc, #516]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bae:	4b80      	ldr	r3, [pc, #512]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002bb6:	4b7e      	ldr	r3, [pc, #504]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bba:	4b7d      	ldr	r3, [pc, #500]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc2:	f7fe fe5f 	bl	8001884 <HAL_GetTick>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002bcc:	f7fe fe5a 	bl	8001884 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e0e3      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002bde:	4b74      	ldr	r3, [pc, #464]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002be2:	2202      	movs	r2, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	d0f1      	beq.n	8002bcc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002be8:	4b71      	ldr	r3, [pc, #452]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bec:	22f8      	movs	r2, #248	@ 0xf8
 8002bee:	4393      	bics	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	00da      	lsls	r2, r3, #3
 8002bf8:	4b6d      	ldr	r3, [pc, #436]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bfe:	e034      	b.n	8002c6a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	3305      	adds	r3, #5
 8002c06:	d111      	bne.n	8002c2c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c08:	4b69      	ldr	r3, [pc, #420]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0c:	4b68      	ldr	r3, [pc, #416]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c0e:	2104      	movs	r1, #4
 8002c10:	438a      	bics	r2, r1
 8002c12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c14:	4b66      	ldr	r3, [pc, #408]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c18:	22f8      	movs	r2, #248	@ 0xf8
 8002c1a:	4393      	bics	r3, r2
 8002c1c:	0019      	movs	r1, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	00da      	lsls	r2, r3, #3
 8002c24:	4b62      	ldr	r3, [pc, #392]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c26:	430a      	orrs	r2, r1
 8002c28:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c2a:	e01e      	b.n	8002c6a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c2c:	4b60      	ldr	r3, [pc, #384]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c30:	4b5f      	ldr	r3, [pc, #380]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c32:	2104      	movs	r1, #4
 8002c34:	430a      	orrs	r2, r1
 8002c36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002c38:	4b5d      	ldr	r3, [pc, #372]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c3c:	4b5c      	ldr	r3, [pc, #368]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c3e:	2101      	movs	r1, #1
 8002c40:	438a      	bics	r2, r1
 8002c42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c44:	f7fe fe1e 	bl	8001884 <HAL_GetTick>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c4e:	f7fe fe19 	bl	8001884 <HAL_GetTick>
 8002c52:	0002      	movs	r2, r0
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e0a2      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c60:	4b53      	ldr	r3, [pc, #332]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c64:	2202      	movs	r2, #2
 8002c66:	4013      	ands	r3, r2
 8002c68:	d1f1      	bne.n	8002c4e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d100      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4e4>
 8002c72:	e097      	b.n	8002da4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c74:	4b4e      	ldr	r3, [pc, #312]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	220c      	movs	r2, #12
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b08      	cmp	r3, #8
 8002c7e:	d100      	bne.n	8002c82 <HAL_RCC_OscConfig+0x4f2>
 8002c80:	e06b      	b.n	8002d5a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d14c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8a:	4b49      	ldr	r3, [pc, #292]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	4b48      	ldr	r3, [pc, #288]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002c90:	494a      	ldr	r1, [pc, #296]	@ (8002dbc <HAL_RCC_OscConfig+0x62c>)
 8002c92:	400a      	ands	r2, r1
 8002c94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c96:	f7fe fdf5 	bl	8001884 <HAL_GetTick>
 8002c9a:	0003      	movs	r3, r0
 8002c9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7fe fdf0 	bl	8001884 <HAL_GetTick>
 8002ca4:	0002      	movs	r2, r0
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e079      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cb2:	4b3f      	ldr	r3, [pc, #252]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	2380      	movs	r3, #128	@ 0x80
 8002cb8:	049b      	lsls	r3, r3, #18
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cbe:	4b3c      	ldr	r3, [pc, #240]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc2:	220f      	movs	r2, #15
 8002cc4:	4393      	bics	r3, r2
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ccc:	4b38      	ldr	r3, [pc, #224]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002cd2:	4b37      	ldr	r3, [pc, #220]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	4a3a      	ldr	r2, [pc, #232]	@ (8002dc0 <HAL_RCC_OscConfig+0x630>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	0019      	movs	r1, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	4b32      	ldr	r3, [pc, #200]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cec:	4b30      	ldr	r3, [pc, #192]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	4b2f      	ldr	r3, [pc, #188]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002cf2:	2180      	movs	r1, #128	@ 0x80
 8002cf4:	0449      	lsls	r1, r1, #17
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfa:	f7fe fdc3 	bl	8001884 <HAL_GetTick>
 8002cfe:	0003      	movs	r3, r0
 8002d00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d04:	f7fe fdbe 	bl	8001884 <HAL_GetTick>
 8002d08:	0002      	movs	r2, r0
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e047      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d16:	4b26      	ldr	r3, [pc, #152]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	2380      	movs	r3, #128	@ 0x80
 8002d1c:	049b      	lsls	r3, r3, #18
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x574>
 8002d22:	e03f      	b.n	8002da4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d24:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d2a:	4924      	ldr	r1, [pc, #144]	@ (8002dbc <HAL_RCC_OscConfig+0x62c>)
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d30:	f7fe fda8 	bl	8001884 <HAL_GetTick>
 8002d34:	0003      	movs	r3, r0
 8002d36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d3a:	f7fe fda3 	bl	8001884 <HAL_GetTick>
 8002d3e:	0002      	movs	r2, r0
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e02c      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d4c:	4b18      	ldr	r3, [pc, #96]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	049b      	lsls	r3, r3, #18
 8002d54:	4013      	ands	r3, r2
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_OscConfig+0x5aa>
 8002d58:	e024      	b.n	8002da4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e01f      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002d66:	4b12      	ldr	r3, [pc, #72]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002d6c:	4b10      	ldr	r3, [pc, #64]	@ (8002db0 <HAL_RCC_OscConfig+0x620>)
 8002d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d70:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	025b      	lsls	r3, r3, #9
 8002d78:	401a      	ands	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d10e      	bne.n	8002da0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	220f      	movs	r2, #15
 8002d86:	401a      	ands	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d107      	bne.n	8002da0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	23f0      	movs	r3, #240	@ 0xf0
 8002d94:	039b      	lsls	r3, r3, #14
 8002d96:	401a      	ands	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d001      	beq.n	8002da4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e000      	b.n	8002da6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	0018      	movs	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	b008      	add	sp, #32
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	40021000 	.word	0x40021000
 8002db4:	00001388 	.word	0x00001388
 8002db8:	efffffff 	.word	0xefffffff
 8002dbc:	feffffff 	.word	0xfeffffff
 8002dc0:	ffc2ffff 	.word	0xffc2ffff

08002dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e0b3      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd8:	4b5b      	ldr	r3, [pc, #364]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	4013      	ands	r3, r2
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d911      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de6:	4b58      	ldr	r3, [pc, #352]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2201      	movs	r2, #1
 8002dec:	4393      	bics	r3, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	4b55      	ldr	r3, [pc, #340]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df8:	4b53      	ldr	r3, [pc, #332]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4013      	ands	r3, r2
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d001      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e09a      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2202      	movs	r2, #2
 8002e10:	4013      	ands	r3, r2
 8002e12:	d015      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2204      	movs	r2, #4
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	d006      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e20:	685a      	ldr	r2, [r3, #4]
 8002e22:	4b4a      	ldr	r3, [pc, #296]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e24:	21e0      	movs	r1, #224	@ 0xe0
 8002e26:	00c9      	lsls	r1, r1, #3
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e2c:	4b47      	ldr	r3, [pc, #284]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	22f0      	movs	r2, #240	@ 0xf0
 8002e32:	4393      	bics	r3, r2
 8002e34:	0019      	movs	r1, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	4b44      	ldr	r3, [pc, #272]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2201      	movs	r2, #1
 8002e46:	4013      	ands	r3, r2
 8002e48:	d040      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d107      	bne.n	8002e62 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e52:	4b3e      	ldr	r3, [pc, #248]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	2380      	movs	r3, #128	@ 0x80
 8002e58:	029b      	lsls	r3, r3, #10
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d114      	bne.n	8002e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e06e      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d107      	bne.n	8002e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6a:	4b38      	ldr	r3, [pc, #224]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	2380      	movs	r3, #128	@ 0x80
 8002e70:	049b      	lsls	r3, r3, #18
 8002e72:	4013      	ands	r3, r2
 8002e74:	d108      	bne.n	8002e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e062      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7a:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	4013      	ands	r3, r2
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e05b      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e88:	4b30      	ldr	r3, [pc, #192]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	4393      	bics	r3, r2
 8002e90:	0019      	movs	r1, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	4b2d      	ldr	r3, [pc, #180]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e9c:	f7fe fcf2 	bl	8001884 <HAL_GetTick>
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea4:	e009      	b.n	8002eba <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea6:	f7fe fced 	bl	8001884 <HAL_GetTick>
 8002eaa:	0002      	movs	r2, r0
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	4a27      	ldr	r2, [pc, #156]	@ (8002f50 <HAL_RCC_ClockConfig+0x18c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e042      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eba:	4b24      	ldr	r3, [pc, #144]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	401a      	ands	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d1ec      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d211      	bcs.n	8002efe <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eda:	4b1b      	ldr	r3, [pc, #108]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	4393      	bics	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	4b18      	ldr	r3, [pc, #96]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eec:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <HAL_RCC_ClockConfig+0x184>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d001      	beq.n	8002efe <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e020      	b.n	8002f40 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2204      	movs	r2, #4
 8002f04:	4013      	ands	r3, r2
 8002f06:	d009      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f08:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4a11      	ldr	r2, [pc, #68]	@ (8002f54 <HAL_RCC_ClockConfig+0x190>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	0019      	movs	r1, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	4b0d      	ldr	r3, [pc, #52]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f1c:	f000 f820 	bl	8002f60 <HAL_RCC_GetSysClockFreq>
 8002f20:	0001      	movs	r1, r0
 8002f22:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <HAL_RCC_ClockConfig+0x188>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	091b      	lsrs	r3, r3, #4
 8002f28:	220f      	movs	r2, #15
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_ClockConfig+0x194>)
 8002f2e:	5cd3      	ldrb	r3, [r2, r3]
 8002f30:	000a      	movs	r2, r1
 8002f32:	40da      	lsrs	r2, r3
 8002f34:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <HAL_RCC_ClockConfig+0x198>)
 8002f36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f7fe fc5d 	bl	80017f8 <HAL_InitTick>
  
  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	0018      	movs	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b004      	add	sp, #16
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40022000 	.word	0x40022000
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	00001388 	.word	0x00001388
 8002f54:	fffff8ff 	.word	0xfffff8ff
 8002f58:	08003f6c 	.word	0x08003f6c
 8002f5c:	20000000 	.word	0x20000000

08002f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	2300      	movs	r3, #0
 8002f74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002f7a:	4b20      	ldr	r3, [pc, #128]	@ (8002ffc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	220c      	movs	r2, #12
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d002      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x30>
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d003      	beq.n	8002f96 <HAL_RCC_GetSysClockFreq+0x36>
 8002f8e:	e02c      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f90:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f92:	613b      	str	r3, [r7, #16]
      break;
 8002f94:	e02c      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	0c9b      	lsrs	r3, r3, #18
 8002f9a:	220f      	movs	r2, #15
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	4a19      	ldr	r2, [pc, #100]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002fa0:	5cd3      	ldrb	r3, [r2, r3]
 8002fa2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002fa4:	4b15      	ldr	r3, [pc, #84]	@ (8002ffc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa8:	220f      	movs	r2, #15
 8002faa:	4013      	ands	r3, r2
 8002fac:	4a16      	ldr	r2, [pc, #88]	@ (8003008 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002fae:	5cd3      	ldrb	r3, [r2, r3]
 8002fb0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	025b      	lsls	r3, r3, #9
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d009      	beq.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002fbc:	68b9      	ldr	r1, [r7, #8]
 8002fbe:	4810      	ldr	r0, [pc, #64]	@ (8003000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fc0:	f7fd f8a2 	bl	8000108 <__udivsi3>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	001a      	movs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4353      	muls	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
 8002fce:	e009      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	000a      	movs	r2, r1
 8002fd4:	0152      	lsls	r2, r2, #5
 8002fd6:	1a52      	subs	r2, r2, r1
 8002fd8:	0193      	lsls	r3, r2, #6
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	185b      	adds	r3, r3, r1
 8002fe0:	021b      	lsls	r3, r3, #8
 8002fe2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	613b      	str	r3, [r7, #16]
      break;
 8002fe8:	e002      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fea:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fec:	613b      	str	r3, [r7, #16]
      break;
 8002fee:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002ff0:	693b      	ldr	r3, [r7, #16]
}
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b006      	add	sp, #24
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	40021000 	.word	0x40021000
 8003000:	007a1200 	.word	0x007a1200
 8003004:	08003f7c 	.word	0x08003f7c
 8003008:	08003f8c 	.word	0x08003f8c

0800300c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	025b      	lsls	r3, r3, #9
 8003024:	4013      	ands	r3, r2
 8003026:	d100      	bne.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003028:	e08e      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800302a:	2017      	movs	r0, #23
 800302c:	183b      	adds	r3, r7, r0
 800302e:	2200      	movs	r2, #0
 8003030:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003032:	4b5f      	ldr	r3, [pc, #380]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003034:	69da      	ldr	r2, [r3, #28]
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	055b      	lsls	r3, r3, #21
 800303a:	4013      	ands	r3, r2
 800303c:	d110      	bne.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	4b5c      	ldr	r3, [pc, #368]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003040:	69da      	ldr	r2, [r3, #28]
 8003042:	4b5b      	ldr	r3, [pc, #364]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003044:	2180      	movs	r1, #128	@ 0x80
 8003046:	0549      	lsls	r1, r1, #21
 8003048:	430a      	orrs	r2, r1
 800304a:	61da      	str	r2, [r3, #28]
 800304c:	4b58      	ldr	r3, [pc, #352]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800304e:	69da      	ldr	r2, [r3, #28]
 8003050:	2380      	movs	r3, #128	@ 0x80
 8003052:	055b      	lsls	r3, r3, #21
 8003054:	4013      	ands	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800305a:	183b      	adds	r3, r7, r0
 800305c:	2201      	movs	r2, #1
 800305e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003060:	4b54      	ldr	r3, [pc, #336]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4013      	ands	r3, r2
 800306a:	d11a      	bne.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800306c:	4b51      	ldr	r3, [pc, #324]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b50      	ldr	r3, [pc, #320]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003072:	2180      	movs	r1, #128	@ 0x80
 8003074:	0049      	lsls	r1, r1, #1
 8003076:	430a      	orrs	r2, r1
 8003078:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800307a:	f7fe fc03 	bl	8001884 <HAL_GetTick>
 800307e:	0003      	movs	r3, r0
 8003080:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003082:	e008      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003084:	f7fe fbfe 	bl	8001884 <HAL_GetTick>
 8003088:	0002      	movs	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b64      	cmp	r3, #100	@ 0x64
 8003090:	d901      	bls.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e087      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003096:	4b47      	ldr	r3, [pc, #284]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	2380      	movs	r3, #128	@ 0x80
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	4013      	ands	r3, r2
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030a2:	4b43      	ldr	r3, [pc, #268]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030a4:	6a1a      	ldr	r2, [r3, #32]
 80030a6:	23c0      	movs	r3, #192	@ 0xc0
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d034      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	23c0      	movs	r3, #192	@ 0xc0
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4013      	ands	r3, r2
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d02c      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030c4:	4b3a      	ldr	r3, [pc, #232]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	4a3b      	ldr	r2, [pc, #236]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030ce:	4b38      	ldr	r3, [pc, #224]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030d0:	6a1a      	ldr	r2, [r3, #32]
 80030d2:	4b37      	ldr	r3, [pc, #220]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030d4:	2180      	movs	r1, #128	@ 0x80
 80030d6:	0249      	lsls	r1, r1, #9
 80030d8:	430a      	orrs	r2, r1
 80030da:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030dc:	4b34      	ldr	r3, [pc, #208]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030de:	6a1a      	ldr	r2, [r3, #32]
 80030e0:	4b33      	ldr	r3, [pc, #204]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030e2:	4936      	ldr	r1, [pc, #216]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80030e4:	400a      	ands	r2, r1
 80030e6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030e8:	4b31      	ldr	r3, [pc, #196]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2201      	movs	r2, #1
 80030f2:	4013      	ands	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f6:	f7fe fbc5 	bl	8001884 <HAL_GetTick>
 80030fa:	0003      	movs	r3, r0
 80030fc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fe:	e009      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7fe fbc0 	bl	8001884 <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	4a2d      	ldr	r2, [pc, #180]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e048      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003114:	4b26      	ldr	r3, [pc, #152]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	2202      	movs	r2, #2
 800311a:	4013      	ands	r3, r2
 800311c:	d0f0      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800311e:	4b24      	ldr	r3, [pc, #144]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	4a25      	ldr	r2, [pc, #148]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003124:	4013      	ands	r3, r2
 8003126:	0019      	movs	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4b20      	ldr	r3, [pc, #128]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800312e:	430a      	orrs	r2, r1
 8003130:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003132:	2317      	movs	r3, #23
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d105      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800313c:	4b1c      	ldr	r3, [pc, #112]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800313e:	69da      	ldr	r2, [r3, #28]
 8003140:	4b1b      	ldr	r3, [pc, #108]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003142:	4920      	ldr	r1, [pc, #128]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003144:	400a      	ands	r2, r1
 8003146:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2201      	movs	r2, #1
 800314e:	4013      	ands	r3, r2
 8003150:	d009      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003152:	4b17      	ldr	r3, [pc, #92]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	2203      	movs	r2, #3
 8003158:	4393      	bics	r3, r2
 800315a:	0019      	movs	r1, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003162:	430a      	orrs	r2, r1
 8003164:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2220      	movs	r2, #32
 800316c:	4013      	ands	r3, r2
 800316e:	d009      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003170:	4b0f      	ldr	r3, [pc, #60]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003174:	2210      	movs	r2, #16
 8003176:	4393      	bics	r3, r2
 8003178:	0019      	movs	r1, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	4b0c      	ldr	r3, [pc, #48]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003180:	430a      	orrs	r2, r1
 8003182:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	2380      	movs	r3, #128	@ 0x80
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4013      	ands	r3, r2
 800318e:	d009      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003190:	4b07      	ldr	r3, [pc, #28]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003194:	2240      	movs	r2, #64	@ 0x40
 8003196:	4393      	bics	r3, r2
 8003198:	0019      	movs	r1, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031a0:	430a      	orrs	r2, r1
 80031a2:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	0018      	movs	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	b006      	add	sp, #24
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	40021000 	.word	0x40021000
 80031b4:	40007000 	.word	0x40007000
 80031b8:	fffffcff 	.word	0xfffffcff
 80031bc:	fffeffff 	.word	0xfffeffff
 80031c0:	00001388 	.word	0x00001388
 80031c4:	efffffff 	.word	0xefffffff

080031c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e042      	b.n	8003260 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	223d      	movs	r2, #61	@ 0x3d
 80031de:	5c9b      	ldrb	r3, [r3, r2]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d107      	bne.n	80031f6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	223c      	movs	r2, #60	@ 0x3c
 80031ea:	2100      	movs	r1, #0
 80031ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7fe fa19 	bl	8001628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	223d      	movs	r2, #61	@ 0x3d
 80031fa:	2102      	movs	r1, #2
 80031fc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3304      	adds	r3, #4
 8003206:	0019      	movs	r1, r3
 8003208:	0010      	movs	r0, r2
 800320a:	f000 fb5b 	bl	80038c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2246      	movs	r2, #70	@ 0x46
 8003212:	2101      	movs	r1, #1
 8003214:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	223e      	movs	r2, #62	@ 0x3e
 800321a:	2101      	movs	r1, #1
 800321c:	5499      	strb	r1, [r3, r2]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	223f      	movs	r2, #63	@ 0x3f
 8003222:	2101      	movs	r1, #1
 8003224:	5499      	strb	r1, [r3, r2]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2240      	movs	r2, #64	@ 0x40
 800322a:	2101      	movs	r1, #1
 800322c:	5499      	strb	r1, [r3, r2]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2241      	movs	r2, #65	@ 0x41
 8003232:	2101      	movs	r1, #1
 8003234:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2242      	movs	r2, #66	@ 0x42
 800323a:	2101      	movs	r1, #1
 800323c:	5499      	strb	r1, [r3, r2]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2243      	movs	r2, #67	@ 0x43
 8003242:	2101      	movs	r1, #1
 8003244:	5499      	strb	r1, [r3, r2]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2244      	movs	r2, #68	@ 0x44
 800324a:	2101      	movs	r1, #1
 800324c:	5499      	strb	r1, [r3, r2]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2245      	movs	r2, #69	@ 0x45
 8003252:	2101      	movs	r1, #1
 8003254:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	223d      	movs	r2, #61	@ 0x3d
 800325a:	2101      	movs	r1, #1
 800325c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	0018      	movs	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	b002      	add	sp, #8
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	223d      	movs	r2, #61	@ 0x3d
 8003274:	5c9b      	ldrb	r3, [r3, r2]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b01      	cmp	r3, #1
 800327a:	d001      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e03b      	b.n	80032f8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	223d      	movs	r2, #61	@ 0x3d
 8003284:	2102      	movs	r1, #2
 8003286:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2101      	movs	r1, #1
 8003294:	430a      	orrs	r2, r1
 8003296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <HAL_TIM_Base_Start_IT+0x98>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00f      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x5a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	05db      	lsls	r3, r3, #23
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d009      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x5a>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a14      	ldr	r2, [pc, #80]	@ (8003304 <HAL_TIM_Base_Start_IT+0x9c>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d004      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x5a>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a12      	ldr	r2, [pc, #72]	@ (8003308 <HAL_TIM_Base_Start_IT+0xa0>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d111      	bne.n	80032e6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2207      	movs	r2, #7
 80032ca:	4013      	ands	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b06      	cmp	r3, #6
 80032d2:	d010      	beq.n	80032f6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2101      	movs	r1, #1
 80032e0:	430a      	orrs	r2, r1
 80032e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032e4:	e007      	b.n	80032f6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2101      	movs	r1, #1
 80032f2:	430a      	orrs	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	0018      	movs	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b004      	add	sp, #16
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40012c00 	.word	0x40012c00
 8003304:	40000400 	.word	0x40000400
 8003308:	40014000 	.word	0x40014000

0800330c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e042      	b.n	80033a4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	223d      	movs	r2, #61	@ 0x3d
 8003322:	5c9b      	ldrb	r3, [r3, r2]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d107      	bne.n	800333a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	223c      	movs	r2, #60	@ 0x3c
 800332e:	2100      	movs	r1, #0
 8003330:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	0018      	movs	r0, r3
 8003336:	f7fe f959 	bl	80015ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	223d      	movs	r2, #61	@ 0x3d
 800333e:	2102      	movs	r1, #2
 8003340:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3304      	adds	r3, #4
 800334a:	0019      	movs	r1, r3
 800334c:	0010      	movs	r0, r2
 800334e:	f000 fab9 	bl	80038c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2246      	movs	r2, #70	@ 0x46
 8003356:	2101      	movs	r1, #1
 8003358:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	223e      	movs	r2, #62	@ 0x3e
 800335e:	2101      	movs	r1, #1
 8003360:	5499      	strb	r1, [r3, r2]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	223f      	movs	r2, #63	@ 0x3f
 8003366:	2101      	movs	r1, #1
 8003368:	5499      	strb	r1, [r3, r2]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2240      	movs	r2, #64	@ 0x40
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2241      	movs	r2, #65	@ 0x41
 8003376:	2101      	movs	r1, #1
 8003378:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2242      	movs	r2, #66	@ 0x42
 800337e:	2101      	movs	r1, #1
 8003380:	5499      	strb	r1, [r3, r2]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2243      	movs	r2, #67	@ 0x43
 8003386:	2101      	movs	r1, #1
 8003388:	5499      	strb	r1, [r3, r2]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2244      	movs	r2, #68	@ 0x44
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2245      	movs	r2, #69	@ 0x45
 8003396:	2101      	movs	r1, #1
 8003398:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	223d      	movs	r2, #61	@ 0x3d
 800339e:	2101      	movs	r1, #1
 80033a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	0018      	movs	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b002      	add	sp, #8
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d108      	bne.n	80033ce <HAL_TIM_PWM_Start+0x22>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	223e      	movs	r2, #62	@ 0x3e
 80033c0:	5c9b      	ldrb	r3, [r3, r2]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	3b01      	subs	r3, #1
 80033c6:	1e5a      	subs	r2, r3, #1
 80033c8:	4193      	sbcs	r3, r2
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	e01f      	b.n	800340e <HAL_TIM_PWM_Start+0x62>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d108      	bne.n	80033e6 <HAL_TIM_PWM_Start+0x3a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	223f      	movs	r2, #63	@ 0x3f
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	1e5a      	subs	r2, r3, #1
 80033e0:	4193      	sbcs	r3, r2
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	e013      	b.n	800340e <HAL_TIM_PWM_Start+0x62>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d108      	bne.n	80033fe <HAL_TIM_PWM_Start+0x52>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2240      	movs	r2, #64	@ 0x40
 80033f0:	5c9b      	ldrb	r3, [r3, r2]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	3b01      	subs	r3, #1
 80033f6:	1e5a      	subs	r2, r3, #1
 80033f8:	4193      	sbcs	r3, r2
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	e007      	b.n	800340e <HAL_TIM_PWM_Start+0x62>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2241      	movs	r2, #65	@ 0x41
 8003402:	5c9b      	ldrb	r3, [r3, r2]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	3b01      	subs	r3, #1
 8003408:	1e5a      	subs	r2, r3, #1
 800340a:	4193      	sbcs	r3, r2
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e074      	b.n	8003500 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d104      	bne.n	8003426 <HAL_TIM_PWM_Start+0x7a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	223e      	movs	r2, #62	@ 0x3e
 8003420:	2102      	movs	r1, #2
 8003422:	5499      	strb	r1, [r3, r2]
 8003424:	e013      	b.n	800344e <HAL_TIM_PWM_Start+0xa2>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b04      	cmp	r3, #4
 800342a:	d104      	bne.n	8003436 <HAL_TIM_PWM_Start+0x8a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	223f      	movs	r2, #63	@ 0x3f
 8003430:	2102      	movs	r1, #2
 8003432:	5499      	strb	r1, [r3, r2]
 8003434:	e00b      	b.n	800344e <HAL_TIM_PWM_Start+0xa2>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b08      	cmp	r3, #8
 800343a:	d104      	bne.n	8003446 <HAL_TIM_PWM_Start+0x9a>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2240      	movs	r2, #64	@ 0x40
 8003440:	2102      	movs	r1, #2
 8003442:	5499      	strb	r1, [r3, r2]
 8003444:	e003      	b.n	800344e <HAL_TIM_PWM_Start+0xa2>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2241      	movs	r2, #65	@ 0x41
 800344a:	2102      	movs	r1, #2
 800344c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6839      	ldr	r1, [r7, #0]
 8003454:	2201      	movs	r2, #1
 8003456:	0018      	movs	r0, r3
 8003458:	f000 fcbe 	bl	8003dd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a29      	ldr	r2, [pc, #164]	@ (8003508 <HAL_TIM_PWM_Start+0x15c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d00e      	beq.n	8003484 <HAL_TIM_PWM_Start+0xd8>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a28      	ldr	r2, [pc, #160]	@ (800350c <HAL_TIM_PWM_Start+0x160>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d009      	beq.n	8003484 <HAL_TIM_PWM_Start+0xd8>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a26      	ldr	r2, [pc, #152]	@ (8003510 <HAL_TIM_PWM_Start+0x164>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d004      	beq.n	8003484 <HAL_TIM_PWM_Start+0xd8>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a25      	ldr	r2, [pc, #148]	@ (8003514 <HAL_TIM_PWM_Start+0x168>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d101      	bne.n	8003488 <HAL_TIM_PWM_Start+0xdc>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_TIM_PWM_Start+0xde>
 8003488:	2300      	movs	r3, #0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d008      	beq.n	80034a0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2180      	movs	r1, #128	@ 0x80
 800349a:	0209      	lsls	r1, r1, #8
 800349c:	430a      	orrs	r2, r1
 800349e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a18      	ldr	r2, [pc, #96]	@ (8003508 <HAL_TIM_PWM_Start+0x15c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00f      	beq.n	80034ca <HAL_TIM_PWM_Start+0x11e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	2380      	movs	r3, #128	@ 0x80
 80034b0:	05db      	lsls	r3, r3, #23
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d009      	beq.n	80034ca <HAL_TIM_PWM_Start+0x11e>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a17      	ldr	r2, [pc, #92]	@ (8003518 <HAL_TIM_PWM_Start+0x16c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d004      	beq.n	80034ca <HAL_TIM_PWM_Start+0x11e>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a11      	ldr	r2, [pc, #68]	@ (800350c <HAL_TIM_PWM_Start+0x160>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d111      	bne.n	80034ee <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	2207      	movs	r2, #7
 80034d2:	4013      	ands	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2b06      	cmp	r3, #6
 80034da:	d010      	beq.n	80034fe <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2101      	movs	r1, #1
 80034e8:	430a      	orrs	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ec:	e007      	b.n	80034fe <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2101      	movs	r1, #1
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b004      	add	sp, #16
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40012c00 	.word	0x40012c00
 800350c:	40014000 	.word	0x40014000
 8003510:	40014400 	.word	0x40014400
 8003514:	40014800 	.word	0x40014800
 8003518:	40000400 	.word	0x40000400

0800351c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2202      	movs	r2, #2
 8003538:	4013      	ands	r3, r2
 800353a:	d021      	beq.n	8003580 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2202      	movs	r2, #2
 8003540:	4013      	ands	r3, r2
 8003542:	d01d      	beq.n	8003580 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2203      	movs	r2, #3
 800354a:	4252      	negs	r2, r2
 800354c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	2203      	movs	r2, #3
 800355c:	4013      	ands	r3, r2
 800355e:	d004      	beq.n	800356a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	0018      	movs	r0, r3
 8003564:	f000 f996 	bl	8003894 <HAL_TIM_IC_CaptureCallback>
 8003568:	e007      	b.n	800357a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	0018      	movs	r0, r3
 800356e:	f000 f989 	bl	8003884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	0018      	movs	r0, r3
 8003576:	f000 f995 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2204      	movs	r2, #4
 8003584:	4013      	ands	r3, r2
 8003586:	d022      	beq.n	80035ce <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2204      	movs	r2, #4
 800358c:	4013      	ands	r3, r2
 800358e:	d01e      	beq.n	80035ce <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2205      	movs	r2, #5
 8003596:	4252      	negs	r2, r2
 8003598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2202      	movs	r2, #2
 800359e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	23c0      	movs	r3, #192	@ 0xc0
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4013      	ands	r3, r2
 80035ac:	d004      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	0018      	movs	r0, r3
 80035b2:	f000 f96f 	bl	8003894 <HAL_TIM_IC_CaptureCallback>
 80035b6:	e007      	b.n	80035c8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 f962 	bl	8003884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	0018      	movs	r0, r3
 80035c4:	f000 f96e 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2208      	movs	r2, #8
 80035d2:	4013      	ands	r3, r2
 80035d4:	d021      	beq.n	800361a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2208      	movs	r2, #8
 80035da:	4013      	ands	r3, r2
 80035dc:	d01d      	beq.n	800361a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2209      	movs	r2, #9
 80035e4:	4252      	negs	r2, r2
 80035e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2204      	movs	r2, #4
 80035ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	2203      	movs	r2, #3
 80035f6:	4013      	ands	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	0018      	movs	r0, r3
 80035fe:	f000 f949 	bl	8003894 <HAL_TIM_IC_CaptureCallback>
 8003602:	e007      	b.n	8003614 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	0018      	movs	r0, r3
 8003608:	f000 f93c 	bl	8003884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	0018      	movs	r0, r3
 8003610:	f000 f948 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2210      	movs	r2, #16
 800361e:	4013      	ands	r3, r2
 8003620:	d022      	beq.n	8003668 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2210      	movs	r2, #16
 8003626:	4013      	ands	r3, r2
 8003628:	d01e      	beq.n	8003668 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2211      	movs	r2, #17
 8003630:	4252      	negs	r2, r2
 8003632:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2208      	movs	r2, #8
 8003638:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	69da      	ldr	r2, [r3, #28]
 8003640:	23c0      	movs	r3, #192	@ 0xc0
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4013      	ands	r3, r2
 8003646:	d004      	beq.n	8003652 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	0018      	movs	r0, r3
 800364c:	f000 f922 	bl	8003894 <HAL_TIM_IC_CaptureCallback>
 8003650:	e007      	b.n	8003662 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	0018      	movs	r0, r3
 8003656:	f000 f915 	bl	8003884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	0018      	movs	r0, r3
 800365e:	f000 f921 	bl	80038a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	2201      	movs	r2, #1
 800366c:	4013      	ands	r3, r2
 800366e:	d00c      	beq.n	800368a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	4013      	ands	r3, r2
 8003676:	d008      	beq.n	800368a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2202      	movs	r2, #2
 800367e:	4252      	negs	r2, r2
 8003680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	0018      	movs	r0, r3
 8003686:	f7fd fef7 	bl	8001478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2280      	movs	r2, #128	@ 0x80
 800368e:	4013      	ands	r3, r2
 8003690:	d00c      	beq.n	80036ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2280      	movs	r2, #128	@ 0x80
 8003696:	4013      	ands	r3, r2
 8003698:	d008      	beq.n	80036ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2281      	movs	r2, #129	@ 0x81
 80036a0:	4252      	negs	r2, r2
 80036a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	0018      	movs	r0, r3
 80036a8:	f000 fc20 	bl	8003eec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2240      	movs	r2, #64	@ 0x40
 80036b0:	4013      	ands	r3, r2
 80036b2:	d00c      	beq.n	80036ce <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2240      	movs	r2, #64	@ 0x40
 80036b8:	4013      	ands	r3, r2
 80036ba:	d008      	beq.n	80036ce <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2241      	movs	r2, #65	@ 0x41
 80036c2:	4252      	negs	r2, r2
 80036c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	0018      	movs	r0, r3
 80036ca:	f000 f8f3 	bl	80038b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2220      	movs	r2, #32
 80036d2:	4013      	ands	r3, r2
 80036d4:	d00c      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	4013      	ands	r3, r2
 80036dc:	d008      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2221      	movs	r2, #33	@ 0x21
 80036e4:	4252      	negs	r2, r2
 80036e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	0018      	movs	r0, r3
 80036ec:	f000 fbf6 	bl	8003edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036f0:	46c0      	nop			@ (mov r8, r8)
 80036f2:	46bd      	mov	sp, r7
 80036f4:	b004      	add	sp, #16
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003704:	2317      	movs	r3, #23
 8003706:	18fb      	adds	r3, r7, r3
 8003708:	2200      	movs	r2, #0
 800370a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	223c      	movs	r2, #60	@ 0x3c
 8003710:	5c9b      	ldrb	r3, [r3, r2]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003716:	2302      	movs	r3, #2
 8003718:	e0ad      	b.n	8003876 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	223c      	movs	r2, #60	@ 0x3c
 800371e:	2101      	movs	r1, #1
 8003720:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b0c      	cmp	r3, #12
 8003726:	d100      	bne.n	800372a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003728:	e076      	b.n	8003818 <HAL_TIM_PWM_ConfigChannel+0x120>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b0c      	cmp	r3, #12
 800372e:	d900      	bls.n	8003732 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003730:	e095      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d04e      	beq.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b08      	cmp	r3, #8
 800373c:	d900      	bls.n	8003740 <HAL_TIM_PWM_ConfigChannel+0x48>
 800373e:	e08e      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b04      	cmp	r3, #4
 800374a:	d021      	beq.n	8003790 <HAL_TIM_PWM_ConfigChannel+0x98>
 800374c:	e087      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	0011      	movs	r1, r2
 8003756:	0018      	movs	r0, r3
 8003758:	f000 f942 	bl	80039e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699a      	ldr	r2, [r3, #24]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2108      	movs	r1, #8
 8003768:	430a      	orrs	r2, r1
 800376a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	699a      	ldr	r2, [r3, #24]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2104      	movs	r1, #4
 8003778:	438a      	bics	r2, r1
 800377a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6999      	ldr	r1, [r3, #24]
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	619a      	str	r2, [r3, #24]
      break;
 800378e:	e06b      	b.n	8003868 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	0011      	movs	r1, r2
 8003798:	0018      	movs	r0, r3
 800379a:	f000 f9a9 	bl	8003af0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	699a      	ldr	r2, [r3, #24]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2180      	movs	r1, #128	@ 0x80
 80037aa:	0109      	lsls	r1, r1, #4
 80037ac:	430a      	orrs	r2, r1
 80037ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699a      	ldr	r2, [r3, #24]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4931      	ldr	r1, [pc, #196]	@ (8003880 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80037bc:	400a      	ands	r2, r1
 80037be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6999      	ldr	r1, [r3, #24]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	021a      	lsls	r2, r3, #8
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	619a      	str	r2, [r3, #24]
      break;
 80037d4:	e048      	b.n	8003868 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	0011      	movs	r1, r2
 80037de:	0018      	movs	r0, r3
 80037e0:	f000 fa0a 	bl	8003bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69da      	ldr	r2, [r3, #28]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2108      	movs	r1, #8
 80037f0:	430a      	orrs	r2, r1
 80037f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	69da      	ldr	r2, [r3, #28]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2104      	movs	r1, #4
 8003800:	438a      	bics	r2, r1
 8003802:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	69d9      	ldr	r1, [r3, #28]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	61da      	str	r2, [r3, #28]
      break;
 8003816:	e027      	b.n	8003868 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	0011      	movs	r1, r2
 8003820:	0018      	movs	r0, r3
 8003822:	f000 fa6f 	bl	8003d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	69da      	ldr	r2, [r3, #28]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2180      	movs	r1, #128	@ 0x80
 8003832:	0109      	lsls	r1, r1, #4
 8003834:	430a      	orrs	r2, r1
 8003836:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69da      	ldr	r2, [r3, #28]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	490f      	ldr	r1, [pc, #60]	@ (8003880 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003844:	400a      	ands	r2, r1
 8003846:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	69d9      	ldr	r1, [r3, #28]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	021a      	lsls	r2, r3, #8
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	61da      	str	r2, [r3, #28]
      break;
 800385c:	e004      	b.n	8003868 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800385e:	2317      	movs	r3, #23
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	2201      	movs	r2, #1
 8003864:	701a      	strb	r2, [r3, #0]
      break;
 8003866:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	223c      	movs	r2, #60	@ 0x3c
 800386c:	2100      	movs	r1, #0
 800386e:	5499      	strb	r1, [r3, r2]

  return status;
 8003870:	2317      	movs	r3, #23
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	781b      	ldrb	r3, [r3, #0]
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b006      	add	sp, #24
 800387c:	bd80      	pop	{r7, pc}
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	fffffbff 	.word	0xfffffbff

08003884 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800388c:	46c0      	nop			@ (mov r8, r8)
 800388e:	46bd      	mov	sp, r7
 8003890:	b002      	add	sp, #8
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800389c:	46c0      	nop			@ (mov r8, r8)
 800389e:	46bd      	mov	sp, r7
 80038a0:	b002      	add	sp, #8
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038ac:	46c0      	nop			@ (mov r8, r8)
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b002      	add	sp, #8
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038bc:	46c0      	nop			@ (mov r8, r8)
 80038be:	46bd      	mov	sp, r7
 80038c0:	b002      	add	sp, #8
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a3b      	ldr	r2, [pc, #236]	@ (80039c4 <TIM_Base_SetConfig+0x100>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d008      	beq.n	80038ee <TIM_Base_SetConfig+0x2a>
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	2380      	movs	r3, #128	@ 0x80
 80038e0:	05db      	lsls	r3, r3, #23
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d003      	beq.n	80038ee <TIM_Base_SetConfig+0x2a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a37      	ldr	r2, [pc, #220]	@ (80039c8 <TIM_Base_SetConfig+0x104>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d108      	bne.n	8003900 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2270      	movs	r2, #112	@ 0x70
 80038f2:	4393      	bics	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a30      	ldr	r2, [pc, #192]	@ (80039c4 <TIM_Base_SetConfig+0x100>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d018      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	2380      	movs	r3, #128	@ 0x80
 800390c:	05db      	lsls	r3, r3, #23
 800390e:	429a      	cmp	r2, r3
 8003910:	d013      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a2c      	ldr	r2, [pc, #176]	@ (80039c8 <TIM_Base_SetConfig+0x104>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00f      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a2b      	ldr	r2, [pc, #172]	@ (80039cc <TIM_Base_SetConfig+0x108>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00b      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a2a      	ldr	r2, [pc, #168]	@ (80039d0 <TIM_Base_SetConfig+0x10c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <TIM_Base_SetConfig+0x110>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d003      	beq.n	800393a <TIM_Base_SetConfig+0x76>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a28      	ldr	r2, [pc, #160]	@ (80039d8 <TIM_Base_SetConfig+0x114>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d108      	bne.n	800394c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	4a27      	ldr	r2, [pc, #156]	@ (80039dc <TIM_Base_SetConfig+0x118>)
 800393e:	4013      	ands	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2280      	movs	r2, #128	@ 0x80
 8003950:	4393      	bics	r3, r2
 8003952:	001a      	movs	r2, r3
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	4313      	orrs	r3, r2
 800395a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	689a      	ldr	r2, [r3, #8]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a13      	ldr	r2, [pc, #76]	@ (80039c4 <TIM_Base_SetConfig+0x100>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d00b      	beq.n	8003992 <TIM_Base_SetConfig+0xce>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a14      	ldr	r2, [pc, #80]	@ (80039d0 <TIM_Base_SetConfig+0x10c>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d007      	beq.n	8003992 <TIM_Base_SetConfig+0xce>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a13      	ldr	r2, [pc, #76]	@ (80039d4 <TIM_Base_SetConfig+0x110>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d003      	beq.n	8003992 <TIM_Base_SetConfig+0xce>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a12      	ldr	r2, [pc, #72]	@ (80039d8 <TIM_Base_SetConfig+0x114>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d103      	bne.n	800399a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	691a      	ldr	r2, [r3, #16]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	2201      	movs	r2, #1
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d106      	bne.n	80039ba <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	2201      	movs	r2, #1
 80039b2:	4393      	bics	r3, r2
 80039b4:	001a      	movs	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	611a      	str	r2, [r3, #16]
  }
}
 80039ba:	46c0      	nop			@ (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b004      	add	sp, #16
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	40012c00 	.word	0x40012c00
 80039c8:	40000400 	.word	0x40000400
 80039cc:	40002000 	.word	0x40002000
 80039d0:	40014000 	.word	0x40014000
 80039d4:	40014400 	.word	0x40014400
 80039d8:	40014800 	.word	0x40014800
 80039dc:	fffffcff 	.word	0xfffffcff

080039e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	2201      	movs	r2, #1
 80039f6:	4393      	bics	r3, r2
 80039f8:	001a      	movs	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2270      	movs	r2, #112	@ 0x70
 8003a0e:	4393      	bics	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2203      	movs	r2, #3
 8003a16:	4393      	bics	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	2202      	movs	r2, #2
 8003a28:	4393      	bics	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a27      	ldr	r2, [pc, #156]	@ (8003ad8 <TIM_OC1_SetConfig+0xf8>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00b      	beq.n	8003a56 <TIM_OC1_SetConfig+0x76>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a26      	ldr	r2, [pc, #152]	@ (8003adc <TIM_OC1_SetConfig+0xfc>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d007      	beq.n	8003a56 <TIM_OC1_SetConfig+0x76>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a25      	ldr	r2, [pc, #148]	@ (8003ae0 <TIM_OC1_SetConfig+0x100>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d003      	beq.n	8003a56 <TIM_OC1_SetConfig+0x76>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a24      	ldr	r2, [pc, #144]	@ (8003ae4 <TIM_OC1_SetConfig+0x104>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d10c      	bne.n	8003a70 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2208      	movs	r2, #8
 8003a5a:	4393      	bics	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2204      	movs	r2, #4
 8003a6c:	4393      	bics	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a19      	ldr	r2, [pc, #100]	@ (8003ad8 <TIM_OC1_SetConfig+0xf8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00b      	beq.n	8003a90 <TIM_OC1_SetConfig+0xb0>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a18      	ldr	r2, [pc, #96]	@ (8003adc <TIM_OC1_SetConfig+0xfc>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <TIM_OC1_SetConfig+0xb0>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a17      	ldr	r2, [pc, #92]	@ (8003ae0 <TIM_OC1_SetConfig+0x100>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d003      	beq.n	8003a90 <TIM_OC1_SetConfig+0xb0>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a16      	ldr	r2, [pc, #88]	@ (8003ae4 <TIM_OC1_SetConfig+0x104>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d111      	bne.n	8003ab4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4a15      	ldr	r2, [pc, #84]	@ (8003ae8 <TIM_OC1_SetConfig+0x108>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	4a14      	ldr	r2, [pc, #80]	@ (8003aec <TIM_OC1_SetConfig+0x10c>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	621a      	str	r2, [r3, #32]
}
 8003ace:	46c0      	nop			@ (mov r8, r8)
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b006      	add	sp, #24
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			@ (mov r8, r8)
 8003ad8:	40012c00 	.word	0x40012c00
 8003adc:	40014000 	.word	0x40014000
 8003ae0:	40014400 	.word	0x40014400
 8003ae4:	40014800 	.word	0x40014800
 8003ae8:	fffffeff 	.word	0xfffffeff
 8003aec:	fffffdff 	.word	0xfffffdff

08003af0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	2210      	movs	r2, #16
 8003b06:	4393      	bics	r3, r2
 8003b08:	001a      	movs	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8003bd8 <TIM_OC2_SetConfig+0xe8>)
 8003b1e:	4013      	ands	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4a2d      	ldr	r2, [pc, #180]	@ (8003bdc <TIM_OC2_SetConfig+0xec>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	021b      	lsls	r3, r3, #8
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	4393      	bics	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a24      	ldr	r2, [pc, #144]	@ (8003be0 <TIM_OC2_SetConfig+0xf0>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d10d      	bne.n	8003b6e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2280      	movs	r2, #128	@ 0x80
 8003b56:	4393      	bics	r3, r2
 8003b58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2240      	movs	r2, #64	@ 0x40
 8003b6a:	4393      	bics	r3, r2
 8003b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a1b      	ldr	r2, [pc, #108]	@ (8003be0 <TIM_OC2_SetConfig+0xf0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00b      	beq.n	8003b8e <TIM_OC2_SetConfig+0x9e>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a1a      	ldr	r2, [pc, #104]	@ (8003be4 <TIM_OC2_SetConfig+0xf4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d007      	beq.n	8003b8e <TIM_OC2_SetConfig+0x9e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a19      	ldr	r2, [pc, #100]	@ (8003be8 <TIM_OC2_SetConfig+0xf8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <TIM_OC2_SetConfig+0x9e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a18      	ldr	r2, [pc, #96]	@ (8003bec <TIM_OC2_SetConfig+0xfc>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d113      	bne.n	8003bb6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4a17      	ldr	r2, [pc, #92]	@ (8003bf0 <TIM_OC2_SetConfig+0x100>)
 8003b92:	4013      	ands	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	4a16      	ldr	r2, [pc, #88]	@ (8003bf4 <TIM_OC2_SetConfig+0x104>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	621a      	str	r2, [r3, #32]
}
 8003bd0:	46c0      	nop			@ (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b006      	add	sp, #24
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	ffff8fff 	.word	0xffff8fff
 8003bdc:	fffffcff 	.word	0xfffffcff
 8003be0:	40012c00 	.word	0x40012c00
 8003be4:	40014000 	.word	0x40014000
 8003be8:	40014400 	.word	0x40014400
 8003bec:	40014800 	.word	0x40014800
 8003bf0:	fffffbff 	.word	0xfffffbff
 8003bf4:	fffff7ff 	.word	0xfffff7ff

08003bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	4a33      	ldr	r2, [pc, #204]	@ (8003cdc <TIM_OC3_SetConfig+0xe4>)
 8003c0e:	401a      	ands	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2270      	movs	r2, #112	@ 0x70
 8003c24:	4393      	bics	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	4393      	bics	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ce0 <TIM_OC3_SetConfig+0xe8>)
 8003c3e:	4013      	ands	r3, r2
 8003c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	021b      	lsls	r3, r3, #8
 8003c48:	697a      	ldr	r2, [r7, #20]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a24      	ldr	r2, [pc, #144]	@ (8003ce4 <TIM_OC3_SetConfig+0xec>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d10d      	bne.n	8003c72 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	4a23      	ldr	r2, [pc, #140]	@ (8003ce8 <TIM_OC3_SetConfig+0xf0>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003cec <TIM_OC3_SetConfig+0xf4>)
 8003c6e:	4013      	ands	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce4 <TIM_OC3_SetConfig+0xec>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d00b      	beq.n	8003c92 <TIM_OC3_SetConfig+0x9a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cf0 <TIM_OC3_SetConfig+0xf8>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d007      	beq.n	8003c92 <TIM_OC3_SetConfig+0x9a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a1b      	ldr	r2, [pc, #108]	@ (8003cf4 <TIM_OC3_SetConfig+0xfc>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d003      	beq.n	8003c92 <TIM_OC3_SetConfig+0x9a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8003cf8 <TIM_OC3_SetConfig+0x100>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d113      	bne.n	8003cba <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	4a19      	ldr	r2, [pc, #100]	@ (8003cfc <TIM_OC3_SetConfig+0x104>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	4a18      	ldr	r2, [pc, #96]	@ (8003d00 <TIM_OC3_SetConfig+0x108>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	621a      	str	r2, [r3, #32]
}
 8003cd4:	46c0      	nop			@ (mov r8, r8)
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b006      	add	sp, #24
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	fffffeff 	.word	0xfffffeff
 8003ce0:	fffffdff 	.word	0xfffffdff
 8003ce4:	40012c00 	.word	0x40012c00
 8003ce8:	fffff7ff 	.word	0xfffff7ff
 8003cec:	fffffbff 	.word	0xfffffbff
 8003cf0:	40014000 	.word	0x40014000
 8003cf4:	40014400 	.word	0x40014400
 8003cf8:	40014800 	.word	0x40014800
 8003cfc:	ffffefff 	.word	0xffffefff
 8003d00:	ffffdfff 	.word	0xffffdfff

08003d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	4a26      	ldr	r2, [pc, #152]	@ (8003db4 <TIM_OC4_SetConfig+0xb0>)
 8003d1a:	401a      	ands	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	4a22      	ldr	r2, [pc, #136]	@ (8003db8 <TIM_OC4_SetConfig+0xb4>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4a21      	ldr	r2, [pc, #132]	@ (8003dbc <TIM_OC4_SetConfig+0xb8>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <TIM_OC4_SetConfig+0xbc>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	031b      	lsls	r3, r3, #12
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a19      	ldr	r2, [pc, #100]	@ (8003dc4 <TIM_OC4_SetConfig+0xc0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d00b      	beq.n	8003d7c <TIM_OC4_SetConfig+0x78>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a18      	ldr	r2, [pc, #96]	@ (8003dc8 <TIM_OC4_SetConfig+0xc4>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d007      	beq.n	8003d7c <TIM_OC4_SetConfig+0x78>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a17      	ldr	r2, [pc, #92]	@ (8003dcc <TIM_OC4_SetConfig+0xc8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_OC4_SetConfig+0x78>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a16      	ldr	r2, [pc, #88]	@ (8003dd0 <TIM_OC4_SetConfig+0xcc>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d109      	bne.n	8003d90 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	4a15      	ldr	r2, [pc, #84]	@ (8003dd4 <TIM_OC4_SetConfig+0xd0>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	019b      	lsls	r3, r3, #6
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	621a      	str	r2, [r3, #32]
}
 8003daa:	46c0      	nop			@ (mov r8, r8)
 8003dac:	46bd      	mov	sp, r7
 8003dae:	b006      	add	sp, #24
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	46c0      	nop			@ (mov r8, r8)
 8003db4:	ffffefff 	.word	0xffffefff
 8003db8:	ffff8fff 	.word	0xffff8fff
 8003dbc:	fffffcff 	.word	0xfffffcff
 8003dc0:	ffffdfff 	.word	0xffffdfff
 8003dc4:	40012c00 	.word	0x40012c00
 8003dc8:	40014000 	.word	0x40014000
 8003dcc:	40014400 	.word	0x40014400
 8003dd0:	40014800 	.word	0x40014800
 8003dd4:	ffffbfff 	.word	0xffffbfff

08003dd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	221f      	movs	r2, #31
 8003de8:	4013      	ands	r3, r2
 8003dea:	2201      	movs	r2, #1
 8003dec:	409a      	lsls	r2, r3
 8003dee:	0013      	movs	r3, r2
 8003df0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	43d2      	mvns	r2, r2
 8003dfa:	401a      	ands	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a1a      	ldr	r2, [r3, #32]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	211f      	movs	r1, #31
 8003e08:	400b      	ands	r3, r1
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	4099      	lsls	r1, r3
 8003e0e:	000b      	movs	r3, r1
 8003e10:	431a      	orrs	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	621a      	str	r2, [r3, #32]
}
 8003e16:	46c0      	nop			@ (mov r8, r8)
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b006      	add	sp, #24
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	223c      	movs	r2, #60	@ 0x3c
 8003e2e:	5c9b      	ldrb	r3, [r3, r2]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e047      	b.n	8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	223c      	movs	r2, #60	@ 0x3c
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	223d      	movs	r2, #61	@ 0x3d
 8003e44:	2102      	movs	r1, #2
 8003e46:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2270      	movs	r2, #112	@ 0x70
 8003e5c:	4393      	bics	r3, r2
 8003e5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a16      	ldr	r2, [pc, #88]	@ (8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d00f      	beq.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	2380      	movs	r3, #128	@ 0x80
 8003e82:	05db      	lsls	r3, r3, #23
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d009      	beq.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a11      	ldr	r2, [pc, #68]	@ (8003ed4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d004      	beq.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a10      	ldr	r2, [pc, #64]	@ (8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d10c      	bne.n	8003eb6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2280      	movs	r2, #128	@ 0x80
 8003ea0:	4393      	bics	r3, r2
 8003ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	223d      	movs	r2, #61	@ 0x3d
 8003eba:	2101      	movs	r1, #1
 8003ebc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	223c      	movs	r2, #60	@ 0x3c
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	0018      	movs	r0, r3
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b004      	add	sp, #16
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40012c00 	.word	0x40012c00
 8003ed4:	40000400 	.word	0x40000400
 8003ed8:	40014000 	.word	0x40014000

08003edc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ee4:	46c0      	nop			@ (mov r8, r8)
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b002      	add	sp, #8
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ef4:	46c0      	nop			@ (mov r8, r8)
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	b002      	add	sp, #8
 8003efa:	bd80      	pop	{r7, pc}

08003efc <memset>:
 8003efc:	0003      	movs	r3, r0
 8003efe:	1882      	adds	r2, r0, r2
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d100      	bne.n	8003f06 <memset+0xa>
 8003f04:	4770      	bx	lr
 8003f06:	7019      	strb	r1, [r3, #0]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	e7f9      	b.n	8003f00 <memset+0x4>

08003f0c <__libc_init_array>:
 8003f0c:	b570      	push	{r4, r5, r6, lr}
 8003f0e:	2600      	movs	r6, #0
 8003f10:	4c0c      	ldr	r4, [pc, #48]	@ (8003f44 <__libc_init_array+0x38>)
 8003f12:	4d0d      	ldr	r5, [pc, #52]	@ (8003f48 <__libc_init_array+0x3c>)
 8003f14:	1b64      	subs	r4, r4, r5
 8003f16:	10a4      	asrs	r4, r4, #2
 8003f18:	42a6      	cmp	r6, r4
 8003f1a:	d109      	bne.n	8003f30 <__libc_init_array+0x24>
 8003f1c:	2600      	movs	r6, #0
 8003f1e:	f000 f819 	bl	8003f54 <_init>
 8003f22:	4c0a      	ldr	r4, [pc, #40]	@ (8003f4c <__libc_init_array+0x40>)
 8003f24:	4d0a      	ldr	r5, [pc, #40]	@ (8003f50 <__libc_init_array+0x44>)
 8003f26:	1b64      	subs	r4, r4, r5
 8003f28:	10a4      	asrs	r4, r4, #2
 8003f2a:	42a6      	cmp	r6, r4
 8003f2c:	d105      	bne.n	8003f3a <__libc_init_array+0x2e>
 8003f2e:	bd70      	pop	{r4, r5, r6, pc}
 8003f30:	00b3      	lsls	r3, r6, #2
 8003f32:	58eb      	ldr	r3, [r5, r3]
 8003f34:	4798      	blx	r3
 8003f36:	3601      	adds	r6, #1
 8003f38:	e7ee      	b.n	8003f18 <__libc_init_array+0xc>
 8003f3a:	00b3      	lsls	r3, r6, #2
 8003f3c:	58eb      	ldr	r3, [r5, r3]
 8003f3e:	4798      	blx	r3
 8003f40:	3601      	adds	r6, #1
 8003f42:	e7f2      	b.n	8003f2a <__libc_init_array+0x1e>
 8003f44:	08003f9c 	.word	0x08003f9c
 8003f48:	08003f9c 	.word	0x08003f9c
 8003f4c:	08003fa0 	.word	0x08003fa0
 8003f50:	08003f9c 	.word	0x08003f9c

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	46c0      	nop			@ (mov r8, r8)
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
