//! **************************************************************************
// Written by: Map P.28xd on Tue Oct 07 20:27:01 2014
//! **************************************************************************

SCHEMATIC START;
NET
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I"
        USELOWSKEWLINES;
COMP "VGA_HSYNC" LOCATE = SITE "N6" LEVEL 1;
COMP "VGA_VSYNC" LOCATE = SITE "P7" LEVEL 1;
COMP "GCLK" LOCATE = SITE "V10" LEVEL 1;
COMP "VGA_RED<0>" LOCATE = SITE "U7" LEVEL 1;
COMP "VGA_RED<1>" LOCATE = SITE "V7" LEVEL 1;
COMP "VGA_RED<2>" LOCATE = SITE "N7" LEVEL 1;
COMP "VGA_BLUE<0>" LOCATE = SITE "R7" LEVEL 1;
COMP "VGA_BLUE<1>" LOCATE = SITE "T7" LEVEL 1;
COMP "JA<0>" LOCATE = SITE "T12" LEVEL 1;
COMP "JA<1>" LOCATE = SITE "V12" LEVEL 1;
COMP "JA<2>" LOCATE = SITE "N10" LEVEL 1;
COMP "JA<3>" LOCATE = SITE "P11" LEVEL 1;
COMP "JA<4>" LOCATE = SITE "M10" LEVEL 1;
COMP "JA<5>" LOCATE = SITE "N9" LEVEL 1;
COMP "JA<6>" LOCATE = SITE "U11" LEVEL 1;
COMP "JA<7>" LOCATE = SITE "V11" LEVEL 1;
COMP "RESET" LOCATE = SITE "B8" LEVEL 1;
COMP "RS232_Uart_1_sout" LOCATE = SITE "N18" LEVEL 1;
COMP "VGA_GREEN<0>" LOCATE = SITE "P8" LEVEL 1;
COMP "VGA_GREEN<1>" LOCATE = SITE "T6" LEVEL 1;
COMP "VGA_GREEN<2>" LOCATE = SITE "V6" LEVEL 1;
COMP "RS232_Uart_1_sin" LOCATE = SITE "N17" LEVEL 1;
COMP "Push_Buttons_4Bits_TRI_I<0>" LOCATE = SITE "A8" LEVEL 1;
COMP "Push_Buttons_4Bits_TRI_I<1>" LOCATE = SITE "C4" LEVEL 1;
COMP "Push_Buttons_4Bits_TRI_I<2>" LOCATE = SITE "C9" LEVEL 1;
COMP "Push_Buttons_4Bits_TRI_I<3>" LOCATE = SITE "D9" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<0>" LOCATE = SITE "T10" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<5>" LOCATE = SITE "U8" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<6>" LOCATE = SITE "V8" LEVEL 1;
COMP "DIP_Switches_8Bits_TRI_I<7>" LOCATE = SITE "T5" LEVEL 1;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_0_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_0" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_0_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_0" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_1_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_1" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_1_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_1" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_2_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_2" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_2_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_2" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_3_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_3" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_3_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_3" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_4_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_4" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_4_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_4" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_5_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_5" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_5_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_5" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_6_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_6" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_6_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_6" PINNAME CLKB;
PIN bram_block_0/bram_block_0/ramb16bwer_7_pins<28> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_7" PINNAME CLKA;
PIN bram_block_0/bram_block_0/ramb16bwer_7_pins<29> = BEL
        "bram_block_0/bram_block_0/ramb16bwer_7" PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I4/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I4/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I2/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I2/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I5/Using_DSP48A.P_plus_C_Mode.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I5/Using_DSP48A.P_plus_C_Mode.DSP48A_I1"
        PINNAME CLK;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1" PINNAME O;
PIN
        clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<1>
        = BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST"
        PINNAME CLKFB;
TIMEGRP clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        PIN "bram_block_0/bram_block_0/ramb16bwer_0_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_0_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_1_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_1_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_2_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_2_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_3_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_3_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_4_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_4_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_5_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_5_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_6_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_6_pins<29>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_7_pins<28>" PIN
        "bram_block_0/bram_block_0/ramb16bwer_7_pins<29>" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_Data_In_3" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_Data_In_2"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_Data_In_1"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_Data_In_0"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/GPIO_DBus_i_30"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/GPIO_DBus_i_28"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/GPIO_DBus_i_29"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/GPIO_DBus_i_31"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/bus2ip_reset" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_rdack_i_D1" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_wrack_i_D1" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_OE_3" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_OE_2" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_OE_1" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_OE_0" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/iGPIO_xferAck" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/gpio_core_1/gpio_xferAck_Reg"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_data_i_D1_31" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_data_i_D1_30" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_data_i_D1_29" BEL
        "Push_Buttons_4Bits/Push_Buttons_4Bits/ip2bus_data_i_D1_28" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_7" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_7"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_6"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_6"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_5"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_4"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_3"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_3"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_2"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_2"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_1"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_1"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_Data_In_0"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/Mshreg_gpio_Data_In_0"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_24"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_25"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_26"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_27"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_28"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_29"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_30"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/GPIO_DBus_i_31"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/bus2ip_reset" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_rdack_i_D1" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_wrack_i_D1" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_7" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_6" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_5" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_4" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_3" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_2" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_1" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_OE_0" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/iGPIO_xferAck" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/gpio_core_1/gpio_xferAck_Reg"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_31" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_30" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_29" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_28" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_27" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_26" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_25" BEL
        "DIP_Switches_8Bits/DIP_Switches_8Bits/ip2bus_data_i_D1_24" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[6].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_pipe_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/Mshreg_mem_div_delay_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_addsub_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_addsub_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_div_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_div_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Sign_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Sign_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mul_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_mul_op_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Res_Type_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_4_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Mshreg_Use_FPU.mem_Exp_Res_4_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Trace_Delay_Slot_early"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/using_Imm"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/fpu_started"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/sleep_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_end"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Write_FPU_result"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/d_AS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/swx_ready"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_1st_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_start_div"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/MEM_AddSub_Inc_Exp_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_SNanA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_SNanB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_ZeroA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_ZeroB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Normal_Res_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Normal_Res_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_next_sub"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_stop_Detected"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_eq_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_lt_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_gt_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_8"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.mem_access" BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARADDR_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WDATA_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WSTRB_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WSTRB_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WSTRB_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WSTRB_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Using_Ext_Databus.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mul_first"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.fpu_first"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Reverse_Mem_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_BYTE_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Select_Logic"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/jump2_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Not_FPU_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/load_Store_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/is_swx_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/byte_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/doublet_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Start_FPU_i"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext8"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Sext16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PCMP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRxxx_Instr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_FSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Not_Barrel_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/take_Break_2nd_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/writing"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/MSRclr_Instr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/msrxxx_write_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_D_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_R_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_34"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_33"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.lower_res_sticky"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I4/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I2/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Using_DSP48A.dsp_module_I5/Using_DSP48A.P_plus_C_Mode.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_add_mant_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_AddOrSub_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_34"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_33"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_34"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_33"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_cond_2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_cond_2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_cond_2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_ones"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_round_up_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_NanA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_NanB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_QNanA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_QNanB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_DeNormA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_DeNormB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_InfA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_InfB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_absAgtB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_add_mant_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mts_fsr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_fpu_cmp_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_un_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_add_op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_cmp_op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_sub_op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_addsub_sel_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mul_op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_div_op_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_float_operation_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_SignB_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_SignA_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fsr_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fsr_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fsr_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fsr_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fsr_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Normal_Res_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_absAsubB_2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Sign_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FSR_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FSR_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FSR_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FSR_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FSR_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_addsub_zero_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Sign_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_mant_res_5_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_inc_exp_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/WB_FPU_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Res_Type_5_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_Exp_Res_5_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/Reset_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_as" BEL
        "bram_cntlr_1/bram_cntlr_1/Sl_Rdy" BEL
        "bram_cntlr_1/bram_cntlr_1/lmb_as" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_as" BEL
        "bram_cntlr_0/bram_cntlr_0/Sl_Rdy" BEL
        "bram_cntlr_0/bram_cntlr_0/lmb_as" BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/enable_interrupts" BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL "debug_module_0/debug_module_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1"
        BEL
        "debug_module_0/debug_module_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module_0/debug_module_0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_7" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_6" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_5" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_4" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_3" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_2" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_1" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In_0" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31" BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "axi_gpio_0/axi_gpio_0/bus2ip_reset" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1" BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_7" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_6" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_5" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_4" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_3" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_2" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_1" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_0" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_7" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_6" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_5" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_4" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_3" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_2" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_1" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_OE_0" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck" BEL
        "axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_xferAck_Reg" BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_31" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_30" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_29" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_28" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_27" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_26" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_25" BEL
        "axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1_24" BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113/SP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113/DP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113/SP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM113/DP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71/SP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM71/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" PIN
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<1>";
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
TIMEGRP clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX = BEL
        "clock_generator_0/clock_generator_0/DCM0_CLKFX_BUFG_INST" BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/s_ready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/b_pipe/s_ready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/s_ready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_pipe_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/b_pipe/state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/b_pipe/state_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data2_36"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/storage_data1_36"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/w_pipe/state_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/ar_pipe/state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/ar_pipe/state_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/aw_pipe/state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/aw_pipe/state_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/reset"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[31]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/Mshreg_line_reg[31]_color_5"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].bramX/BRAM_TDP_MACRO_inst/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/vsync_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/vsync_reg"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_enable"
        BEL "axi_lite_slave_0/axi_lite_slave_0/mem1/write_reg" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/rvalid_reg" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/ready_reg" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[1].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[2].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[3].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[4].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/curr_bram_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[5].pixelrow_bramX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_err_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_color_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[0]_enable"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/line_controller0/vga_counter1/yplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/vga_counter1/yplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/vga_counter1/yplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/vga_counter1/yplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/vga_counter1/yplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/xplusone_reg_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/vga_counter1/yplusone_reg_12"
        BEL "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/y_reg_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/vga1/x_reg_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y0_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_x1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_y1_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_color_7"
        BEL "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/done_reg" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_err_12"
        BEL "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_sx"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_negdx_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_0"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_1"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_4"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_5"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_6"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_7"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_8"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_9"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_10"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_11"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/target_reg_dy_12"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/state_reg_FSM_FFd3"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/state_reg_FSM_FFd2"
        BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/programmer1/state_reg_FSM_FFd1"
        BEL "axi_lite_slave_0/axi_lite_slave_0/mem1/state_reg" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x0_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y0_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_x1_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_7" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_8" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_9" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_10" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_11" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_y1_12" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_0" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_1" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_2" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_3" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_4" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_5" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_6" BEL
        "axi_lite_slave_0/axi_lite_slave_0/mem1/output_reg_color_7" BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN
        clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<3>
        = BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST"
        PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/Reset_Handler.rst_delay_2"
        BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/Reset_Handler.rst_delay_1"
        BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/Reset_Handler.rst_delay_0"
        BEL "clock_generator_0/clock_generator_0/DCM0_INST/rsti" PIN
        "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST_pins<3>";
TIMEGRP microblaze_0_ilmb_POR_FF_I_dst = BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I";
TIMEGRP microblaze_0_dlmb_POR_FF_I_dst = BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I";
TIMEGRP axi4lite_0_reset_resync = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
TIMEGRP axi4lite_0_async_clock_conv_FFDEST = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_36";
TIMEGRP microblaze_0_Reset_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp";
TIMEGRP axi4lite_0_reset_source = FFS(*) PADS(*);
TIMEGRP "FFS" = FFS(*);
PATH TS_TIG_microblaze_0_Reset_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Reset_dst";
PATH "TS_TIG_microblaze_0_Reset_path" TIG;
PATH TS_axi4lite_0_reset_resync_path = FROM TIMEGRP "axi4lite_0_reset_source"
        TO TIMEGRP "axi4lite_0_reset_resync";
PATH "TS_axi4lite_0_reset_resync_path" TIG;
TIMEGRP "RAMS" = RAMS(*);
TS_axi4lite_0_async_clock_conv = MAXDELAY FROM TIMEGRP "RAMS" TO TIMEGRP
        "axi4lite_0_async_clock_conv_FFDEST" 10 ns DATAPATHONLY;
PATH TS_TIG_microblaze_0_dlmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_dlmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
PATH TS_TIG_microblaze_0_ilmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_ilmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
        1.38888889 HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin
        HIGH 50%;
PIN RESET_pins<0> = BEL "RESET" PINNAME PAD;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<6>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<6>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1"
        PINNAME O6;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1"
        PINNAME O5;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        PINNAME Q;
PIN
        axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>
        = BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        PINNAME Q;
PIN "RESET_pins<0>" TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<5>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_151_xo<0>1_pins<6>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_91_xo<0>1_pins<6>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_141_xo<0>1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_81_xo<0>1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_7_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[4]_reduce_xor_6_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_13_o1_pins<4>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_12_o1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3_pins<2>"
        TIG;
PIN
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4_pins<2>"
        TIG;
SCHEMATIC END;

