0.6
2018.3
Dec  7 2018
00:33:28
D:/zynq_tdc/tdc_ip_prj/TDCChannel/tdc_ip_prj.srcs/delayLine.vhd,1717170431,vhdl,,,,delayline,,,,,,,,
D:/zynq_tdc/tdc_ip_prj/TDCChannel/tdc_ip_prj.srcs/risingEdgeDetector.vhd,1716445441,vhdl,D:/zynq_tdc/tdc_ip_prj/TDCChannel/tdc_ip_prj.srcs/delayLine.vhd,,,risingedgedetector,,,,,,,,
D:/zynq_tdc/tdc_system_prj/tdc_system_prj.sim/sim_1/impl/func/xsim/test_tdc_control_func_impl.v,1717209502,verilog,,D:/zynq_tdc/tdc_system_prj/tdc_system_prj.srcs/sim_1/new/test_tdc_control.v,,glbl;s00_couplers_imp_2VIQFJ;zynq_blk;zynq_blk_TDCchannel_0_0;zynq_blk_TDCchannel_0_0_TDCchannel;zynq_blk_TDCchannel_0_0_adderTreeLegacy;zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized0;zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized1;zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized2;zynq_blk_TDCchannel_0_0_adderTreeLegacy__parameterized3;zynq_blk_TDCchannel_0_0_counter;zynq_blk_TDCchannel_0_0_delayLine;zynq_blk_TDCchannel_0_0_encoder;zynq_blk_TDCchannel_0_0_risingEdgeDetector;zynq_blk_TDCchannel_1_0;zynq_blk_TDCchannel_1_0__TDCchannel;zynq_blk_TDCchannel_1_0__adderTreeLegacy;zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized0;zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized1;zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized2;zynq_blk_TDCchannel_1_0__adderTreeLegacy__parameterized3;zynq_blk_TDCchannel_1_0__counter;zynq_blk_TDCchannel_1_0__delayLine;zynq_blk_TDCchannel_1_0__encoder;zynq_blk_TDCchannel_1_0__risingEdgeDetector;zynq_blk_auto_pc_0;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_axi_protocol_converter;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_ar_channel;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_aw_channel;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_b_channel;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator_1;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd_2;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_r_channel;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd;zynq_blk_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3;zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axi_register_slice;zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice;zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice_0;zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized1;zynq_blk_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized2;zynq_blk_axi_dma_0_0;zynq_blk_axi_dma_0_0_axi_datamover;zynq_blk_axi_dma_0_0_axi_datamover_addr_cntl;zynq_blk_axi_dma_0_0_axi_datamover_cmd_status;zynq_blk_axi_dma_0_0_axi_datamover_fifo;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized0;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized1;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized2;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized3;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized4;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized5;zynq_blk_axi_dma_0_0_axi_datamover_fifo__parameterized6;zynq_blk_axi_dma_0_0_axi_datamover_ibttcc;zynq_blk_axi_dma_0_0_axi_datamover_indet_btt;zynq_blk_axi_dma_0_0_axi_datamover_mssai_skid_buf;zynq_blk_axi_dma_0_0_axi_datamover_reset;zynq_blk_axi_dma_0_0_axi_datamover_s2mm_full_wrap;zynq_blk_axi_dma_0_0_axi_datamover_s2mm_realign;zynq_blk_axi_dma_0_0_axi_datamover_s2mm_scatter;zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord;zynq_blk_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0;zynq_blk_axi_dma_0_0_axi_datamover_skid2mm_buf;zynq_blk_axi_dma_0_0_axi_datamover_skid_buf;zynq_blk_axi_dma_0_0_axi_datamover_skid_buf__parameterized0;zynq_blk_axi_dma_0_0_axi_datamover_slice;zynq_blk_axi_dma_0_0_axi_datamover_strb_gen2;zynq_blk_axi_dma_0_0_axi_datamover_wr_status_cntl;zynq_blk_axi_dma_0_0_axi_datamover_wrdata_cntl;zynq_blk_axi_dma_0_0_axi_dma;zynq_blk_axi_dma_0_0_axi_dma_lite_if;zynq_blk_axi_dma_0_0_axi_dma_reg_module;zynq_blk_axi_dma_0_0_axi_dma_register_s2mm;zynq_blk_axi_dma_0_0_axi_dma_reset;zynq_blk_axi_dma_0_0_axi_dma_rst_module;zynq_blk_axi_dma_0_0_axi_dma_s2mm_cmdsts_if;zynq_blk_axi_dma_0_0_axi_dma_s2mm_mngr;zynq_blk_axi_dma_0_0_axi_dma_s2mm_sts_mngr;zynq_blk_axi_dma_0_0_axi_dma_smple_sm;zynq_blk_axi_dma_0_0_cdc_sync;zynq_blk_axi_dma_0_0_cdc_sync_0;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f_1;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3;zynq_blk_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1;zynq_blk_axi_dma_0_0_dynshreg_f;zynq_blk_axi_dma_0_0_dynshreg_f__parameterized0;zynq_blk_axi_dma_0_0_dynshreg_f__parameterized1;zynq_blk_axi_dma_0_0_dynshreg_f__parameterized2;zynq_blk_axi_dma_0_0_dynshreg_f__parameterized3;zynq_blk_axi_dma_0_0_dynshreg_f__parameterized4;zynq_blk_axi_dma_0_0_srl_fifo_f;zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized0;zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized1;zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized2;zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized3;zynq_blk_axi_dma_0_0_srl_fifo_f__parameterized4;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized0;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized1;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized2;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized3;zynq_blk_axi_dma_0_0_srl_fifo_rbu_f__parameterized4;zynq_blk_axi_dma_0_0_sync_fifo_fg;zynq_blk_axi_dma_0_0_sync_fifo_fg__parameterized0;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized1;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized2_4;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized3_5;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized6_8;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7;zynq_blk_axi_dma_0_0_xpm_counter_updn__parameterized7_9;zynq_blk_axi_dma_0_0_xpm_fifo_base;zynq_blk_axi_dma_0_0_xpm_fifo_base__parameterized0;zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit;zynq_blk_axi_dma_0_0_xpm_fifo_reg_bit_7;zynq_blk_axi_dma_0_0_xpm_fifo_rst;zynq_blk_axi_dma_0_0_xpm_fifo_rst_10;zynq_blk_axi_dma_0_0_xpm_fifo_sync;zynq_blk_axi_dma_0_0_xpm_fifo_sync__parameterized1;zynq_blk_axi_dma_0_0_xpm_memory_base;zynq_blk_axi_dma_0_0_xpm_memory_base__parameterized0;zynq_blk_axi_gpio_0_0;zynq_blk_axi_gpio_0_0_GPIO_Core;zynq_blk_axi_gpio_0_0_address_decoder;zynq_blk_axi_gpio_0_0_axi_gpio;zynq_blk_axi_gpio_0_0_axi_lite_ipif;zynq_blk_axi_gpio_0_0_cdc_sync;zynq_blk_axi_gpio_0_0_slave_attachment;zynq_blk_axis_data_fifo_0_0;zynq_blk_axis_data_fifo_0_0_axis_data_fifo_v2_0_0_top;zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray;zynq_blk_axis_data_fifo_0_0_xpm_cdc_gray__2;zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst;zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__3;zynq_blk_axis_data_fifo_0_0_xpm_cdc_sync_rst__4;zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0;zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized0_1;zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1;zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized1_2;zynq_blk_axis_data_fifo_0_0_xpm_counter_updn__parameterized2;zynq_blk_axis_data_fifo_0_0_xpm_fifo_axis;zynq_blk_axis_data_fifo_0_0_xpm_fifo_base;zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_bit;zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec;zynq_blk_axis_data_fifo_0_0_xpm_fifo_reg_vec_0;zynq_blk_axis_data_fifo_0_0_xpm_fifo_rst;zynq_blk_axis_data_fifo_0_0_xpm_memory_base;zynq_blk_clk_wiz_0_0;zynq_blk_clk_wiz_0_0_zynq_blk_clk_wiz_0_0_clk_wiz;zynq_blk_proc_rst_clk2_0;zynq_blk_proc_rst_clk2_0__cdc_sync;zynq_blk_proc_rst_clk2_0__cdc_sync_0;zynq_blk_proc_rst_clk2_0__lpf;zynq_blk_proc_rst_clk2_0__proc_sys_reset;zynq_blk_proc_rst_clk2_0__sequence_psr;zynq_blk_proc_rst_clk2_0__upcnt_n;zynq_blk_processing_system7_0_0;zynq_blk_processing_system7_0_0_processing_system7_v5_5_processing_system7;zynq_blk_ps7_0_axi_periph_2;zynq_blk_rst_ps7_0_100M_1_0;zynq_blk_rst_ps7_0_100M_1_0__cdc_sync;zynq_blk_rst_ps7_0_100M_1_0__cdc_sync_0;zynq_blk_rst_ps7_0_100M_1_0__lpf;zynq_blk_rst_ps7_0_100M_1_0__proc_sys_reset;zynq_blk_rst_ps7_0_100M_1_0__sequence_psr;zynq_blk_rst_ps7_0_100M_1_0__upcnt_n;zynq_blk_smartconnect_0_0;zynq_blk_smartconnect_0_0_bd_39ac;zynq_blk_smartconnect_0_0_bd_39ac_m00e_0;zynq_blk_smartconnect_0_0_bd_39ac_psr_aclk_0;zynq_blk_smartconnect_0_0_bd_39ac_s00mmu_0;zynq_blk_smartconnect_0_0_bd_39ac_s00sic_0;zynq_blk_smartconnect_0_0_bd_39ac_sawn_0;zynq_blk_smartconnect_0_0_bd_39ac_sbn_0;zynq_blk_smartconnect_0_0_bd_39ac_swn_0;zynq_blk_smartconnect_0_0_cdc_sync;zynq_blk_smartconnect_0_0_clk_map_imp_KR31NY;zynq_blk_smartconnect_0_0_lpf;zynq_blk_smartconnect_0_0_m00_exit_pipeline_imp_1DHYTBP;zynq_blk_smartconnect_0_0_proc_sys_reset;zynq_blk_smartconnect_0_0_s00_entry_pipeline_imp_DOF75I;zynq_blk_smartconnect_0_0_s00_nodes_imp_A9657W;zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_axi3_conv;zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_exit;zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_splitter;zynq_blk_smartconnect_0_0_sc_exit_v1_0_8_top;zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_decerr_slave;zynq_blk_smartconnect_0_0_sc_mmu_v1_0_7_top;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized0;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_fifo__parameterized1;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized0;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_mi_handler__parameterized1;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized0;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_si_handler__parameterized1;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized0;zynq_blk_smartconnect_0_0_sc_node_v1_0_10_top__parameterized1;zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_splitter;zynq_blk_smartconnect_0_0_sc_si_converter_v1_0_7_top;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_22;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_23;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_24;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_25;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_26;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_27;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall_28;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_0;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_2;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_3;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_6;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter_7;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_4;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_counter__parameterized0_8;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_1;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_pipeline_5;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_12;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_16;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_17;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_18;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_29;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_30;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_31;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_32;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_33;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_34;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_35;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_srl_rtl_36;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0;zynq_blk_smartconnect_0_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1;zynq_blk_smartconnect_0_0_sequence_psr;zynq_blk_smartconnect_0_0_upcnt_n;zynq_blk_smartconnect_0_0_xpm_memory_base;zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized0;zynq_blk_smartconnect_0_0_xpm_memory_base__parameterized1;zynq_blk_smartconnect_0_0_xpm_memory_sdpram;zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized0;zynq_blk_smartconnect_0_0_xpm_memory_sdpram__parameterized1;zynq_blk_tdc_control_0_0;zynq_blk_tdc_control_0_0_tdc_control;zynq_blk_tdc_ctl_fromps_0_1;zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0;zynq_blk_tdc_ctl_fromps_0_1_tdc_ctl_fromps_v1_0_S00_AXI;zynq_blk_wrapper;zynq_blk_xbar_0;zynq_blk_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd;zynq_blk_xbar_0_axi_crossbar_v2_1_19_axi_crossbar;zynq_blk_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd;zynq_blk_xbar_0_axi_crossbar_v2_1_19_decerr_slave;zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter;zynq_blk_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0;zynq_blk_xbar_0_axi_register_slice_v2_1_18_axic_register_slice,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/70cf/hdl;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/85a3;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/8713/hdl;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/979d/hdl/verilog;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/b2d0/hdl/verilog;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/zynq_tdc/tdc_system_prj/tdc_system_prj.srcs/sim_1/new/test_tdc_control.v,1717170084,verilog,,,,test_tdc_control,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/70cf/hdl;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/85a3;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/8713/hdl;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/979d/hdl/verilog;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/b2d0/hdl/verilog;../../../../../tdc_system_prj.srcs/sources_1/bd/zynq_blk/ipshared/ec67/hdl;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
