

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            LoopFissionSolution
Device target:       xc7z020clg484-1
Report date:         Thu Apr 25 19:10:09 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:           44
LUT:            157
FF:             106
DSP:              2
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    6.363
Timing met
