
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_refm0'
INFO: [Project 1-454] Reading design checkpoint 'd:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ddr3/ddr3.dcp' for cell 'u_ddr3'
INFO: [Project 1-454] Reading design checkpoint 'd:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_ila_0'
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc] for cell 'u_ddr3'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc] for cell 'u_ddr3'
Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_0/inst'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_0/inst'
Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_0/inst'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_0/inst'
Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_refm0/inst'
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_refm0/inst'
Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_refm0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.004 ; gain = 544.445
Finished Parsing XDC File [d:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_refm0/inst'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ddr3_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ddr3_test.xdc:9]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ddr3_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 358 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 208 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 131 instances

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1293.504 ; gain = 945.563
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.831 . Memory (MB): peak = 1293.504 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1319.809 ; gain = 0.059
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2598ef987

Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1319.809 ; gain = 22.762

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14e92ab02

Time (s): cpu = 00:00:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1319.809 ; gain = 22.762
INFO: [Opt 31-389] Phase Retarget created 53 cells and removed 100 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1afebbdbb

Time (s): cpu = 00:00:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1319.809 ; gain = 22.762
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 129 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 140050b1f

Time (s): cpu = 00:00:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1319.809 ; gain = 22.762
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 230 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 140050b1f

Time (s): cpu = 00:00:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1319.809 ; gain = 22.762
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 140050b1f

Time (s): cpu = 00:00:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1319.809 ; gain = 22.762
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1319.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1329df712

Time (s): cpu = 00:00:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1319.809 ; gain = 22.762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.937 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 11c94a54c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1630.859 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11c94a54c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1630.859 ; gain = 311.051
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:39 . Memory (MB): peak = 1630.859 ; gain = 337.355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b262515c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14bc755ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20400a0d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20400a0d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20400a0d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 143ae6d82

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 143ae6d82

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c01c7010

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ee88310a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 136de7532

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 136de7532

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 136de7532

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 202ec83d8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f3b7de54

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f3b7de54

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f3b7de54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f3b7de54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 174360cd3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 174360cd3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.937. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e55cc43f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e55cc43f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e55cc43f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e55cc43f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e1ace69d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1ace69d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000
Ending Placer Task | Checksum: 12a0dad15

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.859 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.931 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1630.859 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: acdcc9dd ConstDB: 0 ShapeSum: 7d30e338 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e20f6229

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.859 ; gain = 0.000
Post Restoration Checksum: NetGraph: f9c3df94 NumContArr: e84b8295 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e20f6229

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e20f6229

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e20f6229

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.859 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ef3692b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.925  | TNS=0.000  | WHS=-0.303 | THS=-371.978|

Phase 2 Router Initialization | Checksum: c931e847

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fc1bbe41

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1219
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.917  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 256604da2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.917  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17586e541

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 17586e541

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17586e541

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17586e541

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 17586e541

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b9d1c2d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.917  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125df3d39

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 125df3d39

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.12716 %
  Global Horizontal Routing Utilization  = 5.03423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c0ebe8dd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c0ebe8dd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 110c03766

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.917  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 110c03766

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.859 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1630.859 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1657.082 ; gain = 26.223
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 20 15:11:58 2018...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 236.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 764 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top_board.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top_board.xdc]
Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.809 ; gain = 553.207
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top_early.xdc]
Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.srcs/sources_1/ddr3_test.xdc:9]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/.Xil/Vivado-10420-ALINX000008-PC/dcp1/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1273.934 ; gain = 9.941
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1273.934 ; gain = 9.941
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 365 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 208 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 137 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1273.934 ; gain = 1041.637
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3/u_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out on the u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/demo_ax7035/demo_ax7035/09_ddr3_test/ddr3_test/ddr3_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 20 15:13:20 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1720.941 ; gain = 447.008
INFO: [Common 17-206] Exiting Vivado at Tue Mar 20 15:13:20 2018...
