# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd" \
"../../../../DCM_ctrl.srcs/sources_1/new/DCM_ctrl_fake.vhd" \
"../../../../DCM_ctrl.srcs/sources_1/new/DCM_ctrl_real.vhd" \
"../../../../DCM_ctrl.srcs/sim_1/new/DCM_ctrl_tester.vhd" \
"../../../../DCM_ctrl.srcs/sim_1/new/DCM_ctrl_TB.vhd" \

# Do not sort compile order
nosort
