# Reading pref.tcl
# do procesador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:19 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv 
# -- Compiling module EXE_MEM_Reg
# 
# Top level modules:
# 	EXE_MEM_Reg
# End time: 14:28:19 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:19 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:28:19 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:19 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv 
# -- Compiling module mux_Exe
# 
# Top level modules:
# 	mux_Exe
# End time: 14:28:19 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:19 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv 
# -- Compiling module compuerta
# 
# Top level modules:
# 	compuerta
# End time: 14:28:19 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:19 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv 
# -- Compiling module aluFlags
# 
# Top level modules:
# 	aluFlags
# End time: 14:28:20 on May 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:20 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 14:28:20 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/execute_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:20 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/execute_tb.sv 
# -- Compiling module execute_tb
# 
# Top level modules:
# 	execute_tb
# End time: 14:28:20 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  execute_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" execute_tb 
# Start time: 14:28:20 on May 07,2024
# Loading sv_std.std
# Loading work.execute_tb
# Loading work.execute
# Loading work.mux_Exe
# Loading work.alu
# Loading work.aluFlags
# Loading work.compuerta
# Loading work.EXE_MEM_Reg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 14:28:41 on May 07,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
