#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ffe3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fca320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fd2060 .functor NOT 1, L_0x202a0b0, C4<0>, C4<0>, C4<0>;
L_0x2029e90 .functor XOR 2, L_0x2029d30, L_0x2029df0, C4<00>, C4<00>;
L_0x2029fa0 .functor XOR 2, L_0x2029e90, L_0x2029f00, C4<00>, C4<00>;
v0x20263e0_0 .net *"_ivl_10", 1 0, L_0x2029f00;  1 drivers
v0x20264e0_0 .net *"_ivl_12", 1 0, L_0x2029fa0;  1 drivers
v0x20265c0_0 .net *"_ivl_2", 1 0, L_0x2029c70;  1 drivers
v0x2026680_0 .net *"_ivl_4", 1 0, L_0x2029d30;  1 drivers
v0x2026760_0 .net *"_ivl_6", 1 0, L_0x2029df0;  1 drivers
v0x2026890_0 .net *"_ivl_8", 1 0, L_0x2029e90;  1 drivers
v0x2026970_0 .net "a", 0 0, v0x2024000_0;  1 drivers
v0x2026a10_0 .net "b", 0 0, v0x20240a0_0;  1 drivers
v0x2026ab0_0 .net "c", 0 0, v0x2024140_0;  1 drivers
v0x2026b50_0 .var "clk", 0 0;
v0x2026bf0_0 .net "d", 0 0, v0x2024280_0;  1 drivers
v0x2026c90_0 .net "out_pos_dut", 0 0, L_0x2029860;  1 drivers
v0x2026d30_0 .net "out_pos_ref", 0 0, L_0x2028370;  1 drivers
v0x2026dd0_0 .net "out_sop_dut", 0 0, L_0x2028d30;  1 drivers
v0x2026e70_0 .net "out_sop_ref", 0 0, L_0x1fff8d0;  1 drivers
v0x2026f10_0 .var/2u "stats1", 223 0;
v0x2026fb0_0 .var/2u "strobe", 0 0;
v0x2027160_0 .net "tb_match", 0 0, L_0x202a0b0;  1 drivers
v0x2027230_0 .net "tb_mismatch", 0 0, L_0x1fd2060;  1 drivers
v0x20272d0_0 .net "wavedrom_enable", 0 0, v0x2024550_0;  1 drivers
v0x20273a0_0 .net "wavedrom_title", 511 0, v0x20245f0_0;  1 drivers
L_0x2029c70 .concat [ 1 1 0 0], L_0x2028370, L_0x1fff8d0;
L_0x2029d30 .concat [ 1 1 0 0], L_0x2028370, L_0x1fff8d0;
L_0x2029df0 .concat [ 1 1 0 0], L_0x2029860, L_0x2028d30;
L_0x2029f00 .concat [ 1 1 0 0], L_0x2028370, L_0x1fff8d0;
L_0x202a0b0 .cmp/eeq 2, L_0x2029c70, L_0x2029fa0;
S_0x1fced90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fca320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fd2440 .functor AND 1, v0x2024140_0, v0x2024280_0, C4<1>, C4<1>;
L_0x1fd2820 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x1fd2c00 .functor NOT 1, v0x20240a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd2e80 .functor AND 1, L_0x1fd2820, L_0x1fd2c00, C4<1>, C4<1>;
L_0x1fea950 .functor AND 1, L_0x1fd2e80, v0x2024140_0, C4<1>, C4<1>;
L_0x1fff8d0 .functor OR 1, L_0x1fd2440, L_0x1fea950, C4<0>, C4<0>;
L_0x20277f0 .functor NOT 1, v0x20240a0_0, C4<0>, C4<0>, C4<0>;
L_0x2027860 .functor OR 1, L_0x20277f0, v0x2024280_0, C4<0>, C4<0>;
L_0x2027970 .functor AND 1, v0x2024140_0, L_0x2027860, C4<1>, C4<1>;
L_0x2027a30 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x2027b00 .functor OR 1, L_0x2027a30, v0x20240a0_0, C4<0>, C4<0>;
L_0x2027b70 .functor AND 1, L_0x2027970, L_0x2027b00, C4<1>, C4<1>;
L_0x2027cf0 .functor NOT 1, v0x20240a0_0, C4<0>, C4<0>, C4<0>;
L_0x2027d60 .functor OR 1, L_0x2027cf0, v0x2024280_0, C4<0>, C4<0>;
L_0x2027c80 .functor AND 1, v0x2024140_0, L_0x2027d60, C4<1>, C4<1>;
L_0x2027ef0 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x2027ff0 .functor OR 1, L_0x2027ef0, v0x2024280_0, C4<0>, C4<0>;
L_0x20280b0 .functor AND 1, L_0x2027c80, L_0x2027ff0, C4<1>, C4<1>;
L_0x2028260 .functor XNOR 1, L_0x2027b70, L_0x20280b0, C4<0>, C4<0>;
v0x1fd1990_0 .net *"_ivl_0", 0 0, L_0x1fd2440;  1 drivers
v0x1fd1d90_0 .net *"_ivl_12", 0 0, L_0x20277f0;  1 drivers
v0x1fd2170_0 .net *"_ivl_14", 0 0, L_0x2027860;  1 drivers
v0x1fd2550_0 .net *"_ivl_16", 0 0, L_0x2027970;  1 drivers
v0x1fd2930_0 .net *"_ivl_18", 0 0, L_0x2027a30;  1 drivers
v0x1fd2d10_0 .net *"_ivl_2", 0 0, L_0x1fd2820;  1 drivers
v0x1fd2f90_0 .net *"_ivl_20", 0 0, L_0x2027b00;  1 drivers
v0x2022570_0 .net *"_ivl_24", 0 0, L_0x2027cf0;  1 drivers
v0x2022650_0 .net *"_ivl_26", 0 0, L_0x2027d60;  1 drivers
v0x2022730_0 .net *"_ivl_28", 0 0, L_0x2027c80;  1 drivers
v0x2022810_0 .net *"_ivl_30", 0 0, L_0x2027ef0;  1 drivers
v0x20228f0_0 .net *"_ivl_32", 0 0, L_0x2027ff0;  1 drivers
v0x20229d0_0 .net *"_ivl_36", 0 0, L_0x2028260;  1 drivers
L_0x7f155623e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2022a90_0 .net *"_ivl_38", 0 0, L_0x7f155623e018;  1 drivers
v0x2022b70_0 .net *"_ivl_4", 0 0, L_0x1fd2c00;  1 drivers
v0x2022c50_0 .net *"_ivl_6", 0 0, L_0x1fd2e80;  1 drivers
v0x2022d30_0 .net *"_ivl_8", 0 0, L_0x1fea950;  1 drivers
v0x2022e10_0 .net "a", 0 0, v0x2024000_0;  alias, 1 drivers
v0x2022ed0_0 .net "b", 0 0, v0x20240a0_0;  alias, 1 drivers
v0x2022f90_0 .net "c", 0 0, v0x2024140_0;  alias, 1 drivers
v0x2023050_0 .net "d", 0 0, v0x2024280_0;  alias, 1 drivers
v0x2023110_0 .net "out_pos", 0 0, L_0x2028370;  alias, 1 drivers
v0x20231d0_0 .net "out_sop", 0 0, L_0x1fff8d0;  alias, 1 drivers
v0x2023290_0 .net "pos0", 0 0, L_0x2027b70;  1 drivers
v0x2023350_0 .net "pos1", 0 0, L_0x20280b0;  1 drivers
L_0x2028370 .functor MUXZ 1, L_0x7f155623e018, L_0x2027b70, L_0x2028260, C4<>;
S_0x20234d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fca320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2024000_0 .var "a", 0 0;
v0x20240a0_0 .var "b", 0 0;
v0x2024140_0 .var "c", 0 0;
v0x20241e0_0 .net "clk", 0 0, v0x2026b50_0;  1 drivers
v0x2024280_0 .var "d", 0 0;
v0x2024370_0 .var/2u "fail", 0 0;
v0x2024410_0 .var/2u "fail1", 0 0;
v0x20244b0_0 .net "tb_match", 0 0, L_0x202a0b0;  alias, 1 drivers
v0x2024550_0 .var "wavedrom_enable", 0 0;
v0x20245f0_0 .var "wavedrom_title", 511 0;
E_0x1fde210/0 .event negedge, v0x20241e0_0;
E_0x1fde210/1 .event posedge, v0x20241e0_0;
E_0x1fde210 .event/or E_0x1fde210/0, E_0x1fde210/1;
S_0x2023800 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20234d0;
 .timescale -12 -12;
v0x2023a40_0 .var/2s "i", 31 0;
E_0x1fde0b0 .event posedge, v0x20241e0_0;
S_0x2023b40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20234d0;
 .timescale -12 -12;
v0x2023d40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2023e20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20234d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20247d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fca320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2028520 .functor AND 1, v0x2024140_0, v0x2024280_0, C4<1>, C4<1>;
L_0x20287d0 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x2028860 .functor NOT 1, v0x20240a0_0, C4<0>, C4<0>, C4<0>;
L_0x20289e0 .functor AND 1, L_0x20287d0, L_0x2028860, C4<1>, C4<1>;
L_0x2028b20 .functor AND 1, L_0x20289e0, v0x2024140_0, C4<1>, C4<1>;
L_0x2028be0 .functor OR 1, L_0x2028520, L_0x2028b20, C4<0>, C4<0>;
L_0x2028d30 .functor BUFZ 1, L_0x2028be0, C4<0>, C4<0>, C4<0>;
L_0x2028e40 .functor NOT 1, v0x20240a0_0, C4<0>, C4<0>, C4<0>;
L_0x2028f00 .functor OR 1, L_0x2028e40, v0x2024280_0, C4<0>, C4<0>;
L_0x2028fc0 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x20291a0 .functor OR 1, L_0x2028fc0, v0x20240a0_0, C4<0>, C4<0>;
L_0x2029210 .functor AND 1, L_0x2028f00, L_0x20291a0, C4<1>, C4<1>;
L_0x2029390 .functor AND 1, v0x2024140_0, L_0x2029210, C4<1>, C4<1>;
L_0x2029450 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x2029320 .functor OR 1, L_0x2029450, v0x2024280_0, C4<0>, C4<0>;
L_0x2029590 .functor NOT 1, v0x2024000_0, C4<0>, C4<0>, C4<0>;
L_0x2029690 .functor OR 1, L_0x2029590, v0x20240a0_0, C4<0>, C4<0>;
L_0x2029750 .functor AND 1, L_0x2029320, L_0x2029690, C4<1>, C4<1>;
L_0x2029900 .functor AND 1, v0x2024140_0, L_0x2029750, C4<1>, C4<1>;
L_0x20299c0 .functor XNOR 1, L_0x2029390, L_0x2029900, C4<0>, C4<0>;
v0x2024990_0 .net *"_ivl_14", 0 0, L_0x2028e40;  1 drivers
v0x2024a70_0 .net *"_ivl_16", 0 0, L_0x2028f00;  1 drivers
v0x2024b50_0 .net *"_ivl_18", 0 0, L_0x2028fc0;  1 drivers
v0x2024c40_0 .net *"_ivl_20", 0 0, L_0x20291a0;  1 drivers
v0x2024d20_0 .net *"_ivl_22", 0 0, L_0x2029210;  1 drivers
v0x2024e50_0 .net *"_ivl_26", 0 0, L_0x2029450;  1 drivers
v0x2024f30_0 .net *"_ivl_28", 0 0, L_0x2029320;  1 drivers
v0x2025010_0 .net *"_ivl_30", 0 0, L_0x2029590;  1 drivers
v0x20250f0_0 .net *"_ivl_32", 0 0, L_0x2029690;  1 drivers
v0x2025260_0 .net *"_ivl_34", 0 0, L_0x2029750;  1 drivers
v0x2025340_0 .net *"_ivl_38", 0 0, L_0x20299c0;  1 drivers
L_0x7f155623e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2025400_0 .net *"_ivl_40", 0 0, L_0x7f155623e060;  1 drivers
v0x20254e0_0 .net *"_ivl_6", 0 0, L_0x20289e0;  1 drivers
v0x20255c0_0 .net "a", 0 0, v0x2024000_0;  alias, 1 drivers
v0x2025660_0 .net "and_cd", 0 0, L_0x2028520;  1 drivers
v0x2025720_0 .net "and_nand", 0 0, L_0x2028b20;  1 drivers
v0x20257e0_0 .net "b", 0 0, v0x20240a0_0;  alias, 1 drivers
v0x20259e0_0 .net "c", 0 0, v0x2024140_0;  alias, 1 drivers
v0x2025ad0_0 .net "d", 0 0, v0x2024280_0;  alias, 1 drivers
v0x2025bc0_0 .net "not_a", 0 0, L_0x20287d0;  1 drivers
v0x2025c80_0 .net "not_b", 0 0, L_0x2028860;  1 drivers
v0x2025d40_0 .net "or_sop", 0 0, L_0x2028be0;  1 drivers
v0x2025e00_0 .net "out_pos", 0 0, L_0x2029860;  alias, 1 drivers
v0x2025ec0_0 .net "out_sop", 0 0, L_0x2028d30;  alias, 1 drivers
v0x2025f80_0 .net "pos0", 0 0, L_0x2029390;  1 drivers
v0x2026040_0 .net "pos1", 0 0, L_0x2029900;  1 drivers
L_0x2029860 .functor MUXZ 1, L_0x7f155623e060, L_0x2029390, L_0x20299c0, C4<>;
S_0x20261c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fca320;
 .timescale -12 -12;
E_0x1fc69f0 .event anyedge, v0x2026fb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2026fb0_0;
    %nor/r;
    %assign/vec4 v0x2026fb0_0, 0;
    %wait E_0x1fc69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20234d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2024370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2024410_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20234d0;
T_4 ;
    %wait E_0x1fde210;
    %load/vec4 v0x20244b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2024370_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20234d0;
T_5 ;
    %wait E_0x1fde0b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %wait E_0x1fde0b0;
    %load/vec4 v0x2024370_0;
    %store/vec4 v0x2024410_0, 0, 1;
    %fork t_1, S_0x2023800;
    %jmp t_0;
    .scope S_0x2023800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2023a40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2023a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fde0b0;
    %load/vec4 v0x2023a40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2023a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2023a40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20234d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fde210;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2024280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2024140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20240a0_0, 0;
    %assign/vec4 v0x2024000_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2024370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2024410_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fca320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2026b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2026fb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fca320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2026b50_0;
    %inv;
    %store/vec4 v0x2026b50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fca320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20241e0_0, v0x2027230_0, v0x2026970_0, v0x2026a10_0, v0x2026ab0_0, v0x2026bf0_0, v0x2026e70_0, v0x2026dd0_0, v0x2026d30_0, v0x2026c90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fca320;
T_9 ;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fca320;
T_10 ;
    %wait E_0x1fde210;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2026f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
    %load/vec4 v0x2027160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2026f10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2026e70_0;
    %load/vec4 v0x2026e70_0;
    %load/vec4 v0x2026dd0_0;
    %xor;
    %load/vec4 v0x2026e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2026d30_0;
    %load/vec4 v0x2026d30_0;
    %load/vec4 v0x2026c90_0;
    %xor;
    %load/vec4 v0x2026d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2026f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026f10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response24/top_module.sv";
