DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "decode_i"
duLibraryName "idx_fpga_lib"
duName "decode"
elements [
(GiElement
name "N_CHANNELS"
type "positive"
value "N_CHANNELS"
)
]
mwi 0
uid 221,0
)
(Instance
name "Ch1"
duLibraryName "idx_fpga_lib"
duName "channel"
elements [
]
mwi 0
uid 1955,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx"
)
(vvPair
variable "date"
value "01/28/2010"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "xxidx"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "xxidx"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\xxidx\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.5d\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:19:38"
)
(vvPair
variable "unit"
value "xxidx"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 164,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "69000,8625,70500,9375"
)
(Line
uid 12,0
sl 0
ro 270
xt "70500,9000,71000,9000"
pts [
"70500,9000"
"71000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "66000,8500,68000,9500"
st "Addr"
ju 2
blo "68000,9300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "Addr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,3000,49000,3800"
st "Addr        : std_ulogic_vector(15 DOWNTO 0)"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "67000,28625,68500,29375"
)
(Line
uid 26,0
sl 0
ro 270
xt "68500,29000,69000,29000"
pts [
"68500,29000"
"69000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "61700,28500,66000,29500"
st "CMDENBL"
ju 2
blo "66000,29300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "CMDENBL"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,3800,38500,4600"
st "CMDENBL     : std_ulogic"
)
)
*5 (PortIoInOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 39,0
sl 0
ro 180
xt "69000,13625,70500,14375"
)
(Line
uid 40,0
sl 0
ro 180
xt "70500,14000,71000,14000"
pts [
"71000,14000"
"70500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "66000,13500,68000,14500"
st "Data"
ju 2
blo "68000,14300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "89500,7625,91000,8375"
)
(Line
uid 54,0
sl 0
ro 270
xt "89000,8000,89500,8000"
pts [
"89000,8000"
"89500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "89000,6500,91800,7500"
st "ExpAck"
blo "89000,7300"
tm "WireNameMgr"
)
)
)
*7 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "88500,3625,90000,4375"
)
(Line
uid 68,0
sl 0
ro 270
xt "88000,4000,88500,4000"
pts [
"88000,4000"
"88500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "91000,3500,95700,4500"
st "ExpIntr_Not"
blo "91000,4300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 77,0
decl (Decl
n "ExpIntr_Not"
t "std_logic"
o 14
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,13400,38000,14200"
st "ExpIntr_Not : std_logic"
)
)
*9 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "69000,9625,70500,10375"
)
(Line
uid 82,0
sl 0
ro 270
xt "70500,10000,71000,10000"
pts [
"70500,10000"
"71000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "65400,9500,68000,10500"
st "ExpRd"
ju 2
blo "68000,10300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 91,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,4600,38500,5400"
st "ExpRd       : std_ulogic"
)
)
*11 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "69000,10625,70500,11375"
)
(Line
uid 96,0
sl 0
ro 270
xt "70500,11000,71000,11000"
pts [
"70500,11000"
"71000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "65400,10500,68000,11500"
st "ExpWr"
ju 2
blo "68000,11300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 105,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,5400,38500,6200"
st "ExpWr       : std_ulogic"
)
)
*13 (Grouping
uid 121,0
optionalChildren [
*14 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,49000,40000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 152,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,49000,32200,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,50000,23000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 149,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,50000,21900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,49000,23000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 146,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,49000,21300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,46000,40000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 143,0
va (VaSet
fg "32768,0,0"
)
xt "26000,46000,33000,48000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 138,0
shape (Rectangle
uid 139,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,46000,60000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 140,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,46000,47400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 135,0
shape (Rectangle
uid 136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,47000,60000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,47200,49400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 132,0
shape (Rectangle
uid 133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,48000,23000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,48000,21300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 129,0
shape (Rectangle
uid 130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,40000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,48000,25100,49000"
st "
xxidx
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 126,0
shape (Rectangle
uid 127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,46000,44000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 128,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,46000,43200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 123,0
shape (Rectangle
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,50000,40000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,50000,31800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "19000,46000,60000,51000"
)
oxt "14000,66000,55000,71000"
)
*24 (Blk
uid 221,0
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,7000,82000,23000"
)
oxt "21000,17000,29000,27000"
ttg (MlTextGroup
uid 223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 224,0
va (VaSet
font "arial,8,1"
)
xt "75350,10500,80650,11500"
st "idx_fpga_lib"
blo "75350,11300"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "75350,11500,78450,12500"
st "decode"
blo "75350,12300"
tm "BlkNameMgr"
)
*27 (Text
uid 226,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "75350,12500,79050,13500"
st "decode_i"
blo "75350,13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 228,0
text (MLText
uid 229,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "74000,17200,96500,18000"
st "N_CHANNELS = N_CHANNELS    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "N_CHANNELS"
type "positive"
value "N_CHANNELS"
)
]
includeGenericsInHDL 0
declIncluded 0
)
viewicon (ZoomableIcon
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,21250,75750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"Addr"
"ExpRd"
"ExpWr"
"F8M"
"rst"
"ExpAck"
"WrEn"
"BaseEn"
"INTA"
"Chan"
"OpCd"
"Data"
"iData"
"RdEn"
"F4M"
]
)
*28 (Net
uid 249,0
lang 10
decl (Decl
n "OpCd"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 19
suid 9,0
)
declText (MLText
uid 250,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,20800,52000,21600"
st "SIGNAL OpCd        : std_ulogic_vector(2 DOWNTO 0)"
)
)
*29 (Net
uid 592,0
lang 10
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 11,0
)
declText (MLText
uid 593,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,15800,48500,16600"
st "Data        : std_logic_vector(15 DOWNTO 0)"
)
)
*30 (Net
uid 602,0
lang 10
decl (Decl
n "ExpAck"
t "std_ulogic"
o 13
suid 12,0
)
declText (MLText
uid 603,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,12600,38500,13400"
st "ExpAck      : std_ulogic"
)
)
*31 (Net
uid 791,0
lang 10
decl (Decl
n "RdEn"
t "std_ulogic"
o 20
suid 16,0
)
declText (MLText
uid 792,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,21600,42000,22400"
st "SIGNAL RdEn        : std_ulogic"
)
)
*32 (Net
uid 801,0
lang 10
decl (Decl
n "WrEn"
t "std_ulogic"
o 21
suid 17,0
)
declText (MLText
uid 802,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,22400,42000,23200"
st "SIGNAL WrEn        : std_ulogic"
)
)
*33 (PortIoIn
uid 1188,0
shape (CompositeShape
uid 1189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1190,0
sl 0
ro 270
xt "67000,26625,68500,27375"
)
(Line
uid 1191,0
sl 0
ro 270
xt "68500,27000,69000,27000"
pts [
"68500,27000"
"69000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
font "arial,8,0"
)
xt "64000,26500,66000,27500"
st "F8M"
ju 2
blo "66000,27300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 1469,0
decl (Decl
n "F8M"
t "std_ulogic"
o 6
suid 43,0
)
declText (MLText
uid 1470,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,6200,38500,7000"
st "F8M         : std_ulogic"
)
)
*35 (SaComponent
uid 1955,0
optionalChildren [
*36 (CptPort
uid 1891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,20625,100000,21375"
)
tg (CPTG
uid 1893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1894,0
va (VaSet
font "arial,8,0"
)
xt "101000,20500,104300,21500"
st "ChanSel"
blo "101000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ChanSel"
t "std_ulogic"
o 2
suid 105,0
)
)
)
*37 (CptPort
uid 1895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,28625,100000,29375"
)
tg (CPTG
uid 1897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
font "arial,8,0"
)
xt "101000,28500,105300,29500"
st "CMDENBL"
blo "101000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "CMDENBL"
t "std_ulogic"
o 1
suid 106,0
)
)
)
*38 (CptPort
uid 1899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,19625,111750,20375"
)
tg (CPTG
uid 1901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1902,0
va (VaSet
font "arial,8,0"
)
xt "108500,19500,110000,20500"
st "Dir"
ju 2
blo "110000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Dir"
t "std_ulogic"
o 14
suid 107,0
)
)
)
*39 (CptPort
uid 1907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,26625,100000,27375"
)
tg (CPTG
uid 1909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1910,0
va (VaSet
font "arial,8,0"
)
xt "101000,26500,103000,27500"
st "F8M"
blo "101000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 109,0
)
)
)
*40 (CptPort
uid 1915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,23625,100000,24375"
)
tg (CPTG
uid 1917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1918,0
va (VaSet
font "arial,8,0"
)
xt "101000,23500,103000,24500"
st "KillA"
blo "101000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "KillA"
t "std_ulogic"
o 5
suid 111,0
)
)
)
*41 (CptPort
uid 1919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,22625,100000,23375"
)
tg (CPTG
uid 1921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1922,0
va (VaSet
font "arial,8,0"
)
xt "101000,22500,103000,23500"
st "KillB"
blo "101000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "KillB"
t "std_ulogic"
o 6
suid 112,0
)
)
)
*42 (CptPort
uid 1923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,25625,100000,26375"
)
tg (CPTG
uid 1925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1926,0
va (VaSet
font "arial,8,0"
)
xt "101000,25500,102800,26500"
st "LimI"
blo "101000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "LimI"
t "std_ulogic"
o 7
suid 113,0
)
)
)
*43 (CptPort
uid 1927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,24625,100000,25375"
)
tg (CPTG
uid 1929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1930,0
va (VaSet
font "arial,8,0"
)
xt "101000,24500,103200,25500"
st "LimO"
blo "101000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "LimO"
t "std_ulogic"
o 8
suid 114,0
)
)
)
*44 (CptPort
uid 1931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,13625,100000,14375"
)
tg (CPTG
uid 1933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1934,0
va (VaSet
font "arial,8,0"
)
xt "101000,13500,103400,14500"
st "OpCd"
blo "101000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "OpCd"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 9
suid 115,0
)
)
)
*45 (CptPort
uid 1935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,15625,100000,16375"
)
tg (CPTG
uid 1937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1938,0
va (VaSet
font "arial,8,0"
)
xt "101000,15500,103300,16500"
st "RdEn"
blo "101000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 10
suid 116,0
)
)
)
*46 (CptPort
uid 1939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,20625,111750,21375"
)
tg (CPTG
uid 1941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1942,0
va (VaSet
font "arial,8,0"
)
xt "108200,20500,110000,21500"
st "Run"
ju 2
blo "110000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Run"
t "std_ulogic"
o 15
suid 117,0
)
)
)
*47 (CptPort
uid 1943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,21625,111750,22375"
)
tg (CPTG
uid 1945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
font "arial,8,0"
)
xt "108100,21500,110000,22500"
st "Step"
ju 2
blo "110000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Step"
t "std_ulogic"
o 16
suid 118,0
)
)
)
*48 (CptPort
uid 1947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,14625,100000,15375"
)
tg (CPTG
uid 1949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1950,0
va (VaSet
font "arial,8,0"
)
xt "101000,14500,103300,15500"
st "WrEn"
blo "101000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic"
o 11
suid 119,0
)
)
)
*49 (CptPort
uid 1951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,21625,100000,22375"
)
tg (CPTG
uid 1953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1954,0
va (VaSet
font "arial,8,0"
)
xt "101000,21500,102500,22500"
st "ZR"
blo "101000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "ZR"
t "std_ulogic"
o 12
suid 120,0
)
)
)
*50 (CptPort
uid 2202,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,17625,100000,18375"
)
tg (CPTG
uid 2204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2205,0
va (VaSet
font "arial,8,0"
)
xt "101000,17500,103000,18500"
st "Data"
blo "101000,18300"
)
)
thePort (LogicalPort
lang 10
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "( 15 DOWNTO 0 )"
o 17
suid 121,0
)
)
)
*51 (CptPort
uid 2267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,18625,100000,19375"
)
tg (CPTG
uid 2269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2270,0
va (VaSet
font "arial,8,0"
)
xt "101000,18500,103000,19500"
st "F4M"
blo "101000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "F4M"
t "std_ulogic"
o 3
suid 122,0
)
)
)
*52 (CptPort
uid 2473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,27625,100000,28375"
)
tg (CPTG
uid 2475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2476,0
va (VaSet
font "arial,8,0"
)
xt "102000,27500,103300,28500"
st "rst"
blo "102000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 13
suid 123,0
)
)
)
]
shape (Rectangle
uid 1956,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,12000,111000,31000"
)
oxt "15000,6000,23000,20000"
ttg (MlTextGroup
uid 1957,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 1958,0
va (VaSet
font "arial,8,1"
)
xt "104350,17000,109650,18000"
st "idx_fpga_lib"
blo "104350,17800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 1959,0
va (VaSet
font "arial,8,1"
)
xt "104350,18000,107650,19000"
st "channel"
blo "104350,18800"
tm "CptNameMgr"
)
*55 (Text
uid 1960,0
va (VaSet
font "arial,8,1"
)
xt "104350,19000,106250,20000"
st "Ch1"
blo "104350,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1961,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1962,0
text (MLText
uid 1963,0
va (VaSet
font "Courier New,8,0"
)
xt "74000,14500,74000,14500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1964,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "100250,29250,101750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*56 (PortIoIn
uid 1965,0
shape (CompositeShape
uid 1966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1967,0
sl 0
ro 270
xt "95000,21625,96500,22375"
)
(Line
uid 1968,0
sl 0
ro 270
xt "96500,22000,97000,22000"
pts [
"96500,22000"
"97000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1969,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1970,0
va (VaSet
font "arial,8,0"
)
xt "93100,21500,95000,22500"
st "ZR1"
ju 2
blo "95000,22300"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 1971,0
shape (CompositeShape
uid 1972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1973,0
sl 0
ro 270
xt "95000,22625,96500,23375"
)
(Line
uid 1974,0
sl 0
ro 270
xt "96500,23000,97000,23000"
pts [
"96500,23000"
"97000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1975,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1976,0
va (VaSet
font "arial,8,0"
)
xt "92600,22500,95000,23500"
st "KillB1"
ju 2
blo "95000,23300"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 1977,0
shape (CompositeShape
uid 1978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1979,0
sl 0
ro 270
xt "95000,23625,96500,24375"
)
(Line
uid 1980,0
sl 0
ro 270
xt "96500,24000,97000,24000"
pts [
"96500,24000"
"97000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1982,0
va (VaSet
font "arial,8,0"
)
xt "92600,23500,95000,24500"
st "KillA1"
ju 2
blo "95000,24300"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 1983,0
shape (CompositeShape
uid 1984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1985,0
sl 0
ro 270
xt "95000,24625,96500,25375"
)
(Line
uid 1986,0
sl 0
ro 270
xt "96500,25000,97000,25000"
pts [
"96500,25000"
"97000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1987,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1988,0
va (VaSet
font "arial,8,0"
)
xt "92400,24500,95000,25500"
st "LimO1"
ju 2
blo "95000,25300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 1989,0
shape (CompositeShape
uid 1990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1991,0
sl 0
ro 270
xt "95000,25625,96500,26375"
)
(Line
uid 1992,0
sl 0
ro 270
xt "96500,26000,97000,26000"
pts [
"96500,26000"
"97000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1994,0
va (VaSet
font "arial,8,0"
)
xt "92800,25500,95000,26500"
st "LimI1"
ju 2
blo "95000,26300"
tm "WireNameMgr"
)
)
)
*61 (PortIoOut
uid 1995,0
shape (CompositeShape
uid 1996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1997,0
sl 0
ro 270
xt "114500,19625,116000,20375"
)
(Line
uid 1998,0
sl 0
ro 270
xt "114000,20000,114500,20000"
pts [
"114000,20000"
"114500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1999,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2000,0
va (VaSet
font "arial,8,0"
)
xt "117000,19500,118900,20500"
st "Dir1"
blo "117000,20300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 2001,0
shape (CompositeShape
uid 2002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2003,0
sl 0
ro 270
xt "114500,20625,116000,21375"
)
(Line
uid 2004,0
sl 0
ro 270
xt "114000,21000,114500,21000"
pts [
"114000,21000"
"114500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2005,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2006,0
va (VaSet
font "arial,8,0"
)
xt "117000,20500,119200,21500"
st "Run1"
blo "117000,21300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 2007,0
shape (CompositeShape
uid 2008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2009,0
sl 0
ro 270
xt "114500,21625,116000,22375"
)
(Line
uid 2010,0
sl 0
ro 270
xt "114000,22000,114500,22000"
pts [
"114000,22000"
"114500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2012,0
va (VaSet
font "arial,8,0"
)
xt "117000,21500,119300,22500"
st "Step1"
blo "117000,22300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 2013,0
decl (Decl
n "Dir1"
t "std_ulogic"
o 12
suid 77,0
)
declText (MLText
uid 2014,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,11800,38500,12600"
st "Dir1        : std_ulogic"
)
)
*65 (Net
uid 2015,0
decl (Decl
n "Run1"
t "std_ulogic"
o 15
suid 78,0
)
declText (MLText
uid 2016,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,14200,38500,15000"
st "Run1        : std_ulogic"
)
)
*66 (Net
uid 2017,0
decl (Decl
n "Step1"
t "std_ulogic"
o 16
suid 79,0
)
declText (MLText
uid 2018,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,15000,38500,15800"
st "Step1       : std_ulogic"
)
)
*67 (Net
uid 2019,0
decl (Decl
n "LimI1"
t "std_ulogic"
o 9
suid 80,0
)
declText (MLText
uid 2020,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,8600,38500,9400"
st "LimI1       : std_ulogic"
)
)
*68 (Net
uid 2021,0
decl (Decl
n "LimO1"
t "std_ulogic"
o 10
suid 81,0
)
declText (MLText
uid 2022,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,9400,38500,10200"
st "LimO1       : std_ulogic"
)
)
*69 (Net
uid 2023,0
decl (Decl
n "KillA1"
t "std_ulogic"
o 7
suid 82,0
)
declText (MLText
uid 2024,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,7000,38500,7800"
st "KillA1      : std_ulogic"
)
)
*70 (Net
uid 2025,0
decl (Decl
n "KillB1"
t "std_ulogic"
o 8
suid 83,0
)
declText (MLText
uid 2026,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,7800,38500,8600"
st "KillB1      : std_ulogic"
)
)
*71 (Net
uid 2027,0
decl (Decl
n "ZR1"
t "std_ulogic"
o 11
suid 84,0
)
declText (MLText
uid 2028,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,10200,38500,11000"
st "ZR1         : std_ulogic"
)
)
*72 (Net
uid 2271,0
decl (Decl
n "F4M"
t "std_ulogic"
o 5
suid 89,0
)
declText (MLText
uid 2272,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,19200,42000,20000"
st "SIGNAL F4M         : std_ulogic"
)
)
*73 (Net
uid 2487,0
decl (Decl
n "INTA"
t "std_ulogic"
o 23
suid 93,0
)
declText (MLText
uid 2488,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,20000,42000,20800"
st "SIGNAL INTA        : std_ulogic"
)
)
*74 (Net
uid 2499,0
decl (Decl
n "BaseEn"
t "std_ulogic"
o 24
suid 95,0
)
declText (MLText
uid 2500,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,17600,42000,18400"
st "SIGNAL BaseEn      : std_ulogic"
)
)
*75 (Net
uid 2511,0
lang 10
decl (Decl
n "Chan"
t "std_ulogic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 25
suid 97,0
)
declText (MLText
uid 2512,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,18400,57500,19200"
st "SIGNAL Chan        : std_ulogic_vector(N_CHANNELS-1 DOWNTO 0)"
)
)
*76 (Net
uid 2533,0
decl (Decl
n "rst"
t "std_ulogic"
o 26
suid 98,0
)
declText (MLText
uid 2534,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,11000,38500,11800"
st "rst         : std_ulogic"
)
)
*77 (PortIoIn
uid 2673,0
shape (CompositeShape
uid 2674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2675,0
sl 0
ro 270
xt "67000,27625,68500,28375"
)
(Line
uid 2676,0
sl 0
ro 270
xt "68500,28000,69000,28000"
pts [
"68500,28000"
"69000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
font "arial,8,0"
)
xt "64700,27500,66000,28500"
st "rst"
ju 2
blo "66000,28300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 2748,0
lang 10
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 100,0
)
declText (MLText
uid 2749,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,23200,52000,24000"
st "SIGNAL iData       : std_logic_vector(15 DOWNTO 0)"
)
)
*79 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,9000,74000,9000"
pts [
"71000,9000"
"74000,9000"
]
)
start &1
end &24
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "73000,8000,78000,9000"
st "Addr : (15:0)"
blo "73000,8800"
tm "WireNameMgr"
)
)
on &2
)
*80 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "69000,29000,99250,29000"
pts [
"69000,29000"
"99250,29000"
]
)
start &3
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,39000,61300,40000"
st "CMDENBL"
blo "57000,39800"
tm "WireNameMgr"
)
)
on &4
)
*81 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "82000,8000,89000,8000"
pts [
"89000,8000"
"82000,8000"
]
)
start &6
end &24
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "115000,3000,117800,4000"
st "ExpAck"
blo "115000,3800"
tm "WireNameMgr"
)
)
on &30
)
*82 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "84000,4000,88000,4000"
pts [
"88000,4000"
"84000,4000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "93000,3000,97700,4000"
st "ExpIntr_Not"
blo "93000,3800"
tm "WireNameMgr"
)
)
on &8
)
*83 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "71000,10000,74000,10000"
pts [
"71000,10000"
"74000,10000"
]
)
start &9
end &24
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "73000,9000,75600,10000"
st "ExpRd"
blo "73000,9800"
tm "WireNameMgr"
)
)
on &10
)
*84 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "71000,11000,74000,11000"
pts [
"71000,11000"
"74000,11000"
]
)
start &11
end &24
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "73000,10000,75600,11000"
st "ExpWr"
blo "73000,10800"
tm "WireNameMgr"
)
)
on &12
)
*85 (Wire
uid 580,0
shape (OrthoPolyLine
uid 581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,14000,74000,14000"
pts [
"74000,14000"
"71000,14000"
]
)
start &24
end &5
sat 4
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 582,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 583,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69000,19000,71000,20000"
st "Data"
blo "69000,19800"
tm "WireNameMgr"
)
)
on &29
)
*86 (Wire
uid 1013,0
shape (OrthoPolyLine
uid 1014,0
va (VaSet
vasetType 3
)
xt "82000,16000,99250,16000"
pts [
"82000,16000"
"99250,16000"
]
)
start &24
end &45
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1018,0
va (VaSet
font "arial,8,0"
)
xt "84000,15000,86300,16000"
st "RdEn"
blo "84000,15800"
tm "WireNameMgr"
)
)
on &31
)
*87 (Wire
uid 1021,0
shape (OrthoPolyLine
uid 1022,0
va (VaSet
vasetType 3
)
xt "82000,15000,99250,15000"
pts [
"82000,15000"
"99250,15000"
]
)
start &24
end &48
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
va (VaSet
font "arial,8,0"
)
xt "84000,14000,86300,15000"
st "WrEn"
blo "84000,14800"
tm "WireNameMgr"
)
)
on &32
)
*88 (Wire
uid 1182,0
optionalChildren [
*89 (BdJunction
uid 2766,0
ps "OnConnectorStrategy"
shape (Circle
uid 2767,0
va (VaSet
vasetType 1
)
xt "69600,26600,70400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1183,0
va (VaSet
vasetType 3
)
xt "69000,27000,99250,27000"
pts [
"69000,27000"
"99250,27000"
]
)
start &33
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1187,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,26000,73000,27000"
st "F8M"
blo "71000,26800"
tm "WireNameMgr"
)
)
on &34
)
*90 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
)
xt "97000,24000,99250,24000"
pts [
"97000,24000"
"99250,24000"
]
)
start &58
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,23000,101400,24000"
st "KillA1"
blo "99000,23800"
tm "WireNameMgr"
)
)
on &69
)
*91 (Wire
uid 1751,0
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
)
xt "97000,23000,99250,23000"
pts [
"97000,23000"
"99250,23000"
]
)
start &57
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,22000,101400,23000"
st "KillB1"
blo "99000,22800"
tm "WireNameMgr"
)
)
on &70
)
*92 (Wire
uid 1797,0
shape (OrthoPolyLine
uid 1798,0
va (VaSet
vasetType 3
)
xt "97000,26000,99250,26000"
pts [
"97000,26000"
"99250,26000"
]
)
start &60
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1804,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,25000,101200,26000"
st "LimI1"
blo "99000,25800"
tm "WireNameMgr"
)
)
on &67
)
*93 (Wire
uid 1807,0
shape (OrthoPolyLine
uid 1808,0
va (VaSet
vasetType 3
)
xt "97000,25000,99250,25000"
pts [
"97000,25000"
"99250,25000"
]
)
start &59
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1814,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,24000,101600,25000"
st "LimO1"
blo "99000,24800"
tm "WireNameMgr"
)
)
on &68
)
*94 (Wire
uid 1817,0
shape (OrthoPolyLine
uid 1818,0
va (VaSet
vasetType 3
)
xt "111750,21000,114000,21000"
pts [
"111750,21000"
"114000,21000"
]
)
start &46
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1824,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113750,20000,115950,21000"
st "Run1"
blo "113750,20800"
tm "WireNameMgr"
)
)
on &65
)
*95 (Wire
uid 1827,0
shape (OrthoPolyLine
uid 1828,0
va (VaSet
vasetType 3
)
xt "111750,22000,114000,22000"
pts [
"111750,22000"
"114000,22000"
]
)
start &47
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113750,21000,116050,22000"
st "Step1"
blo "113750,21800"
tm "WireNameMgr"
)
)
on &66
)
*96 (Wire
uid 1837,0
shape (OrthoPolyLine
uid 1838,0
va (VaSet
vasetType 3
)
xt "97000,22000,99250,22000"
pts [
"97000,22000"
"99250,22000"
]
)
start &56
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1844,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99000,21000,100900,22000"
st "ZR1"
blo "99000,21800"
tm "WireNameMgr"
)
)
on &71
)
*97 (Wire
uid 1861,0
shape (OrthoPolyLine
uid 1862,0
va (VaSet
vasetType 3
)
xt "111750,20000,114000,20000"
pts [
"111750,20000"
"114000,20000"
]
)
start &38
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1868,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113750,19000,115650,20000"
st "Dir1"
blo "113750,19800"
tm "WireNameMgr"
)
)
on &64
)
*98 (Wire
uid 2273,0
shape (OrthoPolyLine
uid 2274,0
va (VaSet
vasetType 3
)
xt "82000,19000,99250,19000"
pts [
"82000,19000"
"99250,19000"
]
)
start &24
end &51
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2276,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84000,18000,86000,19000"
st "F4M"
blo "84000,18800"
tm "WireNameMgr"
)
)
on &72
)
*99 (Wire
uid 2424,0
shape (OrthoPolyLine
uid 2425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,18000,99250,18000"
pts [
"82000,18000"
"99250,18000"
]
)
start &24
end &50
sat 4
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2426,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2427,0
va (VaSet
font "arial,8,0"
)
xt "84000,17000,86200,18000"
st "iData"
blo "84000,17800"
tm "WireNameMgr"
)
)
on &78
)
*100 (Wire
uid 2479,0
shape (OrthoPolyLine
uid 2480,0
va (VaSet
vasetType 3
)
xt "82000,9000,89000,9000"
pts [
"82000,9000"
"89000,9000"
]
)
start &24
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2486,0
va (VaSet
font "arial,8,0"
)
xt "84000,8000,86200,9000"
st "INTA"
blo "84000,8800"
tm "WireNameMgr"
)
)
on &73
)
*101 (Wire
uid 2491,0
shape (OrthoPolyLine
uid 2492,0
va (VaSet
vasetType 3
)
xt "82000,10000,89000,10000"
pts [
"82000,10000"
"89000,10000"
]
)
start &24
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2498,0
va (VaSet
font "arial,8,0"
)
xt "84000,9000,87000,10000"
st "BaseEn"
blo "84000,9800"
tm "WireNameMgr"
)
)
on &74
)
*102 (Wire
uid 2503,0
optionalChildren [
*103 (Ripper
uid 2517,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"93000,20000"
"94000,21000"
]
uid 2518,0
va (VaSet
vasetType 3
)
xt "93000,20000,94000,21000"
)
)
]
shape (OrthoPolyLine
uid 2504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,20000,94000,20000"
pts [
"82000,20000"
"94000,20000"
]
)
start &24
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2510,0
va (VaSet
font "arial,8,0"
)
xt "84000,19000,94800,20000"
st "Chan : (N_CHANNELS-1:0)"
blo "84000,19800"
tm "WireNameMgr"
)
)
on &75
)
*104 (Wire
uid 2513,0
shape (OrthoPolyLine
uid 2514,0
va (VaSet
vasetType 3
)
xt "94000,21000,99250,21000"
pts [
"94000,21000"
"99250,21000"
]
)
start &103
end &36
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
font "arial,8,0"
)
xt "95000,20000,98200,21000"
st "Chan(0)"
blo "95000,20800"
tm "WireNameMgr"
)
)
on &75
)
*105 (Wire
uid 2525,0
shape (OrthoPolyLine
uid 2526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,14000,99250,14000"
pts [
"82000,14000"
"99250,14000"
]
)
start &24
end &44
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2532,0
va (VaSet
font "arial,8,0"
)
xt "84000,13000,89000,14000"
st "OpCd : (2:0)"
blo "84000,13800"
tm "WireNameMgr"
)
)
on &28
)
*106 (Wire
uid 2535,0
optionalChildren [
*107 (BdJunction
uid 2774,0
ps "OnConnectorStrategy"
shape (Circle
uid 2775,0
va (VaSet
vasetType 1
)
xt "70600,27600,71400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2536,0
va (VaSet
vasetType 3
)
xt "69000,28000,99250,28000"
pts [
"99250,28000"
"69000,28000"
]
)
start &52
end &77
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2540,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99250,30000,100550,31000"
st "rst"
blo "99250,30800"
tm "WireNameMgr"
)
)
on &76
)
*108 (Wire
uid 2760,0
shape (OrthoPolyLine
uid 2761,0
va (VaSet
vasetType 3
)
xt "70000,19000,74000,27000"
pts [
"70000,27000"
"70000,19000"
"74000,19000"
]
)
start &89
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2765,0
va (VaSet
font "arial,8,0"
)
xt "71000,18000,73000,19000"
st "F8M"
blo "71000,18800"
tm "WireNameMgr"
)
)
on &34
)
*109 (Wire
uid 2768,0
shape (OrthoPolyLine
uid 2769,0
va (VaSet
vasetType 3
)
xt "71000,20000,74000,28000"
pts [
"71000,28000"
"71000,20000"
"74000,20000"
]
)
start &107
end &24
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2773,0
va (VaSet
font "arial,8,0"
)
xt "72000,19000,73300,20000"
st "rst"
blo "72000,19800"
tm "WireNameMgr"
)
)
on &76
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *110 (PackageList
uid 153,0
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*112 (MLText
uid 155,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 156,0
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 157,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*114 (Text
uid 158,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*115 (MLText
uid 159,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*116 (Text
uid 160,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*117 (MLText
uid 161,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*118 (Text
uid 162,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*119 (MLText
uid 163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,924"
viewArea "44340,-7324,112244,40868"
cachedDiagramExtent "0,0,119300,51000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1013
paperHeight 783
windowsPaperWidth 1013
windowsPaperHeight 783
paperType "LETTER"
windowsPaperName "LETTER"
windowsPaperType 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
showPageNumbers 1
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-8000,0"
lastUid 2777,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*122 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*138 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*140 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "23000,1000,28400,2000"
st "Declarations"
blo "23000,1800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "23000,2000,25700,3000"
st "Ports:"
blo "23000,2800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,1000,26800,2000"
st "Pre User:"
blo "23000,1800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "23000,1000,51500,2600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "23000,16600,30100,17600"
st "Diagram Signals:"
blo "23000,17400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,1000,27700,2000"
st "Post User:"
blo "23000,1800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "23000,1000,37500,1800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 100,0
usingSuid 1
emptyRow *141 (LEmptyRow
)
uid 166,0
optionalChildren [
*142 (RefLabelRowHdr
)
*143 (TitleRowHdr
)
*144 (FilterRowHdr
)
*145 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*146 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*147 (GroupColHdr
tm "GroupColHdrMgr"
)
*148 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*149 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*150 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*151 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*152 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*153 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*154 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 107,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "CMDENBL"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 109,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 6,0
)
)
uid 111,0
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 7,0
)
)
uid 113,0
)
*158 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpIntr_Not"
t "std_logic"
o 14
suid 5,0
)
)
uid 117,0
)
*159 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "OpCd"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 19
suid 9,0
)
)
uid 253,0
)
*160 (LeafLogPort
port (LogicalPort
lang 10
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 11,0
)
)
uid 604,0
)
*161 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 13
suid 12,0
)
)
uid 606,0
)
*162 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 20
suid 16,0
)
)
uid 803,0
)
*163 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 21
suid 17,0
)
)
uid 805,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 6
suid 43,0
)
)
uid 1487,0
)
*165 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Dir1"
t "std_ulogic"
o 12
suid 77,0
)
)
uid 2037,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Run1"
t "std_ulogic"
o 15
suid 78,0
)
)
uid 2039,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Step1"
t "std_ulogic"
o 16
suid 79,0
)
)
uid 2041,0
)
*168 (LeafLogPort
port (LogicalPort
decl (Decl
n "LimI1"
t "std_ulogic"
o 9
suid 80,0
)
)
uid 2043,0
)
*169 (LeafLogPort
port (LogicalPort
decl (Decl
n "LimO1"
t "std_ulogic"
o 10
suid 81,0
)
)
uid 2045,0
)
*170 (LeafLogPort
port (LogicalPort
decl (Decl
n "KillA1"
t "std_ulogic"
o 7
suid 82,0
)
)
uid 2047,0
)
*171 (LeafLogPort
port (LogicalPort
decl (Decl
n "KillB1"
t "std_ulogic"
o 8
suid 83,0
)
)
uid 2049,0
)
*172 (LeafLogPort
port (LogicalPort
decl (Decl
n "ZR1"
t "std_ulogic"
o 11
suid 84,0
)
)
uid 2051,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F4M"
t "std_ulogic"
o 5
suid 89,0
)
)
uid 2283,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTA"
t "std_ulogic"
o 23
suid 93,0
)
)
uid 2519,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BaseEn"
t "std_ulogic"
o 24
suid 95,0
)
)
uid 2521,0
)
*176 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Chan"
t "std_ulogic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 25
suid 97,0
)
)
uid 2523,0
)
*177 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 26
suid 98,0
)
)
uid 2553,0
)
*178 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 100,0
)
)
uid 2758,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 179,0
optionalChildren [
*179 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *180 (MRCItem
litem &141
pos 25
dimension 20
)
uid 181,0
optionalChildren [
*181 (MRCItem
litem &142
pos 0
dimension 20
uid 182,0
)
*182 (MRCItem
litem &143
pos 1
dimension 23
uid 183,0
)
*183 (MRCItem
litem &144
pos 2
hidden 1
dimension 20
uid 184,0
)
*184 (MRCItem
litem &154
pos 0
dimension 20
uid 108,0
)
*185 (MRCItem
litem &155
pos 1
dimension 20
uid 110,0
)
*186 (MRCItem
litem &156
pos 2
dimension 20
uid 112,0
)
*187 (MRCItem
litem &157
pos 3
dimension 20
uid 114,0
)
*188 (MRCItem
litem &158
pos 6
dimension 20
uid 118,0
)
*189 (MRCItem
litem &159
pos 17
dimension 20
uid 254,0
)
*190 (MRCItem
litem &160
pos 5
dimension 20
uid 605,0
)
*191 (MRCItem
litem &161
pos 7
dimension 20
uid 607,0
)
*192 (MRCItem
litem &162
pos 18
dimension 20
uid 804,0
)
*193 (MRCItem
litem &163
pos 19
dimension 20
uid 806,0
)
*194 (MRCItem
litem &164
pos 4
dimension 20
uid 1488,0
)
*195 (MRCItem
litem &165
pos 8
dimension 20
uid 2038,0
)
*196 (MRCItem
litem &166
pos 9
dimension 20
uid 2040,0
)
*197 (MRCItem
litem &167
pos 10
dimension 20
uid 2042,0
)
*198 (MRCItem
litem &168
pos 11
dimension 20
uid 2044,0
)
*199 (MRCItem
litem &169
pos 12
dimension 20
uid 2046,0
)
*200 (MRCItem
litem &170
pos 13
dimension 20
uid 2048,0
)
*201 (MRCItem
litem &171
pos 14
dimension 20
uid 2050,0
)
*202 (MRCItem
litem &172
pos 15
dimension 20
uid 2052,0
)
*203 (MRCItem
litem &173
pos 16
dimension 20
uid 2284,0
)
*204 (MRCItem
litem &174
pos 20
dimension 20
uid 2520,0
)
*205 (MRCItem
litem &175
pos 21
dimension 20
uid 2522,0
)
*206 (MRCItem
litem &176
pos 22
dimension 20
uid 2524,0
)
*207 (MRCItem
litem &177
pos 23
dimension 20
uid 2554,0
)
*208 (MRCItem
litem &178
pos 24
dimension 20
uid 2759,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 185,0
optionalChildren [
*209 (MRCItem
litem &145
pos 0
dimension 20
uid 186,0
)
*210 (MRCItem
litem &147
pos 1
dimension 50
uid 187,0
)
*211 (MRCItem
litem &148
pos 2
dimension 100
uid 188,0
)
*212 (MRCItem
litem &149
pos 3
dimension 47
uid 189,0
)
*213 (MRCItem
litem &150
pos 4
dimension 100
uid 190,0
)
*214 (MRCItem
litem &151
pos 5
dimension 100
uid 191,0
)
*215 (MRCItem
litem &152
pos 6
dimension 50
uid 192,0
)
*216 (MRCItem
litem &153
pos 7
dimension 80
uid 193,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 180,0
vaOverrides [
]
)
]
)
uid 165,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *217 (LEmptyRow
)
uid 195,0
optionalChildren [
*218 (RefLabelRowHdr
)
*219 (TitleRowHdr
)
*220 (FilterRowHdr
)
*221 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*222 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*223 (GroupColHdr
tm "GroupColHdrMgr"
)
*224 (NameColHdr
tm "GenericNameColHdrMgr"
)
*225 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*226 (InitColHdr
tm "GenericValueColHdrMgr"
)
*227 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*228 (EolColHdr
tm "GenericEolColHdrMgr"
)
*229 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "positive"
value "2"
)
uid 2776,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 207,0
optionalChildren [
*230 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *231 (MRCItem
litem &217
pos 1
dimension 20
)
uid 209,0
optionalChildren [
*232 (MRCItem
litem &218
pos 0
dimension 20
uid 210,0
)
*233 (MRCItem
litem &219
pos 1
dimension 23
uid 211,0
)
*234 (MRCItem
litem &220
pos 2
hidden 1
dimension 20
uid 212,0
)
*235 (MRCItem
litem &229
pos 0
dimension 20
uid 2777,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 213,0
optionalChildren [
*236 (MRCItem
litem &221
pos 0
dimension 20
uid 214,0
)
*237 (MRCItem
litem &223
pos 1
dimension 50
uid 215,0
)
*238 (MRCItem
litem &224
pos 2
dimension 100
uid 216,0
)
*239 (MRCItem
litem &225
pos 3
dimension 100
uid 217,0
)
*240 (MRCItem
litem &226
pos 4
dimension 50
uid 218,0
)
*241 (MRCItem
litem &227
pos 5
dimension 50
uid 219,0
)
*242 (MRCItem
litem &228
pos 6
dimension 80
uid 220,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 208,0
vaOverrides [
]
)
]
)
uid 194,0
type 1
)
activeModelName "BlockDiag"
)
