

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Wed Mar 20 05:12:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       93|  40.000 ns|  0.930 us|    4|   93|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_1021_1  |        2|       91|         3|          1|          1|  1 ~ 90|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1021_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln1021"   --->   Operation 7 'read' 'sext_ln1021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_addrbound_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %cols_addrbound"   --->   Operation 8 'read' 'cols_addrbound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1021_cast = sext i58 %sext_ln1021_read"   --->   Operation 9 'sext' 'sext_ln1021_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln1015 = store i18 0, i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 12 'store' 'store_ln1015' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_1 = load i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 14 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln1021 = icmp_eq  i18 %c_1, i18 %cols_addrbound_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 15 'icmp' 'icmp_ln1021' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%c_2 = add i18 %c_1, i18 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 16 'add' 'c_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1021 = br i1 %icmp_ln1021, void %for.inc.split.i, void %Axi2AxiStream.exit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 17 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1015 = store i18 %c_2, i18 %c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 18 'store' 'store_ln1015' <Predicate = (!icmp_ln1021)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln1021_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 19 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 20 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1021)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln1024 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1024->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 21 'specpipeline' 'specpipeline_ln1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1023 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 90, i64 45" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1021 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 23 'specloopname' 'specloopname_ln1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %ldata, i512 %gmem1_addr_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 24 'write' 'write_ln1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1021 = br void %for.inc.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 25 'br' 'br_ln1021' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.312ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1015', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) of constant 0 on local variable 'c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155 [11]  (1.588 ns)
	'load' operation 18 bit ('c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on local variable 'c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155 [14]  (0.000 ns)
	'add' operation 18 bit ('c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [16]  (2.136 ns)
	'store' operation 0 bit ('store_ln1015', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) of variable 'c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155 on local variable 'c', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1015->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155 [25]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem1_addr', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [19]  (0.000 ns)
	bus read operation ('gmem1_addr_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [23]  (7.300 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln1026', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'ldata' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1026->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [24]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
