read_verilog ../top.v
synth -encfile enc.file

