<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FULL_ADDER_SCH.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FULL_ADDER_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FULL_ADDER_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FULL_ADDER_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FULL_ADDER_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="full_adder_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="full_adder_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="full_adder_sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="full_adder_sch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="full_adder_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="full_adder_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="full_adder_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder_sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="full_adder_sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="full_adder_sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="full_adder_sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="full_adder_sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="full_adder_sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="full_adder_sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="full_adder_sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder_sch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="full_adder_sch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="full_adder_sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="full_adder_sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="full_adder_sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="full_adder_sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="full_adder_sch.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="full_adder_sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="full_adder_sch.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="full_adder_sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="full_adder_sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder_sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="full_adder_sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="full_adder_sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="full_adder_sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="full_adder_sch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="full_adder_sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="full_adder_sch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1357154776" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1357154776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357155086" xil_pn:in_ck="-8348089465441961095" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1357155086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="FULL_ADDER_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1357155090" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="784383313457522013" xil_pn:start_ts="1357155090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357155092" xil_pn:in_ck="6351553875096643835" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3594924609330189275" xil_pn:start_ts="1357155090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_adder_sch.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1357154778" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3612825810784337944" xil_pn:start_ts="1357154778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357155092" xil_pn:in_ck="2845636459517838874" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1357155092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FULL_ADDER.vhd"/>
      <outfile xil_pn:name="FULL_ADDER_TB.vhd"/>
      <outfile xil_pn:name="full_adder_sch.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1357155100" xil_pn:in_ck="2845636459517838874" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7635605512561614598" xil_pn:start_ts="1357155092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FULL_ADDER_TB_beh.prj"/>
      <outfile xil_pn:name="FULL_ADDER_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1357155101" xil_pn:in_ck="-5393150462000145770" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7307886437746406009" xil_pn:start_ts="1357155100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FULL_ADDER_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1357156641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1357156641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:in_ck="6351553875096643835" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5550827475261097274" xil_pn:start_ts="1357156641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_adder_sch.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3612825810784337944" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8662369990130876412" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156643" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8890256714398742706" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156666" xil_pn:in_ck="-4455657435712007613" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4992878648233966721" xil_pn:start_ts="1357156643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.jhd"/>
      <outfile xil_pn:name="full_adder_sch.lso"/>
      <outfile xil_pn:name="full_adder_sch.ngc"/>
      <outfile xil_pn:name="full_adder_sch.ngr"/>
      <outfile xil_pn:name="full_adder_sch.prj"/>
      <outfile xil_pn:name="full_adder_sch.stx"/>
      <outfile xil_pn:name="full_adder_sch.syr"/>
      <outfile xil_pn:name="full_adder_sch.xst"/>
      <outfile xil_pn:name="full_adder_sch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1357156666" xil_pn:in_ck="-4385972088398695810" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4862689960509320369" xil_pn:start_ts="1357156666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357156684" xil_pn:in_ck="-2290453443804751309" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8504102226069206445" xil_pn:start_ts="1357156666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.bld"/>
      <outfile xil_pn:name="full_adder_sch.ngd"/>
      <outfile xil_pn:name="full_adder_sch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1357156707" xil_pn:in_ck="-2290453443804751308" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1357156684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.pcf"/>
      <outfile xil_pn:name="full_adder_sch_map.map"/>
      <outfile xil_pn:name="full_adder_sch_map.mrp"/>
      <outfile xil_pn:name="full_adder_sch_map.ncd"/>
      <outfile xil_pn:name="full_adder_sch_map.ngm"/>
      <outfile xil_pn:name="full_adder_sch_map.xrpt"/>
      <outfile xil_pn:name="full_adder_sch_summary.xml"/>
      <outfile xil_pn:name="full_adder_sch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357156740" xil_pn:in_ck="4673069517502505805" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1357156707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.ncd"/>
      <outfile xil_pn:name="full_adder_sch.pad"/>
      <outfile xil_pn:name="full_adder_sch.par"/>
      <outfile xil_pn:name="full_adder_sch.ptwx"/>
      <outfile xil_pn:name="full_adder_sch.unroutes"/>
      <outfile xil_pn:name="full_adder_sch.xpi"/>
      <outfile xil_pn:name="full_adder_sch_pad.csv"/>
      <outfile xil_pn:name="full_adder_sch_pad.txt"/>
      <outfile xil_pn:name="full_adder_sch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1357156767" xil_pn:in_ck="6351553875096638386" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1357156740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.bgn"/>
      <outfile xil_pn:name="full_adder_sch.bit"/>
      <outfile xil_pn:name="full_adder_sch.drc"/>
      <outfile xil_pn:name="full_adder_sch.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357156740" xil_pn:in_ck="-2290453443804751440" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1357156730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="full_adder_sch.twr"/>
      <outfile xil_pn:name="full_adder_sch.twx"/>
    </transform>
  </transforms>

</generated_project>
