INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/buzzer_system/buzzer_system.srcs/sources_1/new/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/buzzer_system/buzzer_system.srcs/sources_1/new/buzz_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzz_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/buzzer_system/buzzer_system.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
