// Seed: 542007593
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2,
    output wor   id_3,
    output wor   id_4,
    output uwire id_5
);
  logic [7:0] id_7;
  assign module_1.type_9 = 0;
  assign id_7 = id_7[1];
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9
    , id_11 = 1
);
  assign id_1 = 1 == id_8;
  wire id_12;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_7,
      id_1,
      id_7
  );
  wire id_15;
endmodule
