Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 17:07:33 2019
| Host         : Drew running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
| Design       : base_mb_wrapper
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    91 |
| Unused register locations in slices containing registers |   297 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |            2 |
|      3 |            3 |
|      4 |           12 |
|      5 |            1 |
|      6 |            9 |
|      7 |            3 |
|      8 |            9 |
|      9 |            1 |
|     10 |            2 |
|     11 |            2 |
|     12 |            2 |
|     15 |            1 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             269 |           93 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             225 |           78 |
| Yes          | No                    | No                     |             248 |           88 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             573 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                               Enable Signal                                                                                              |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__69_n_0 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                    |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                     |                1 |              1 |
| ~base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              1 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                    |                1 |              1 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__107_n_0        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                              |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                               |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                                |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__108_n_0  |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                1 |              3 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          |                                                                                                                                                                            |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                         | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |                1 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                            |                2 |              4 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                   | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       |                                                                                                                                                                            |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                           | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                           |                2 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                            |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                            |                3 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                            |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                 | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                2 |              7 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                            |                2 |              8 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/inHibit_EX_reg                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                         | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                            |                7 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                         | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |             10 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                            |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                           |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                            |                5 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/E[0]                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                7 |             22 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                       |                3 |             23 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                            | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                7 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                7 |             26 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                6 |             28 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |               32 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                         |                                                                                                                                                                            |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                            |               22 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                      | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                4 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                4 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                  | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                            |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                    | base_mb_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                  |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                  |                                                                                                                                                                            |                8 |             33 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                            |               15 |             46 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               22 |             56 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                            |               17 |             64 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               24 |             79 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          |                                                                                                                                                                            |               24 |             80 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               35 |             93 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                            |               32 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG                       |                                                                                                                                                                                                          |                                                                                                                                                                            |               71 |            203 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


