// Seed: 1347709229
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    output wor id_3
);
  assign id_1 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_1 = 32'd60
) (
    input wand _id_0,
    output supply0 _id_1[~  id_1 : 1  ||  id_0]
    , id_9,
    input supply0 id_2,
    output logic id_3,
    input supply1 id_4,
    output supply0 id_5,
    input uwire id_6,
    input supply0 id_7
);
  always_latch begin : LABEL_0
    id_3 <= 1;
  end
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_5
  );
endmodule
