

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sat Oct 12 15:37:21 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        matrixmul_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     7.566|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |    9|    9|         2|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %b), !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %a), !map !24"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !37"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "br label %1" [matrixmul.cpp:54]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln54, %Col ]" [matrixmul.cpp:54]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln57_1, %Col ]" [matrixmul.cpp:57]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %Col ]"   --->   Operation 12 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln54 = icmp eq i4 %indvar_flatten, -7" [matrixmul.cpp:54]   --->   Operation 13 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.80ns)   --->   "%add_ln54 = add i4 %indvar_flatten, 1" [matrixmul.cpp:54]   --->   Operation 14 'add' 'add_ln54' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %Col" [matrixmul.cpp:54]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.62ns)   --->   "%i = add i2 1, %i_0" [matrixmul.cpp:54]   --->   Operation 16 'add' 'i' <Predicate = (!icmp_ln54)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.39ns)   --->   "%icmp_ln56 = icmp eq i2 %j_0, -1" [matrixmul.cpp:56]   --->   Operation 17 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%select_ln57 = select i1 %icmp_ln56, i2 0, i2 %j_0" [matrixmul.cpp:57]   --->   Operation 18 'select' 'select_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%select_ln57_1 = select i1 %icmp_ln56, i2 %i, i2 %i_0" [matrixmul.cpp:57]   --->   Operation 19 'select' 'select_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln57_1 to i64" [matrixmul.cpp:57]   --->   Operation 20 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i2 %select_ln57 to i64" [matrixmul.cpp:57]   --->   Operation 21 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [3 x i24]* %a, i64 0, i64 %zext_ln57" [matrixmul.cpp:60]   --->   Operation 22 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.73ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 23 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [3 x i24]* %b, i64 0, i64 %zext_ln57_1" [matrixmul.cpp:60]   --->   Operation 24 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.73ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 25 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%j = add i2 1, %select_ln57" [matrixmul.cpp:56]   --->   Operation 26 'add' 'j' <Predicate = (!icmp_ln54)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.56>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i2 %select_ln57_1 to i5" [matrixmul.cpp:57]   --->   Operation 29 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln57_1, i2 0)" [matrixmul.cpp:57]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i4 %tmp to i5" [matrixmul.cpp:57]   --->   Operation 31 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57 = sub i5 %zext_ln57_3, %zext_ln57_2" [matrixmul.cpp:57]   --->   Operation 32 'sub' 'sub_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [matrixmul.cpp:56]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [matrixmul.cpp:56]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:57]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i2 %select_ln57 to i5" [matrixmul.cpp:57]   --->   Operation 36 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln57 = add i5 %zext_ln57_4, %sub_ln57" [matrixmul.cpp:57]   --->   Operation 37 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i5 %add_ln57 to i64" [matrixmul.cpp:57]   --->   Operation 38 'sext' 'sext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %sext_ln57" [matrixmul.cpp:57]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.73ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 40 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load to i8" [matrixmul.cpp:60]   --->   Operation 41 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60 to i16" [matrixmul.cpp:60]   --->   Operation 42 'sext' 'sext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.73ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 43 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %b_load to i8" [matrixmul.cpp:60]   --->   Operation 44 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %trunc_ln60_1 to i16" [matrixmul.cpp:60]   --->   Operation 45 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.69ns)   --->   "%mul_ln60 = mul i16 %sext_ln60, %sext_ln60_1" [matrixmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_4 to i16" [matrixmul.cpp:60]   --->   Operation 48 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 49 'partselect' 'tmp_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %tmp_5 to i16" [matrixmul.cpp:60]   --->   Operation 50 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_2, %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 51 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 52 'partselect' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_6 to i16" [matrixmul.cpp:60]   --->   Operation 53 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 54 'partselect' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_7 to i16" [matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.63ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_4, %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 56 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 57 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 58 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "store i16 %add_ln60_1, i16* %res_addr, align 2" [matrixmul.cpp:60]   --->   Operation 59 'store' <Predicate = (!icmp_ln54)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [matrixmul.cpp:62]   --->   Operation 60 'specregionend' 'empty_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 61 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:65]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 1.67ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', matrixmul.cpp:54) with incoming values : ('add_ln54', matrixmul.cpp:54) [10]  (0.736 ns)

 <State 2>: 1.7ns
The critical path consists of the following:
	'phi' operation ('i_0', matrixmul.cpp:57) with incoming values : ('select_ln57_1', matrixmul.cpp:57) [11]  (0 ns)
	'add' operation ('i', matrixmul.cpp:54) [17]  (0.621 ns)
	'select' operation ('select_ln57_1', matrixmul.cpp:57) [22]  (0.345 ns)
	'getelementptr' operation ('a_addr', matrixmul.cpp:60) [36]  (0 ns)
	'load' operation ('a_load', matrixmul.cpp:60) on array 'a' [37]  (0.73 ns)

 <State 3>: 7.57ns
The critical path consists of the following:
	'load' operation ('a_load', matrixmul.cpp:60) on array 'a' [37]  (0.73 ns)
	'mul' operation ('mul_ln60', matrixmul.cpp:60) [44]  (1.69 ns)
	'add' operation of DSP[55] ('add_ln60', matrixmul.cpp:60) [55]  (2.21 ns)
	'add' operation of DSP[56] ('add_ln60_1', matrixmul.cpp:60) [56]  (2.21 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_1', matrixmul.cpp:60 on array 'res' [57]  (0.73 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
