Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c3e87860b5f246e29e34cfed22370f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_1_t_behav xil_defaultlib.lab2_1_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Logic_Design_Lab/Lab2/Lab2-1/Lab2-1/Lab2-1.srcs/sources_1/imports/Lab2-1/lab2_1.v" Line 1. Module lab2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Logic_Design_Lab/Lab2/Lab2-1/Lab2-1/Lab2-1.srcs/sources_1/imports/Lab2-1/lab2_1.v" Line 1. Module lab2_1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab2_1
Compiling module xil_defaultlib.lab2_1_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_1_t_behav
