
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	20023860 	.word	0x20023860
   4:	00004149 	.word	0x00004149
   8:	0000e5d5 	.word	0x0000e5d5
   c:	00004101 	.word	0x00004101
  10:	00004101 	.word	0x00004101
  14:	00004101 	.word	0x00004101
  18:	00004101 	.word	0x00004101
  1c:	00004101 	.word	0x00004101
	...
  2c:	00003e01 	.word	0x00003e01
  30:	00004101 	.word	0x00004101
  34:	00000000 	.word	0x00000000
  38:	00003da5 	.word	0x00003da5
  3c:	0000ee45 	.word	0x0000ee45

00000040 <_irq_vector_table>:
  40:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  50:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  60:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  70:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  80:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  90:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  a0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  b0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  c0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  d0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  e0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
  f0:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 100:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 110:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 120:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 130:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 140:	00003e8d 00003e8d 00003e8d 00003e8d     .>...>...>...>..
 150:	00003e8d                                .>..

Disassembly of section text:

00000158 <__aeabi_drsub>:
     158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     15c:	e002      	b.n	164 <__adddf3>
     15e:	bf00      	nop

00000160 <__aeabi_dsub>:
     160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000164 <__adddf3>:
     164:	b530      	push	{r4, r5, lr}
     166:	ea4f 0441 	mov.w	r4, r1, lsl #1
     16a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     16e:	ea94 0f05 	teq	r4, r5
     172:	bf08      	it	eq
     174:	ea90 0f02 	teqeq	r0, r2
     178:	bf1f      	itttt	ne
     17a:	ea54 0c00 	orrsne.w	ip, r4, r0
     17e:	ea55 0c02 	orrsne.w	ip, r5, r2
     182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     18a:	f000 80e2 	beq.w	352 <__data_size+0xb2>
     18e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     196:	bfb8      	it	lt
     198:	426d      	neglt	r5, r5
     19a:	dd0c      	ble.n	1b6 <__adddf3+0x52>
     19c:	442c      	add	r4, r5
     19e:	ea80 0202 	eor.w	r2, r0, r2
     1a2:	ea81 0303 	eor.w	r3, r1, r3
     1a6:	ea82 0000 	eor.w	r0, r2, r0
     1aa:	ea83 0101 	eor.w	r1, r3, r1
     1ae:	ea80 0202 	eor.w	r2, r0, r2
     1b2:	ea81 0303 	eor.w	r3, r1, r3
     1b6:	2d36      	cmp	r5, #54	; 0x36
     1b8:	bf88      	it	hi
     1ba:	bd30      	pophi	{r4, r5, pc}
     1bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     1c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     1c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     1c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     1cc:	d002      	beq.n	1d4 <CONFIG_SRAM_SIZE+0x14>
     1ce:	4240      	negs	r0, r0
     1d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     1d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     1d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     1dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     1e0:	d002      	beq.n	1e8 <CONFIG_SRAM_SIZE+0x28>
     1e2:	4252      	negs	r2, r2
     1e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     1e8:	ea94 0f05 	teq	r4, r5
     1ec:	f000 80a7 	beq.w	33e <__data_size+0x9e>
     1f0:	f1a4 0401 	sub.w	r4, r4, #1
     1f4:	f1d5 0e20 	rsbs	lr, r5, #32
     1f8:	db0d      	blt.n	216 <CONFIG_SRAM_SIZE+0x56>
     1fa:	fa02 fc0e 	lsl.w	ip, r2, lr
     1fe:	fa22 f205 	lsr.w	r2, r2, r5
     202:	1880      	adds	r0, r0, r2
     204:	f141 0100 	adc.w	r1, r1, #0
     208:	fa03 f20e 	lsl.w	r2, r3, lr
     20c:	1880      	adds	r0, r0, r2
     20e:	fa43 f305 	asr.w	r3, r3, r5
     212:	4159      	adcs	r1, r3
     214:	e00e      	b.n	234 <CONFIG_SRAM_SIZE+0x74>
     216:	f1a5 0520 	sub.w	r5, r5, #32
     21a:	f10e 0e20 	add.w	lr, lr, #32
     21e:	2a01      	cmp	r2, #1
     220:	fa03 fc0e 	lsl.w	ip, r3, lr
     224:	bf28      	it	cs
     226:	f04c 0c02 	orrcs.w	ip, ip, #2
     22a:	fa43 f305 	asr.w	r3, r3, r5
     22e:	18c0      	adds	r0, r0, r3
     230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     238:	d507      	bpl.n	24a <CONFIG_SRAM_SIZE+0x8a>
     23a:	f04f 0e00 	mov.w	lr, #0
     23e:	f1dc 0c00 	rsbs	ip, ip, #0
     242:	eb7e 0000 	sbcs.w	r0, lr, r0
     246:	eb6e 0101 	sbc.w	r1, lr, r1
     24a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     24e:	d31b      	bcc.n	288 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8>
     250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     254:	d30c      	bcc.n	270 <CONFIG_SRAM_SIZE+0xb0>
     256:	0849      	lsrs	r1, r1, #1
     258:	ea5f 0030 	movs.w	r0, r0, rrx
     25c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     260:	f104 0401 	add.w	r4, r4, #1
     264:	ea4f 5244 	mov.w	r2, r4, lsl #21
     268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     26c:	f080 809a 	bcs.w	3a4 <__data_size+0x104>
     270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     274:	bf08      	it	eq
     276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     27a:	f150 0000 	adcs.w	r0, r0, #0
     27e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     282:	ea41 0105 	orr.w	r1, r1, r5
     286:	bd30      	pop	{r4, r5, pc}
     288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     28c:	4140      	adcs	r0, r0
     28e:	eb41 0101 	adc.w	r1, r1, r1
     292:	3c01      	subs	r4, #1
     294:	bf28      	it	cs
     296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     29a:	d2e9      	bcs.n	270 <CONFIG_SRAM_SIZE+0xb0>
     29c:	f091 0f00 	teq	r1, #0
     2a0:	bf04      	itt	eq
     2a2:	4601      	moveq	r1, r0
     2a4:	2000      	moveq	r0, #0
     2a6:	fab1 f381 	clz	r3, r1
     2aa:	bf08      	it	eq
     2ac:	3320      	addeq	r3, #32
     2ae:	f1a3 030b 	sub.w	r3, r3, #11
     2b2:	f1b3 0220 	subs.w	r2, r3, #32
     2b6:	da0c      	bge.n	2d2 <__data_size+0x32>
     2b8:	320c      	adds	r2, #12
     2ba:	dd08      	ble.n	2ce <__data_size+0x2e>
     2bc:	f102 0c14 	add.w	ip, r2, #20
     2c0:	f1c2 020c 	rsb	r2, r2, #12
     2c4:	fa01 f00c 	lsl.w	r0, r1, ip
     2c8:	fa21 f102 	lsr.w	r1, r1, r2
     2cc:	e00c      	b.n	2e8 <__data_size+0x48>
     2ce:	f102 0214 	add.w	r2, r2, #20
     2d2:	bfd8      	it	le
     2d4:	f1c2 0c20 	rsble	ip, r2, #32
     2d8:	fa01 f102 	lsl.w	r1, r1, r2
     2dc:	fa20 fc0c 	lsr.w	ip, r0, ip
     2e0:	bfdc      	itt	le
     2e2:	ea41 010c 	orrle.w	r1, r1, ip
     2e6:	4090      	lslle	r0, r2
     2e8:	1ae4      	subs	r4, r4, r3
     2ea:	bfa2      	ittt	ge
     2ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     2f0:	4329      	orrge	r1, r5
     2f2:	bd30      	popge	{r4, r5, pc}
     2f4:	ea6f 0404 	mvn.w	r4, r4
     2f8:	3c1f      	subs	r4, #31
     2fa:	da1c      	bge.n	336 <__data_size+0x96>
     2fc:	340c      	adds	r4, #12
     2fe:	dc0e      	bgt.n	31e <__data_size+0x7e>
     300:	f104 0414 	add.w	r4, r4, #20
     304:	f1c4 0220 	rsb	r2, r4, #32
     308:	fa20 f004 	lsr.w	r0, r0, r4
     30c:	fa01 f302 	lsl.w	r3, r1, r2
     310:	ea40 0003 	orr.w	r0, r0, r3
     314:	fa21 f304 	lsr.w	r3, r1, r4
     318:	ea45 0103 	orr.w	r1, r5, r3
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	f1c4 040c 	rsb	r4, r4, #12
     322:	f1c4 0220 	rsb	r2, r4, #32
     326:	fa20 f002 	lsr.w	r0, r0, r2
     32a:	fa01 f304 	lsl.w	r3, r1, r4
     32e:	ea40 0003 	orr.w	r0, r0, r3
     332:	4629      	mov	r1, r5
     334:	bd30      	pop	{r4, r5, pc}
     336:	fa21 f004 	lsr.w	r0, r1, r4
     33a:	4629      	mov	r1, r5
     33c:	bd30      	pop	{r4, r5, pc}
     33e:	f094 0f00 	teq	r4, #0
     342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     346:	bf06      	itte	eq
     348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     34c:	3401      	addeq	r4, #1
     34e:	3d01      	subne	r5, #1
     350:	e74e      	b.n	1f0 <CONFIG_SRAM_SIZE+0x30>
     352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     356:	bf18      	it	ne
     358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     35c:	d029      	beq.n	3b2 <__data_size+0x112>
     35e:	ea94 0f05 	teq	r4, r5
     362:	bf08      	it	eq
     364:	ea90 0f02 	teqeq	r0, r2
     368:	d005      	beq.n	376 <__data_size+0xd6>
     36a:	ea54 0c00 	orrs.w	ip, r4, r0
     36e:	bf04      	itt	eq
     370:	4619      	moveq	r1, r3
     372:	4610      	moveq	r0, r2
     374:	bd30      	pop	{r4, r5, pc}
     376:	ea91 0f03 	teq	r1, r3
     37a:	bf1e      	ittt	ne
     37c:	2100      	movne	r1, #0
     37e:	2000      	movne	r0, #0
     380:	bd30      	popne	{r4, r5, pc}
     382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     386:	d105      	bne.n	394 <__data_size+0xf4>
     388:	0040      	lsls	r0, r0, #1
     38a:	4149      	adcs	r1, r1
     38c:	bf28      	it	cs
     38e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     392:	bd30      	pop	{r4, r5, pc}
     394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     398:	bf3c      	itt	cc
     39a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     39e:	bd30      	popcc	{r4, r5, pc}
     3a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3ac:	f04f 0000 	mov.w	r0, #0
     3b0:	bd30      	pop	{r4, r5, pc}
     3b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3b6:	bf1a      	itte	ne
     3b8:	4619      	movne	r1, r3
     3ba:	4610      	movne	r0, r2
     3bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     3c0:	bf1c      	itt	ne
     3c2:	460b      	movne	r3, r1
     3c4:	4602      	movne	r2, r0
     3c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     3ca:	bf06      	itte	eq
     3cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     3d0:	ea91 0f03 	teqeq	r1, r3
     3d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     3d8:	bd30      	pop	{r4, r5, pc}
     3da:	bf00      	nop

000003dc <__aeabi_ui2d>:
     3dc:	f090 0f00 	teq	r0, #0
     3e0:	bf04      	itt	eq
     3e2:	2100      	moveq	r1, #0
     3e4:	4770      	bxeq	lr
     3e6:	b530      	push	{r4, r5, lr}
     3e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3f0:	f04f 0500 	mov.w	r5, #0
     3f4:	f04f 0100 	mov.w	r1, #0
     3f8:	e750      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     3fa:	bf00      	nop

000003fc <__aeabi_i2d>:
     3fc:	f090 0f00 	teq	r0, #0
     400:	bf04      	itt	eq
     402:	2100      	moveq	r1, #0
     404:	4770      	bxeq	lr
     406:	b530      	push	{r4, r5, lr}
     408:	f44f 6480 	mov.w	r4, #1024	; 0x400
     40c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     414:	bf48      	it	mi
     416:	4240      	negmi	r0, r0
     418:	f04f 0100 	mov.w	r1, #0
     41c:	e73e      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     41e:	bf00      	nop

00000420 <__aeabi_f2d>:
     420:	0042      	lsls	r2, r0, #1
     422:	ea4f 01e2 	mov.w	r1, r2, asr #3
     426:	ea4f 0131 	mov.w	r1, r1, rrx
     42a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     42e:	bf1f      	itttt	ne
     430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     43c:	4770      	bxne	lr
     43e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     442:	bf08      	it	eq
     444:	4770      	bxeq	lr
     446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     44a:	bf04      	itt	eq
     44c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     450:	4770      	bxeq	lr
     452:	b530      	push	{r4, r5, lr}
     454:	f44f 7460 	mov.w	r4, #896	; 0x380
     458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     45c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     460:	e71c      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     462:	bf00      	nop

00000464 <__aeabi_ul2d>:
     464:	ea50 0201 	orrs.w	r2, r0, r1
     468:	bf08      	it	eq
     46a:	4770      	bxeq	lr
     46c:	b530      	push	{r4, r5, lr}
     46e:	f04f 0500 	mov.w	r5, #0
     472:	e00a      	b.n	48a <__aeabi_l2d+0x16>

00000474 <__aeabi_l2d>:
     474:	ea50 0201 	orrs.w	r2, r0, r1
     478:	bf08      	it	eq
     47a:	4770      	bxeq	lr
     47c:	b530      	push	{r4, r5, lr}
     47e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     482:	d502      	bpl.n	48a <__aeabi_l2d+0x16>
     484:	4240      	negs	r0, r0
     486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     48a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     48e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     496:	f43f aed8 	beq.w	24a <CONFIG_SRAM_SIZE+0x8a>
     49a:	f04f 0203 	mov.w	r2, #3
     49e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4a2:	bf18      	it	ne
     4a4:	3203      	addne	r2, #3
     4a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4aa:	bf18      	it	ne
     4ac:	3203      	addne	r2, #3
     4ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4b2:	f1c2 0320 	rsb	r3, r2, #32
     4b6:	fa00 fc03 	lsl.w	ip, r0, r3
     4ba:	fa20 f002 	lsr.w	r0, r0, r2
     4be:	fa01 fe03 	lsl.w	lr, r1, r3
     4c2:	ea40 000e 	orr.w	r0, r0, lr
     4c6:	fa21 f102 	lsr.w	r1, r1, r2
     4ca:	4414      	add	r4, r2
     4cc:	e6bd      	b.n	24a <CONFIG_SRAM_SIZE+0x8a>
     4ce:	bf00      	nop

000004d0 <__aeabi_dmul>:
     4d0:	b570      	push	{r4, r5, r6, lr}
     4d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     4d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     4da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     4de:	bf1d      	ittte	ne
     4e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     4e4:	ea94 0f0c 	teqne	r4, ip
     4e8:	ea95 0f0c 	teqne	r5, ip
     4ec:	f000 f8de 	bleq	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     4f0:	442c      	add	r4, r5
     4f2:	ea81 0603 	eor.w	r6, r1, r3
     4f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     502:	bf18      	it	ne
     504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     50c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     510:	d038      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     512:	fba0 ce02 	umull	ip, lr, r0, r2
     516:	f04f 0500 	mov.w	r5, #0
     51a:	fbe1 e502 	umlal	lr, r5, r1, r2
     51e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     522:	fbe0 e503 	umlal	lr, r5, r0, r3
     526:	f04f 0600 	mov.w	r6, #0
     52a:	fbe1 5603 	umlal	r5, r6, r1, r3
     52e:	f09c 0f00 	teq	ip, #0
     532:	bf18      	it	ne
     534:	f04e 0e01 	orrne.w	lr, lr, #1
     538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     53c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     544:	d204      	bcs.n	550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>
     546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     54a:	416d      	adcs	r5, r5
     54c:	eb46 0606 	adc.w	r6, r6, r6
     550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     55c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     568:	bf88      	it	hi
     56a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     56e:	d81e      	bhi.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     574:	bf08      	it	eq
     576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     57a:	f150 0000 	adcs.w	r0, r0, #0
     57e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     582:	bd70      	pop	{r4, r5, r6, pc}
     584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     588:	ea46 0101 	orr.w	r1, r6, r1
     58c:	ea40 0002 	orr.w	r0, r0, r2
     590:	ea81 0103 	eor.w	r1, r1, r3
     594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     598:	bfc2      	ittt	gt
     59a:	ebd4 050c 	rsbsgt	r5, r4, ip
     59e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5a2:	bd70      	popgt	{r4, r5, r6, pc}
     5a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5a8:	f04f 0e00 	mov.w	lr, #0
     5ac:	3c01      	subs	r4, #1
     5ae:	f300 80ab 	bgt.w	708 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x220>
     5b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5b6:	bfde      	ittt	le
     5b8:	2000      	movle	r0, #0
     5ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     5be:	bd70      	pople	{r4, r5, r6, pc}
     5c0:	f1c4 0400 	rsb	r4, r4, #0
     5c4:	3c20      	subs	r4, #32
     5c6:	da35      	bge.n	634 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14c>
     5c8:	340c      	adds	r4, #12
     5ca:	dc1b      	bgt.n	604 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11c>
     5cc:	f104 0414 	add.w	r4, r4, #20
     5d0:	f1c4 0520 	rsb	r5, r4, #32
     5d4:	fa00 f305 	lsl.w	r3, r0, r5
     5d8:	fa20 f004 	lsr.w	r0, r0, r4
     5dc:	fa01 f205 	lsl.w	r2, r1, r5
     5e0:	ea40 0002 	orr.w	r0, r0, r2
     5e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     5e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     5ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5f0:	fa21 f604 	lsr.w	r6, r1, r4
     5f4:	eb42 0106 	adc.w	r1, r2, r6
     5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5fc:	bf08      	it	eq
     5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     602:	bd70      	pop	{r4, r5, r6, pc}
     604:	f1c4 040c 	rsb	r4, r4, #12
     608:	f1c4 0520 	rsb	r5, r4, #32
     60c:	fa00 f304 	lsl.w	r3, r0, r4
     610:	fa20 f005 	lsr.w	r0, r0, r5
     614:	fa01 f204 	lsl.w	r2, r1, r4
     618:	ea40 0002 	orr.w	r0, r0, r2
     61c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     624:	f141 0100 	adc.w	r1, r1, #0
     628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     62c:	bf08      	it	eq
     62e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     632:	bd70      	pop	{r4, r5, r6, pc}
     634:	f1c4 0520 	rsb	r5, r4, #32
     638:	fa00 f205 	lsl.w	r2, r0, r5
     63c:	ea4e 0e02 	orr.w	lr, lr, r2
     640:	fa20 f304 	lsr.w	r3, r0, r4
     644:	fa01 f205 	lsl.w	r2, r1, r5
     648:	ea43 0302 	orr.w	r3, r3, r2
     64c:	fa21 f004 	lsr.w	r0, r1, r4
     650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     654:	fa21 f204 	lsr.w	r2, r1, r4
     658:	ea20 0002 	bic.w	r0, r0, r2
     65c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     664:	bf08      	it	eq
     666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     66a:	bd70      	pop	{r4, r5, r6, pc}
     66c:	f094 0f00 	teq	r4, #0
     670:	d10f      	bne.n	692 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1aa>
     672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     676:	0040      	lsls	r0, r0, #1
     678:	eb41 0101 	adc.w	r1, r1, r1
     67c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     680:	bf08      	it	eq
     682:	3c01      	subeq	r4, #1
     684:	d0f7      	beq.n	676 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18e>
     686:	ea41 0106 	orr.w	r1, r1, r6
     68a:	f095 0f00 	teq	r5, #0
     68e:	bf18      	it	ne
     690:	4770      	bxne	lr
     692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     696:	0052      	lsls	r2, r2, #1
     698:	eb43 0303 	adc.w	r3, r3, r3
     69c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6a0:	bf08      	it	eq
     6a2:	3d01      	subeq	r5, #1
     6a4:	d0f7      	beq.n	696 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ae>
     6a6:	ea43 0306 	orr.w	r3, r3, r6
     6aa:	4770      	bx	lr
     6ac:	ea94 0f0c 	teq	r4, ip
     6b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6b4:	bf18      	it	ne
     6b6:	ea95 0f0c 	teqne	r5, ip
     6ba:	d00c      	beq.n	6d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ee>
     6bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6c0:	bf18      	it	ne
     6c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6c6:	d1d1      	bne.n	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     6c8:	ea81 0103 	eor.w	r1, r1, r3
     6cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6d0:	f04f 0000 	mov.w	r0, #0
     6d4:	bd70      	pop	{r4, r5, r6, pc}
     6d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6da:	bf06      	itte	eq
     6dc:	4610      	moveq	r0, r2
     6de:	4619      	moveq	r1, r3
     6e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6e4:	d019      	beq.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6e6:	ea94 0f0c 	teq	r4, ip
     6ea:	d102      	bne.n	6f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20a>
     6ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     6f0:	d113      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6f2:	ea95 0f0c 	teq	r5, ip
     6f6:	d105      	bne.n	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     6f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6fc:	bf1c      	itt	ne
     6fe:	4610      	movne	r0, r2
     700:	4619      	movne	r1, r3
     702:	d10a      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     704:	ea81 0103 	eor.w	r1, r1, r3
     708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     70c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     714:	f04f 0000 	mov.w	r0, #0
     718:	bd70      	pop	{r4, r5, r6, pc}
     71a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     71e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     722:	bd70      	pop	{r4, r5, r6, pc}

00000724 <__aeabi_ddiv>:
     724:	b570      	push	{r4, r5, r6, lr}
     726:	f04f 0cff 	mov.w	ip, #255	; 0xff
     72a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     72e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     732:	bf1d      	ittte	ne
     734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     738:	ea94 0f0c 	teqne	r4, ip
     73c:	ea95 0f0c 	teqne	r5, ip
     740:	f000 f8a7 	bleq	892 <CONFIG_ISR_STACK_SIZE+0x92>
     744:	eba4 0405 	sub.w	r4, r4, r5
     748:	ea81 0e03 	eor.w	lr, r1, r3
     74c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     750:	ea4f 3101 	mov.w	r1, r1, lsl #12
     754:	f000 8088 	beq.w	868 <CONFIG_ISR_STACK_SIZE+0x68>
     758:	ea4f 3303 	mov.w	r3, r3, lsl #12
     75c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     768:	ea4f 2202 	mov.w	r2, r2, lsl #8
     76c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     774:	ea4f 2600 	mov.w	r6, r0, lsl #8
     778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     77c:	429d      	cmp	r5, r3
     77e:	bf08      	it	eq
     780:	4296      	cmpeq	r6, r2
     782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     786:	f504 7440 	add.w	r4, r4, #768	; 0x300
     78a:	d202      	bcs.n	792 <__aeabi_ddiv+0x6e>
     78c:	085b      	lsrs	r3, r3, #1
     78e:	ea4f 0232 	mov.w	r2, r2, rrx
     792:	1ab6      	subs	r6, r6, r2
     794:	eb65 0503 	sbc.w	r5, r5, r3
     798:	085b      	lsrs	r3, r3, #1
     79a:	ea4f 0232 	mov.w	r2, r2, rrx
     79e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7a6:	ebb6 0e02 	subs.w	lr, r6, r2
     7aa:	eb75 0e03 	sbcs.w	lr, r5, r3
     7ae:	bf22      	ittt	cs
     7b0:	1ab6      	subcs	r6, r6, r2
     7b2:	4675      	movcs	r5, lr
     7b4:	ea40 000c 	orrcs.w	r0, r0, ip
     7b8:	085b      	lsrs	r3, r3, #1
     7ba:	ea4f 0232 	mov.w	r2, r2, rrx
     7be:	ebb6 0e02 	subs.w	lr, r6, r2
     7c2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7c6:	bf22      	ittt	cs
     7c8:	1ab6      	subcs	r6, r6, r2
     7ca:	4675      	movcs	r5, lr
     7cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     7d0:	085b      	lsrs	r3, r3, #1
     7d2:	ea4f 0232 	mov.w	r2, r2, rrx
     7d6:	ebb6 0e02 	subs.w	lr, r6, r2
     7da:	eb75 0e03 	sbcs.w	lr, r5, r3
     7de:	bf22      	ittt	cs
     7e0:	1ab6      	subcs	r6, r6, r2
     7e2:	4675      	movcs	r5, lr
     7e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     7e8:	085b      	lsrs	r3, r3, #1
     7ea:	ea4f 0232 	mov.w	r2, r2, rrx
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     800:	ea55 0e06 	orrs.w	lr, r5, r6
     804:	d018      	beq.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     806:	ea4f 1505 	mov.w	r5, r5, lsl #4
     80a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     80e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     81a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     81e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     822:	d1c0      	bne.n	7a6 <__aeabi_ddiv+0x82>
     824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     828:	d10b      	bne.n	842 <CONFIG_ISR_STACK_SIZE+0x42>
     82a:	ea41 0100 	orr.w	r1, r1, r0
     82e:	f04f 0000 	mov.w	r0, #0
     832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     836:	e7b6      	b.n	7a6 <__aeabi_ddiv+0x82>
     838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     83c:	bf04      	itt	eq
     83e:	4301      	orreq	r1, r0
     840:	2000      	moveq	r0, #0
     842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     846:	bf88      	it	hi
     848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     84c:	f63f aeaf 	bhi.w	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     850:	ebb5 0c03 	subs.w	ip, r5, r3
     854:	bf04      	itt	eq
     856:	ebb6 0c02 	subseq.w	ip, r6, r2
     85a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     85e:	f150 0000 	adcs.w	r0, r0, #0
     862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     866:	bd70      	pop	{r4, r5, r6, pc}
     868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     86c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     874:	bfc2      	ittt	gt
     876:	ebd4 050c 	rsbsgt	r5, r4, ip
     87a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     87e:	bd70      	popgt	{r4, r5, r6, pc}
     880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     884:	f04f 0e00 	mov.w	lr, #0
     888:	3c01      	subs	r4, #1
     88a:	e690      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     88c:	ea45 0e06 	orr.w	lr, r5, r6
     890:	e68d      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     896:	ea94 0f0c 	teq	r4, ip
     89a:	bf08      	it	eq
     89c:	ea95 0f0c 	teqeq	r5, ip
     8a0:	f43f af3b 	beq.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8a4:	ea94 0f0c 	teq	r4, ip
     8a8:	d10a      	bne.n	8c0 <CONFIG_ISR_STACK_SIZE+0xc0>
     8aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8ae:	f47f af34 	bne.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8b2:	ea95 0f0c 	teq	r5, ip
     8b6:	f47f af25 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ba:	4610      	mov	r0, r2
     8bc:	4619      	mov	r1, r3
     8be:	e72c      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8c0:	ea95 0f0c 	teq	r5, ip
     8c4:	d106      	bne.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     8c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     8ca:	f43f aefd 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8ce:	4610      	mov	r0, r2
     8d0:	4619      	mov	r1, r3
     8d2:	e722      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     8d8:	bf18      	it	ne
     8da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     8de:	f47f aec5 	bne.w	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     8e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     8e6:	f47f af0d 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     8ee:	f47f aeeb 	bne.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8f2:	e712      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>

000008f4 <__gedf2>:
     8f4:	f04f 3cff 	mov.w	ip, #4294967295
     8f8:	e006      	b.n	908 <__cmpdf2+0x4>
     8fa:	bf00      	nop

000008fc <__ledf2>:
     8fc:	f04f 0c01 	mov.w	ip, #1
     900:	e002      	b.n	908 <__cmpdf2+0x4>
     902:	bf00      	nop

00000904 <__cmpdf2>:
     904:	f04f 0c01 	mov.w	ip, #1
     908:	f84d cd04 	str.w	ip, [sp, #-4]!
     90c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     918:	bf18      	it	ne
     91a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     91e:	d01b      	beq.n	958 <__cmpdf2+0x54>
     920:	b001      	add	sp, #4
     922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     926:	bf0c      	ite	eq
     928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     92c:	ea91 0f03 	teqne	r1, r3
     930:	bf02      	ittt	eq
     932:	ea90 0f02 	teqeq	r0, r2
     936:	2000      	moveq	r0, #0
     938:	4770      	bxeq	lr
     93a:	f110 0f00 	cmn.w	r0, #0
     93e:	ea91 0f03 	teq	r1, r3
     942:	bf58      	it	pl
     944:	4299      	cmppl	r1, r3
     946:	bf08      	it	eq
     948:	4290      	cmpeq	r0, r2
     94a:	bf2c      	ite	cs
     94c:	17d8      	asrcs	r0, r3, #31
     94e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     952:	f040 0001 	orr.w	r0, r0, #1
     956:	4770      	bx	lr
     958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     95c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     960:	d102      	bne.n	968 <__cmpdf2+0x64>
     962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     966:	d107      	bne.n	978 <__cmpdf2+0x74>
     968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     96c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     970:	d1d6      	bne.n	920 <__cmpdf2+0x1c>
     972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     976:	d0d3      	beq.n	920 <__cmpdf2+0x1c>
     978:	f85d 0b04 	ldr.w	r0, [sp], #4
     97c:	4770      	bx	lr
     97e:	bf00      	nop

00000980 <__aeabi_cdrcmple>:
     980:	4684      	mov	ip, r0
     982:	4610      	mov	r0, r2
     984:	4662      	mov	r2, ip
     986:	468c      	mov	ip, r1
     988:	4619      	mov	r1, r3
     98a:	4663      	mov	r3, ip
     98c:	e000      	b.n	990 <__aeabi_cdcmpeq>
     98e:	bf00      	nop

00000990 <__aeabi_cdcmpeq>:
     990:	b501      	push	{r0, lr}
     992:	f7ff ffb7 	bl	904 <__cmpdf2>
     996:	2800      	cmp	r0, #0
     998:	bf48      	it	mi
     99a:	f110 0f00 	cmnmi.w	r0, #0
     99e:	bd01      	pop	{r0, pc}

000009a0 <__aeabi_dcmpeq>:
     9a0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9a4:	f7ff fff4 	bl	990 <__aeabi_cdcmpeq>
     9a8:	bf0c      	ite	eq
     9aa:	2001      	moveq	r0, #1
     9ac:	2000      	movne	r0, #0
     9ae:	f85d fb08 	ldr.w	pc, [sp], #8
     9b2:	bf00      	nop

000009b4 <__aeabi_dcmplt>:
     9b4:	f84d ed08 	str.w	lr, [sp, #-8]!
     9b8:	f7ff ffea 	bl	990 <__aeabi_cdcmpeq>
     9bc:	bf34      	ite	cc
     9be:	2001      	movcc	r0, #1
     9c0:	2000      	movcs	r0, #0
     9c2:	f85d fb08 	ldr.w	pc, [sp], #8
     9c6:	bf00      	nop

000009c8 <__aeabi_dcmple>:
     9c8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9cc:	f7ff ffe0 	bl	990 <__aeabi_cdcmpeq>
     9d0:	bf94      	ite	ls
     9d2:	2001      	movls	r0, #1
     9d4:	2000      	movhi	r0, #0
     9d6:	f85d fb08 	ldr.w	pc, [sp], #8
     9da:	bf00      	nop

000009dc <__aeabi_dcmpge>:
     9dc:	f84d ed08 	str.w	lr, [sp, #-8]!
     9e0:	f7ff ffce 	bl	980 <__aeabi_cdrcmple>
     9e4:	bf94      	ite	ls
     9e6:	2001      	movls	r0, #1
     9e8:	2000      	movhi	r0, #0
     9ea:	f85d fb08 	ldr.w	pc, [sp], #8
     9ee:	bf00      	nop

000009f0 <__aeabi_dcmpgt>:
     9f0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9f4:	f7ff ffc4 	bl	980 <__aeabi_cdrcmple>
     9f8:	bf34      	ite	cc
     9fa:	2001      	movcc	r0, #1
     9fc:	2000      	movcs	r0, #0
     9fe:	f85d fb08 	ldr.w	pc, [sp], #8
     a02:	bf00      	nop

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_d2f>:
     a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     a5c:	bf24      	itt	cs
     a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     a66:	d90d      	bls.n	a84 <__aeabi_d2f+0x30>
     a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     a7c:	bf08      	it	eq
     a7e:	f020 0001 	biceq.w	r0, r0, #1
     a82:	4770      	bx	lr
     a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     a88:	d121      	bne.n	ace <__aeabi_d2f+0x7a>
     a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     a8e:	bfbc      	itt	lt
     a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     a94:	4770      	bxlt	lr
     a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
     a9e:	f1c2 0218 	rsb	r2, r2, #24
     aa2:	f1c2 0c20 	rsb	ip, r2, #32
     aa6:	fa10 f30c 	lsls.w	r3, r0, ip
     aaa:	fa20 f002 	lsr.w	r0, r0, r2
     aae:	bf18      	it	ne
     ab0:	f040 0001 	orrne.w	r0, r0, #1
     ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     abc:	fa03 fc0c 	lsl.w	ip, r3, ip
     ac0:	ea40 000c 	orr.w	r0, r0, ip
     ac4:	fa23 f302 	lsr.w	r3, r3, r2
     ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     acc:	e7cc      	b.n	a68 <__aeabi_d2f+0x14>
     ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
     ad2:	d107      	bne.n	ae4 <__aeabi_d2f+0x90>
     ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     ad8:	bf1e      	ittt	ne
     ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     ae2:	4770      	bxne	lr
     ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     af0:	4770      	bx	lr
     af2:	bf00      	nop

00000af4 <__aeabi_frsub>:
     af4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     af8:	e002      	b.n	b00 <__addsf3>
     afa:	bf00      	nop

00000afc <__aeabi_fsub>:
     afc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b00 <__addsf3>:
     b00:	0042      	lsls	r2, r0, #1
     b02:	bf1f      	itttt	ne
     b04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b08:	ea92 0f03 	teqne	r2, r3
     b0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b14:	d06a      	beq.n	bec <__addsf3+0xec>
     b16:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b1e:	bfc1      	itttt	gt
     b20:	18d2      	addgt	r2, r2, r3
     b22:	4041      	eorgt	r1, r0
     b24:	4048      	eorgt	r0, r1
     b26:	4041      	eorgt	r1, r0
     b28:	bfb8      	it	lt
     b2a:	425b      	neglt	r3, r3
     b2c:	2b19      	cmp	r3, #25
     b2e:	bf88      	it	hi
     b30:	4770      	bxhi	lr
     b32:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b3a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b3e:	bf18      	it	ne
     b40:	4240      	negne	r0, r0
     b42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b46:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b4a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b4e:	bf18      	it	ne
     b50:	4249      	negne	r1, r1
     b52:	ea92 0f03 	teq	r2, r3
     b56:	d03f      	beq.n	bd8 <__addsf3+0xd8>
     b58:	f1a2 0201 	sub.w	r2, r2, #1
     b5c:	fa41 fc03 	asr.w	ip, r1, r3
     b60:	eb10 000c 	adds.w	r0, r0, ip
     b64:	f1c3 0320 	rsb	r3, r3, #32
     b68:	fa01 f103 	lsl.w	r1, r1, r3
     b6c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b70:	d502      	bpl.n	b78 <__addsf3+0x78>
     b72:	4249      	negs	r1, r1
     b74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     b78:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     b7c:	d313      	bcc.n	ba6 <__addsf3+0xa6>
     b7e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     b82:	d306      	bcc.n	b92 <__addsf3+0x92>
     b84:	0840      	lsrs	r0, r0, #1
     b86:	ea4f 0131 	mov.w	r1, r1, rrx
     b8a:	f102 0201 	add.w	r2, r2, #1
     b8e:	2afe      	cmp	r2, #254	; 0xfe
     b90:	d251      	bcs.n	c36 <__addsf3+0x136>
     b92:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     b96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     b9a:	bf08      	it	eq
     b9c:	f020 0001 	biceq.w	r0, r0, #1
     ba0:	ea40 0003 	orr.w	r0, r0, r3
     ba4:	4770      	bx	lr
     ba6:	0049      	lsls	r1, r1, #1
     ba8:	eb40 0000 	adc.w	r0, r0, r0
     bac:	3a01      	subs	r2, #1
     bae:	bf28      	it	cs
     bb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bb4:	d2ed      	bcs.n	b92 <__addsf3+0x92>
     bb6:	fab0 fc80 	clz	ip, r0
     bba:	f1ac 0c08 	sub.w	ip, ip, #8
     bbe:	ebb2 020c 	subs.w	r2, r2, ip
     bc2:	fa00 f00c 	lsl.w	r0, r0, ip
     bc6:	bfaa      	itet	ge
     bc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     bcc:	4252      	neglt	r2, r2
     bce:	4318      	orrge	r0, r3
     bd0:	bfbc      	itt	lt
     bd2:	40d0      	lsrlt	r0, r2
     bd4:	4318      	orrlt	r0, r3
     bd6:	4770      	bx	lr
     bd8:	f092 0f00 	teq	r2, #0
     bdc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     be0:	bf06      	itte	eq
     be2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     be6:	3201      	addeq	r2, #1
     be8:	3b01      	subne	r3, #1
     bea:	e7b5      	b.n	b58 <__addsf3+0x58>
     bec:	ea4f 0341 	mov.w	r3, r1, lsl #1
     bf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     bf4:	bf18      	it	ne
     bf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     bfa:	d021      	beq.n	c40 <__addsf3+0x140>
     bfc:	ea92 0f03 	teq	r2, r3
     c00:	d004      	beq.n	c0c <__addsf3+0x10c>
     c02:	f092 0f00 	teq	r2, #0
     c06:	bf08      	it	eq
     c08:	4608      	moveq	r0, r1
     c0a:	4770      	bx	lr
     c0c:	ea90 0f01 	teq	r0, r1
     c10:	bf1c      	itt	ne
     c12:	2000      	movne	r0, #0
     c14:	4770      	bxne	lr
     c16:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c1a:	d104      	bne.n	c26 <__addsf3+0x126>
     c1c:	0040      	lsls	r0, r0, #1
     c1e:	bf28      	it	cs
     c20:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c24:	4770      	bx	lr
     c26:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c2a:	bf3c      	itt	cc
     c2c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c30:	4770      	bxcc	lr
     c32:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c36:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c3e:	4770      	bx	lr
     c40:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c44:	bf16      	itet	ne
     c46:	4608      	movne	r0, r1
     c48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c4c:	4601      	movne	r1, r0
     c4e:	0242      	lsls	r2, r0, #9
     c50:	bf06      	itte	eq
     c52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c56:	ea90 0f01 	teqeq	r0, r1
     c5a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     c5e:	4770      	bx	lr

00000c60 <__aeabi_ui2f>:
     c60:	f04f 0300 	mov.w	r3, #0
     c64:	e004      	b.n	c70 <__aeabi_i2f+0x8>
     c66:	bf00      	nop

00000c68 <__aeabi_i2f>:
     c68:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     c6c:	bf48      	it	mi
     c6e:	4240      	negmi	r0, r0
     c70:	ea5f 0c00 	movs.w	ip, r0
     c74:	bf08      	it	eq
     c76:	4770      	bxeq	lr
     c78:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     c7c:	4601      	mov	r1, r0
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	e01c      	b.n	cbe <__aeabi_l2f+0x2a>

00000c84 <__aeabi_ul2f>:
     c84:	ea50 0201 	orrs.w	r2, r0, r1
     c88:	bf08      	it	eq
     c8a:	4770      	bxeq	lr
     c8c:	f04f 0300 	mov.w	r3, #0
     c90:	e00a      	b.n	ca8 <__aeabi_l2f+0x14>
     c92:	bf00      	nop

00000c94 <__aeabi_l2f>:
     c94:	ea50 0201 	orrs.w	r2, r0, r1
     c98:	bf08      	it	eq
     c9a:	4770      	bxeq	lr
     c9c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ca0:	d502      	bpl.n	ca8 <__aeabi_l2f+0x14>
     ca2:	4240      	negs	r0, r0
     ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     ca8:	ea5f 0c01 	movs.w	ip, r1
     cac:	bf02      	ittt	eq
     cae:	4684      	moveq	ip, r0
     cb0:	4601      	moveq	r1, r0
     cb2:	2000      	moveq	r0, #0
     cb4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     cb8:	bf08      	it	eq
     cba:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     cbe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     cc2:	fabc f28c 	clz	r2, ip
     cc6:	3a08      	subs	r2, #8
     cc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ccc:	db10      	blt.n	cf0 <__aeabi_l2f+0x5c>
     cce:	fa01 fc02 	lsl.w	ip, r1, r2
     cd2:	4463      	add	r3, ip
     cd4:	fa00 fc02 	lsl.w	ip, r0, r2
     cd8:	f1c2 0220 	rsb	r2, r2, #32
     cdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ce0:	fa20 f202 	lsr.w	r2, r0, r2
     ce4:	eb43 0002 	adc.w	r0, r3, r2
     ce8:	bf08      	it	eq
     cea:	f020 0001 	biceq.w	r0, r0, #1
     cee:	4770      	bx	lr
     cf0:	f102 0220 	add.w	r2, r2, #32
     cf4:	fa01 fc02 	lsl.w	ip, r1, r2
     cf8:	f1c2 0220 	rsb	r2, r2, #32
     cfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d00:	fa21 f202 	lsr.w	r2, r1, r2
     d04:	eb43 0002 	adc.w	r0, r3, r2
     d08:	bf08      	it	eq
     d0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d0e:	4770      	bx	lr

00000d10 <__aeabi_fmul>:
     d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d18:	bf1e      	ittt	ne
     d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d1e:	ea92 0f0c 	teqne	r2, ip
     d22:	ea93 0f0c 	teqne	r3, ip
     d26:	d06f      	beq.n	e08 <__aeabi_fmul+0xf8>
     d28:	441a      	add	r2, r3
     d2a:	ea80 0c01 	eor.w	ip, r0, r1
     d2e:	0240      	lsls	r0, r0, #9
     d30:	bf18      	it	ne
     d32:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d36:	d01e      	beq.n	d76 <__aeabi_fmul+0x66>
     d38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d3c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d40:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d44:	fba0 3101 	umull	r3, r1, r0, r1
     d48:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d4c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d50:	bf3e      	ittt	cc
     d52:	0049      	lslcc	r1, r1, #1
     d54:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     d58:	005b      	lslcc	r3, r3, #1
     d5a:	ea40 0001 	orr.w	r0, r0, r1
     d5e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     d62:	2afd      	cmp	r2, #253	; 0xfd
     d64:	d81d      	bhi.n	da2 <__aeabi_fmul+0x92>
     d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     d6e:	bf08      	it	eq
     d70:	f020 0001 	biceq.w	r0, r0, #1
     d74:	4770      	bx	lr
     d76:	f090 0f00 	teq	r0, #0
     d7a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     d7e:	bf08      	it	eq
     d80:	0249      	lsleq	r1, r1, #9
     d82:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     d86:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     d8a:	3a7f      	subs	r2, #127	; 0x7f
     d8c:	bfc2      	ittt	gt
     d8e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     d92:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     d96:	4770      	bxgt	lr
     d98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d9c:	f04f 0300 	mov.w	r3, #0
     da0:	3a01      	subs	r2, #1
     da2:	dc5d      	bgt.n	e60 <__aeabi_fmul+0x150>
     da4:	f112 0f19 	cmn.w	r2, #25
     da8:	bfdc      	itt	le
     daa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     dae:	4770      	bxle	lr
     db0:	f1c2 0200 	rsb	r2, r2, #0
     db4:	0041      	lsls	r1, r0, #1
     db6:	fa21 f102 	lsr.w	r1, r1, r2
     dba:	f1c2 0220 	rsb	r2, r2, #32
     dbe:	fa00 fc02 	lsl.w	ip, r0, r2
     dc2:	ea5f 0031 	movs.w	r0, r1, rrx
     dc6:	f140 0000 	adc.w	r0, r0, #0
     dca:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     dce:	bf08      	it	eq
     dd0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     dd4:	4770      	bx	lr
     dd6:	f092 0f00 	teq	r2, #0
     dda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     dde:	bf02      	ittt	eq
     de0:	0040      	lsleq	r0, r0, #1
     de2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     de6:	3a01      	subeq	r2, #1
     de8:	d0f9      	beq.n	dde <__aeabi_fmul+0xce>
     dea:	ea40 000c 	orr.w	r0, r0, ip
     dee:	f093 0f00 	teq	r3, #0
     df2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     df6:	bf02      	ittt	eq
     df8:	0049      	lsleq	r1, r1, #1
     dfa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     dfe:	3b01      	subeq	r3, #1
     e00:	d0f9      	beq.n	df6 <__aeabi_fmul+0xe6>
     e02:	ea41 010c 	orr.w	r1, r1, ip
     e06:	e78f      	b.n	d28 <__aeabi_fmul+0x18>
     e08:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e0c:	ea92 0f0c 	teq	r2, ip
     e10:	bf18      	it	ne
     e12:	ea93 0f0c 	teqne	r3, ip
     e16:	d00a      	beq.n	e2e <__aeabi_fmul+0x11e>
     e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e1c:	bf18      	it	ne
     e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e22:	d1d8      	bne.n	dd6 <__aeabi_fmul+0xc6>
     e24:	ea80 0001 	eor.w	r0, r0, r1
     e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e2c:	4770      	bx	lr
     e2e:	f090 0f00 	teq	r0, #0
     e32:	bf17      	itett	ne
     e34:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e38:	4608      	moveq	r0, r1
     e3a:	f091 0f00 	teqne	r1, #0
     e3e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e42:	d014      	beq.n	e6e <__aeabi_fmul+0x15e>
     e44:	ea92 0f0c 	teq	r2, ip
     e48:	d101      	bne.n	e4e <__aeabi_fmul+0x13e>
     e4a:	0242      	lsls	r2, r0, #9
     e4c:	d10f      	bne.n	e6e <__aeabi_fmul+0x15e>
     e4e:	ea93 0f0c 	teq	r3, ip
     e52:	d103      	bne.n	e5c <__aeabi_fmul+0x14c>
     e54:	024b      	lsls	r3, r1, #9
     e56:	bf18      	it	ne
     e58:	4608      	movne	r0, r1
     e5a:	d108      	bne.n	e6e <__aeabi_fmul+0x15e>
     e5c:	ea80 0001 	eor.w	r0, r0, r1
     e60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e64:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     e6c:	4770      	bx	lr
     e6e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e72:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     e76:	4770      	bx	lr

00000e78 <__aeabi_fdiv>:
     e78:	f04f 0cff 	mov.w	ip, #255	; 0xff
     e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     e80:	bf1e      	ittt	ne
     e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     e86:	ea92 0f0c 	teqne	r2, ip
     e8a:	ea93 0f0c 	teqne	r3, ip
     e8e:	d069      	beq.n	f64 <__aeabi_fdiv+0xec>
     e90:	eba2 0203 	sub.w	r2, r2, r3
     e94:	ea80 0c01 	eor.w	ip, r0, r1
     e98:	0249      	lsls	r1, r1, #9
     e9a:	ea4f 2040 	mov.w	r0, r0, lsl #9
     e9e:	d037      	beq.n	f10 <__aeabi_fdiv+0x98>
     ea0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     ea4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ea8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     eac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     eb0:	428b      	cmp	r3, r1
     eb2:	bf38      	it	cc
     eb4:	005b      	lslcc	r3, r3, #1
     eb6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     eba:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     ebe:	428b      	cmp	r3, r1
     ec0:	bf24      	itt	cs
     ec2:	1a5b      	subcs	r3, r3, r1
     ec4:	ea40 000c 	orrcs.w	r0, r0, ip
     ec8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     ecc:	bf24      	itt	cs
     ece:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     ed2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     ed6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     eda:	bf24      	itt	cs
     edc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     ee0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     ee4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     ee8:	bf24      	itt	cs
     eea:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     eee:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	bf18      	it	ne
     ef6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     efa:	d1e0      	bne.n	ebe <__aeabi_fdiv+0x46>
     efc:	2afd      	cmp	r2, #253	; 0xfd
     efe:	f63f af50 	bhi.w	da2 <__aeabi_fmul+0x92>
     f02:	428b      	cmp	r3, r1
     f04:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f08:	bf08      	it	eq
     f0a:	f020 0001 	biceq.w	r0, r0, #1
     f0e:	4770      	bx	lr
     f10:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f14:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f18:	327f      	adds	r2, #127	; 0x7f
     f1a:	bfc2      	ittt	gt
     f1c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f20:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f24:	4770      	bxgt	lr
     f26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f2a:	f04f 0300 	mov.w	r3, #0
     f2e:	3a01      	subs	r2, #1
     f30:	e737      	b.n	da2 <__aeabi_fmul+0x92>
     f32:	f092 0f00 	teq	r2, #0
     f36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f3a:	bf02      	ittt	eq
     f3c:	0040      	lsleq	r0, r0, #1
     f3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f42:	3a01      	subeq	r2, #1
     f44:	d0f9      	beq.n	f3a <__aeabi_fdiv+0xc2>
     f46:	ea40 000c 	orr.w	r0, r0, ip
     f4a:	f093 0f00 	teq	r3, #0
     f4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f52:	bf02      	ittt	eq
     f54:	0049      	lsleq	r1, r1, #1
     f56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     f5a:	3b01      	subeq	r3, #1
     f5c:	d0f9      	beq.n	f52 <__aeabi_fdiv+0xda>
     f5e:	ea41 010c 	orr.w	r1, r1, ip
     f62:	e795      	b.n	e90 <__aeabi_fdiv+0x18>
     f64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     f68:	ea92 0f0c 	teq	r2, ip
     f6c:	d108      	bne.n	f80 <__aeabi_fdiv+0x108>
     f6e:	0242      	lsls	r2, r0, #9
     f70:	f47f af7d 	bne.w	e6e <__aeabi_fmul+0x15e>
     f74:	ea93 0f0c 	teq	r3, ip
     f78:	f47f af70 	bne.w	e5c <__aeabi_fmul+0x14c>
     f7c:	4608      	mov	r0, r1
     f7e:	e776      	b.n	e6e <__aeabi_fmul+0x15e>
     f80:	ea93 0f0c 	teq	r3, ip
     f84:	d104      	bne.n	f90 <__aeabi_fdiv+0x118>
     f86:	024b      	lsls	r3, r1, #9
     f88:	f43f af4c 	beq.w	e24 <__aeabi_fmul+0x114>
     f8c:	4608      	mov	r0, r1
     f8e:	e76e      	b.n	e6e <__aeabi_fmul+0x15e>
     f90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     f94:	bf18      	it	ne
     f96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     f9a:	d1ca      	bne.n	f32 <__aeabi_fdiv+0xba>
     f9c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fa0:	f47f af5c 	bne.w	e5c <__aeabi_fmul+0x14c>
     fa4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     fa8:	f47f af3c 	bne.w	e24 <__aeabi_fmul+0x114>
     fac:	e75f      	b.n	e6e <__aeabi_fmul+0x15e>
     fae:	bf00      	nop

00000fb0 <__gesf2>:
     fb0:	f04f 3cff 	mov.w	ip, #4294967295
     fb4:	e006      	b.n	fc4 <__cmpsf2+0x4>
     fb6:	bf00      	nop

00000fb8 <__lesf2>:
     fb8:	f04f 0c01 	mov.w	ip, #1
     fbc:	e002      	b.n	fc4 <__cmpsf2+0x4>
     fbe:	bf00      	nop

00000fc0 <__cmpsf2>:
     fc0:	f04f 0c01 	mov.w	ip, #1
     fc4:	f84d cd04 	str.w	ip, [sp, #-4]!
     fc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
     fcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
     fd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     fd4:	bf18      	it	ne
     fd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     fda:	d011      	beq.n	1000 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE>
     fdc:	b001      	add	sp, #4
     fde:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
     fe2:	bf18      	it	ne
     fe4:	ea90 0f01 	teqne	r0, r1
     fe8:	bf58      	it	pl
     fea:	ebb2 0003 	subspl.w	r0, r2, r3
     fee:	bf88      	it	hi
     ff0:	17c8      	asrhi	r0, r1, #31
     ff2:	bf38      	it	cc
     ff4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
     ff8:	bf18      	it	ne
     ffa:	f040 0001 	orrne.w	r0, r0, #1
     ffe:	4770      	bx	lr
    1000:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    1004:	d102      	bne.n	100c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc>
    1006:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    100a:	d105      	bne.n	1018 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x18>
    100c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1010:	d1e4      	bne.n	fdc <__cmpsf2+0x1c>
    1012:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    1016:	d0e1      	beq.n	fdc <__cmpsf2+0x1c>
    1018:	f85d 0b04 	ldr.w	r0, [sp], #4
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <__aeabi_cfrcmple>:
    1020:	4684      	mov	ip, r0
    1022:	4608      	mov	r0, r1
    1024:	4661      	mov	r1, ip
    1026:	e7ff      	b.n	1028 <__aeabi_cfcmpeq>

00001028 <__aeabi_cfcmpeq>:
    1028:	b50f      	push	{r0, r1, r2, r3, lr}
    102a:	f7ff ffc9 	bl	fc0 <__cmpsf2>
    102e:	2800      	cmp	r0, #0
    1030:	bf48      	it	mi
    1032:	f110 0f00 	cmnmi.w	r0, #0
    1036:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001038 <__aeabi_fcmpeq>:
    1038:	f84d ed08 	str.w	lr, [sp, #-8]!
    103c:	f7ff fff4 	bl	1028 <__aeabi_cfcmpeq>
    1040:	bf0c      	ite	eq
    1042:	2001      	moveq	r0, #1
    1044:	2000      	movne	r0, #0
    1046:	f85d fb08 	ldr.w	pc, [sp], #8
    104a:	bf00      	nop

0000104c <__aeabi_fcmplt>:
    104c:	f84d ed08 	str.w	lr, [sp, #-8]!
    1050:	f7ff ffea 	bl	1028 <__aeabi_cfcmpeq>
    1054:	bf34      	ite	cc
    1056:	2001      	movcc	r0, #1
    1058:	2000      	movcs	r0, #0
    105a:	f85d fb08 	ldr.w	pc, [sp], #8
    105e:	bf00      	nop

00001060 <__aeabi_fcmple>:
    1060:	f84d ed08 	str.w	lr, [sp, #-8]!
    1064:	f7ff ffe0 	bl	1028 <__aeabi_cfcmpeq>
    1068:	bf94      	ite	ls
    106a:	2001      	movls	r0, #1
    106c:	2000      	movhi	r0, #0
    106e:	f85d fb08 	ldr.w	pc, [sp], #8
    1072:	bf00      	nop

00001074 <__aeabi_fcmpge>:
    1074:	f84d ed08 	str.w	lr, [sp, #-8]!
    1078:	f7ff ffd2 	bl	1020 <__aeabi_cfrcmple>
    107c:	bf94      	ite	ls
    107e:	2001      	movls	r0, #1
    1080:	2000      	movhi	r0, #0
    1082:	f85d fb08 	ldr.w	pc, [sp], #8
    1086:	bf00      	nop

00001088 <__aeabi_fcmpgt>:
    1088:	f84d ed08 	str.w	lr, [sp, #-8]!
    108c:	f7ff ffc8 	bl	1020 <__aeabi_cfrcmple>
    1090:	bf34      	ite	cc
    1092:	2001      	movcc	r0, #1
    1094:	2000      	movcs	r0, #0
    1096:	f85d fb08 	ldr.w	pc, [sp], #8
    109a:	bf00      	nop

0000109c <__aeabi_f2iz>:
    109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10a4:	d30f      	bcc.n	10c6 <__aeabi_f2iz+0x2a>
    10a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10ae:	d90d      	bls.n	10cc <__aeabi_f2iz+0x30>
    10b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    10b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    10bc:	fa23 f002 	lsr.w	r0, r3, r2
    10c0:	bf18      	it	ne
    10c2:	4240      	negne	r0, r0
    10c4:	4770      	bx	lr
    10c6:	f04f 0000 	mov.w	r0, #0
    10ca:	4770      	bx	lr
    10cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
    10d0:	d101      	bne.n	10d6 <__aeabi_f2iz+0x3a>
    10d2:	0242      	lsls	r2, r0, #9
    10d4:	d105      	bne.n	10e2 <__aeabi_f2iz+0x46>
    10d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    10da:	bf08      	it	eq
    10dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    10e0:	4770      	bx	lr
    10e2:	f04f 0000 	mov.w	r0, #0
    10e6:	4770      	bx	lr

000010e8 <__aeabi_uldivmod>:
    10e8:	b953      	cbnz	r3, 1100 <__aeabi_uldivmod+0x18>
    10ea:	b94a      	cbnz	r2, 1100 <__aeabi_uldivmod+0x18>
    10ec:	2900      	cmp	r1, #0
    10ee:	bf08      	it	eq
    10f0:	2800      	cmpeq	r0, #0
    10f2:	bf1c      	itt	ne
    10f4:	f04f 31ff 	movne.w	r1, #4294967295
    10f8:	f04f 30ff 	movne.w	r0, #4294967295
    10fc:	f000 b9a8 	b.w	1450 <__aeabi_idiv0>
    1100:	f1ad 0c08 	sub.w	ip, sp, #8
    1104:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1108:	f000 f83e 	bl	1188 <__udivmoddi4>
    110c:	f8dd e004 	ldr.w	lr, [sp, #4]
    1110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1114:	b004      	add	sp, #16
    1116:	4770      	bx	lr

00001118 <__aeabi_d2lz>:
    1118:	b538      	push	{r3, r4, r5, lr}
    111a:	4605      	mov	r5, r0
    111c:	460c      	mov	r4, r1
    111e:	2200      	movs	r2, #0
    1120:	2300      	movs	r3, #0
    1122:	4628      	mov	r0, r5
    1124:	4621      	mov	r1, r4
    1126:	f7ff fc45 	bl	9b4 <__aeabi_dcmplt>
    112a:	b928      	cbnz	r0, 1138 <__aeabi_d2lz+0x20>
    112c:	4628      	mov	r0, r5
    112e:	4621      	mov	r1, r4
    1130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1134:	f000 b80a 	b.w	114c <__aeabi_d2ulz>
    1138:	4628      	mov	r0, r5
    113a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    113e:	f000 f805 	bl	114c <__aeabi_d2ulz>
    1142:	4240      	negs	r0, r0
    1144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1148:	bd38      	pop	{r3, r4, r5, pc}
    114a:	bf00      	nop

0000114c <__aeabi_d2ulz>:
    114c:	b5d0      	push	{r4, r6, r7, lr}
    114e:	2200      	movs	r2, #0
    1150:	4b0b      	ldr	r3, [pc, #44]	; (1180 <__aeabi_d2ulz+0x34>)
    1152:	4606      	mov	r6, r0
    1154:	460f      	mov	r7, r1
    1156:	f7ff f9bb 	bl	4d0 <__aeabi_dmul>
    115a:	f000 f97b 	bl	1454 <__aeabi_d2uiz>
    115e:	4604      	mov	r4, r0
    1160:	f7ff f93c 	bl	3dc <__aeabi_ui2d>
    1164:	2200      	movs	r2, #0
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <__aeabi_d2ulz+0x38>)
    1168:	f7ff f9b2 	bl	4d0 <__aeabi_dmul>
    116c:	4602      	mov	r2, r0
    116e:	460b      	mov	r3, r1
    1170:	4630      	mov	r0, r6
    1172:	4639      	mov	r1, r7
    1174:	f7fe fff4 	bl	160 <__aeabi_dsub>
    1178:	f000 f96c 	bl	1454 <__aeabi_d2uiz>
    117c:	4621      	mov	r1, r4
    117e:	bdd0      	pop	{r4, r6, r7, pc}
    1180:	3df00000 	.word	0x3df00000
    1184:	41f00000 	.word	0x41f00000

00001188 <__udivmoddi4>:
    1188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    118c:	9e08      	ldr	r6, [sp, #32]
    118e:	460d      	mov	r5, r1
    1190:	4604      	mov	r4, r0
    1192:	468a      	mov	sl, r1
    1194:	2b00      	cmp	r3, #0
    1196:	d17f      	bne.n	1298 <__udivmoddi4+0x110>
    1198:	428a      	cmp	r2, r1
    119a:	4617      	mov	r7, r2
    119c:	d941      	bls.n	1222 <__udivmoddi4+0x9a>
    119e:	fab2 f282 	clz	r2, r2
    11a2:	b14a      	cbz	r2, 11b8 <__udivmoddi4+0x30>
    11a4:	f1c2 0120 	rsb	r1, r2, #32
    11a8:	fa05 f302 	lsl.w	r3, r5, r2
    11ac:	4097      	lsls	r7, r2
    11ae:	4094      	lsls	r4, r2
    11b0:	fa20 f101 	lsr.w	r1, r0, r1
    11b4:	ea41 0a03 	orr.w	sl, r1, r3
    11b8:	ea4f 4817 	mov.w	r8, r7, lsr #16
    11bc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    11c0:	fa1f f987 	uxth.w	r9, r7
    11c4:	fbba fef8 	udiv	lr, sl, r8
    11c8:	fb08 a31e 	mls	r3, r8, lr, sl
    11cc:	fb0e f109 	mul.w	r1, lr, r9
    11d0:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
    11d4:	4299      	cmp	r1, r3
    11d6:	d906      	bls.n	11e6 <__udivmoddi4+0x5e>
    11d8:	18fb      	adds	r3, r7, r3
    11da:	d202      	bcs.n	11e2 <__udivmoddi4+0x5a>
    11dc:	4299      	cmp	r1, r3
    11de:	f200 8124 	bhi.w	142a <__udivmoddi4+0x2a2>
    11e2:	f10e 3eff 	add.w	lr, lr, #4294967295
    11e6:	1a59      	subs	r1, r3, r1
    11e8:	b2a3      	uxth	r3, r4
    11ea:	fbb1 f0f8 	udiv	r0, r1, r8
    11ee:	fb08 1110 	mls	r1, r8, r0, r1
    11f2:	fb00 f909 	mul.w	r9, r0, r9
    11f6:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    11fa:	45a1      	cmp	r9, r4
    11fc:	d905      	bls.n	120a <__udivmoddi4+0x82>
    11fe:	193c      	adds	r4, r7, r4
    1200:	d202      	bcs.n	1208 <__udivmoddi4+0x80>
    1202:	45a1      	cmp	r9, r4
    1204:	f200 810e 	bhi.w	1424 <__udivmoddi4+0x29c>
    1208:	3801      	subs	r0, #1
    120a:	eba4 0409 	sub.w	r4, r4, r9
    120e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
    1212:	2100      	movs	r1, #0
    1214:	b11e      	cbz	r6, 121e <__udivmoddi4+0x96>
    1216:	40d4      	lsrs	r4, r2
    1218:	2300      	movs	r3, #0
    121a:	e9c6 4300 	strd	r4, r3, [r6]
    121e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1222:	b902      	cbnz	r2, 1226 <__udivmoddi4+0x9e>
    1224:	deff      	udf	#255	; 0xff
    1226:	fab2 f282 	clz	r2, r2
    122a:	2a00      	cmp	r2, #0
    122c:	d14f      	bne.n	12ce <__udivmoddi4+0x146>
    122e:	1bcb      	subs	r3, r1, r7
    1230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1234:	fa1f f887 	uxth.w	r8, r7
    1238:	2101      	movs	r1, #1
    123a:	0c25      	lsrs	r5, r4, #16
    123c:	fbb3 fcfe 	udiv	ip, r3, lr
    1240:	fb0e 301c 	mls	r0, lr, ip, r3
    1244:	462b      	mov	r3, r5
    1246:	fb08 f90c 	mul.w	r9, r8, ip
    124a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    124e:	45a9      	cmp	r9, r5
    1250:	d90a      	bls.n	1268 <__udivmoddi4+0xe0>
    1252:	197d      	adds	r5, r7, r5
    1254:	bf2c      	ite	cs
    1256:	2301      	movcs	r3, #1
    1258:	2300      	movcc	r3, #0
    125a:	45a9      	cmp	r9, r5
    125c:	d902      	bls.n	1264 <__udivmoddi4+0xdc>
    125e:	2b00      	cmp	r3, #0
    1260:	f000 80d9 	beq.w	1416 <__udivmoddi4+0x28e>
    1264:	f10c 3cff 	add.w	ip, ip, #4294967295
    1268:	eba5 0509 	sub.w	r5, r5, r9
    126c:	b2a3      	uxth	r3, r4
    126e:	fbb5 f0fe 	udiv	r0, r5, lr
    1272:	fb0e 5510 	mls	r5, lr, r0, r5
    1276:	fb08 f800 	mul.w	r8, r8, r0
    127a:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    127e:	45a0      	cmp	r8, r4
    1280:	d905      	bls.n	128e <__udivmoddi4+0x106>
    1282:	193c      	adds	r4, r7, r4
    1284:	d202      	bcs.n	128c <__udivmoddi4+0x104>
    1286:	45a0      	cmp	r8, r4
    1288:	f200 80c9 	bhi.w	141e <__udivmoddi4+0x296>
    128c:	3801      	subs	r0, #1
    128e:	eba4 0408 	sub.w	r4, r4, r8
    1292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1296:	e7bd      	b.n	1214 <__udivmoddi4+0x8c>
    1298:	428b      	cmp	r3, r1
    129a:	d908      	bls.n	12ae <__udivmoddi4+0x126>
    129c:	2e00      	cmp	r6, #0
    129e:	f000 80b1 	beq.w	1404 <__udivmoddi4+0x27c>
    12a2:	2100      	movs	r1, #0
    12a4:	e9c6 0500 	strd	r0, r5, [r6]
    12a8:	4608      	mov	r0, r1
    12aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12ae:	fab3 f183 	clz	r1, r3
    12b2:	2900      	cmp	r1, #0
    12b4:	d146      	bne.n	1344 <__udivmoddi4+0x1bc>
    12b6:	42ab      	cmp	r3, r5
    12b8:	f0c0 80a7 	bcc.w	140a <__udivmoddi4+0x282>
    12bc:	4282      	cmp	r2, r0
    12be:	f240 80a4 	bls.w	140a <__udivmoddi4+0x282>
    12c2:	4608      	mov	r0, r1
    12c4:	2e00      	cmp	r6, #0
    12c6:	d0aa      	beq.n	121e <__udivmoddi4+0x96>
    12c8:	e9c6 4a00 	strd	r4, sl, [r6]
    12cc:	e7a7      	b.n	121e <__udivmoddi4+0x96>
    12ce:	f1c2 0020 	rsb	r0, r2, #32
    12d2:	4097      	lsls	r7, r2
    12d4:	fa01 f302 	lsl.w	r3, r1, r2
    12d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    12dc:	40c1      	lsrs	r1, r0
    12de:	fa24 f500 	lsr.w	r5, r4, r0
    12e2:	fa1f f887 	uxth.w	r8, r7
    12e6:	4094      	lsls	r4, r2
    12e8:	431d      	orrs	r5, r3
    12ea:	fbb1 f0fe 	udiv	r0, r1, lr
    12ee:	0c2b      	lsrs	r3, r5, #16
    12f0:	fb0e 1110 	mls	r1, lr, r0, r1
    12f4:	fb00 fc08 	mul.w	ip, r0, r8
    12f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12fc:	459c      	cmp	ip, r3
    12fe:	d909      	bls.n	1314 <__udivmoddi4+0x18c>
    1300:	18fb      	adds	r3, r7, r3
    1302:	bf2c      	ite	cs
    1304:	2101      	movcs	r1, #1
    1306:	2100      	movcc	r1, #0
    1308:	459c      	cmp	ip, r3
    130a:	d902      	bls.n	1312 <__udivmoddi4+0x18a>
    130c:	2900      	cmp	r1, #0
    130e:	f000 8095 	beq.w	143c <__udivmoddi4+0x2b4>
    1312:	3801      	subs	r0, #1
    1314:	eba3 030c 	sub.w	r3, r3, ip
    1318:	b2ad      	uxth	r5, r5
    131a:	fbb3 f1fe 	udiv	r1, r3, lr
    131e:	fb0e 3311 	mls	r3, lr, r1, r3
    1322:	fb01 fc08 	mul.w	ip, r1, r8
    1326:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    132a:	45ac      	cmp	ip, r5
    132c:	d905      	bls.n	133a <__udivmoddi4+0x1b2>
    132e:	197d      	adds	r5, r7, r5
    1330:	d202      	bcs.n	1338 <__udivmoddi4+0x1b0>
    1332:	45ac      	cmp	ip, r5
    1334:	f200 8089 	bhi.w	144a <__udivmoddi4+0x2c2>
    1338:	3901      	subs	r1, #1
    133a:	eba5 030c 	sub.w	r3, r5, ip
    133e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1342:	e77a      	b.n	123a <__udivmoddi4+0xb2>
    1344:	f1c1 0420 	rsb	r4, r1, #32
    1348:	408b      	lsls	r3, r1
    134a:	fa02 f701 	lsl.w	r7, r2, r1
    134e:	fa05 fc01 	lsl.w	ip, r5, r1
    1352:	40e2      	lsrs	r2, r4
    1354:	fa20 f804 	lsr.w	r8, r0, r4
    1358:	40e5      	lsrs	r5, r4
    135a:	fa00 fe01 	lsl.w	lr, r0, r1
    135e:	4313      	orrs	r3, r2
    1360:	ea48 020c 	orr.w	r2, r8, ip
    1364:	ea4f 4813 	mov.w	r8, r3, lsr #16
    1368:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    136c:	fa1f f983 	uxth.w	r9, r3
    1370:	fbb5 faf8 	udiv	sl, r5, r8
    1374:	fb08 551a 	mls	r5, r8, sl, r5
    1378:	fb0a f009 	mul.w	r0, sl, r9
    137c:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
    1380:	4560      	cmp	r0, ip
    1382:	d90a      	bls.n	139a <__udivmoddi4+0x212>
    1384:	eb13 0c0c 	adds.w	ip, r3, ip
    1388:	bf2c      	ite	cs
    138a:	2501      	movcs	r5, #1
    138c:	2500      	movcc	r5, #0
    138e:	4560      	cmp	r0, ip
    1390:	d901      	bls.n	1396 <__udivmoddi4+0x20e>
    1392:	2d00      	cmp	r5, #0
    1394:	d055      	beq.n	1442 <__udivmoddi4+0x2ba>
    1396:	f10a 3aff 	add.w	sl, sl, #4294967295
    139a:	ebac 0c00 	sub.w	ip, ip, r0
    139e:	b292      	uxth	r2, r2
    13a0:	fbbc f0f8 	udiv	r0, ip, r8
    13a4:	fb08 cc10 	mls	ip, r8, r0, ip
    13a8:	fb00 f909 	mul.w	r9, r0, r9
    13ac:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
    13b0:	45e1      	cmp	r9, ip
    13b2:	d905      	bls.n	13c0 <__udivmoddi4+0x238>
    13b4:	eb13 0c0c 	adds.w	ip, r3, ip
    13b8:	d201      	bcs.n	13be <__udivmoddi4+0x236>
    13ba:	45e1      	cmp	r9, ip
    13bc:	d83b      	bhi.n	1436 <__udivmoddi4+0x2ae>
    13be:	3801      	subs	r0, #1
    13c0:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    13c4:	ebac 0c09 	sub.w	ip, ip, r9
    13c8:	fba0 8907 	umull	r8, r9, r0, r7
    13cc:	45cc      	cmp	ip, r9
    13ce:	4645      	mov	r5, r8
    13d0:	464a      	mov	r2, r9
    13d2:	d302      	bcc.n	13da <__udivmoddi4+0x252>
    13d4:	d106      	bne.n	13e4 <__udivmoddi4+0x25c>
    13d6:	45c6      	cmp	lr, r8
    13d8:	d204      	bcs.n	13e4 <__udivmoddi4+0x25c>
    13da:	3801      	subs	r0, #1
    13dc:	ebb8 0507 	subs.w	r5, r8, r7
    13e0:	eb69 0203 	sbc.w	r2, r9, r3
    13e4:	b32e      	cbz	r6, 1432 <__udivmoddi4+0x2aa>
    13e6:	ebbe 0305 	subs.w	r3, lr, r5
    13ea:	eb6c 0c02 	sbc.w	ip, ip, r2
    13ee:	fa23 f201 	lsr.w	r2, r3, r1
    13f2:	fa0c f404 	lsl.w	r4, ip, r4
    13f6:	fa2c f301 	lsr.w	r3, ip, r1
    13fa:	2100      	movs	r1, #0
    13fc:	4314      	orrs	r4, r2
    13fe:	e9c6 4300 	strd	r4, r3, [r6]
    1402:	e70c      	b.n	121e <__udivmoddi4+0x96>
    1404:	4631      	mov	r1, r6
    1406:	4630      	mov	r0, r6
    1408:	e709      	b.n	121e <__udivmoddi4+0x96>
    140a:	1a84      	subs	r4, r0, r2
    140c:	eb65 0303 	sbc.w	r3, r5, r3
    1410:	2001      	movs	r0, #1
    1412:	469a      	mov	sl, r3
    1414:	e756      	b.n	12c4 <__udivmoddi4+0x13c>
    1416:	f1ac 0c02 	sub.w	ip, ip, #2
    141a:	443d      	add	r5, r7
    141c:	e724      	b.n	1268 <__udivmoddi4+0xe0>
    141e:	3802      	subs	r0, #2
    1420:	443c      	add	r4, r7
    1422:	e734      	b.n	128e <__udivmoddi4+0x106>
    1424:	3802      	subs	r0, #2
    1426:	443c      	add	r4, r7
    1428:	e6ef      	b.n	120a <__udivmoddi4+0x82>
    142a:	f1ae 0e02 	sub.w	lr, lr, #2
    142e:	443b      	add	r3, r7
    1430:	e6d9      	b.n	11e6 <__udivmoddi4+0x5e>
    1432:	4631      	mov	r1, r6
    1434:	e6f3      	b.n	121e <__udivmoddi4+0x96>
    1436:	3802      	subs	r0, #2
    1438:	449c      	add	ip, r3
    143a:	e7c1      	b.n	13c0 <__udivmoddi4+0x238>
    143c:	3802      	subs	r0, #2
    143e:	443b      	add	r3, r7
    1440:	e768      	b.n	1314 <__udivmoddi4+0x18c>
    1442:	f1aa 0a02 	sub.w	sl, sl, #2
    1446:	449c      	add	ip, r3
    1448:	e7a7      	b.n	139a <__udivmoddi4+0x212>
    144a:	3902      	subs	r1, #2
    144c:	443d      	add	r5, r7
    144e:	e774      	b.n	133a <__udivmoddi4+0x1b2>

00001450 <__aeabi_idiv0>:
    1450:	4770      	bx	lr
    1452:	bf00      	nop

00001454 <__aeabi_d2uiz>:
    1454:	004a      	lsls	r2, r1, #1
    1456:	d211      	bcs.n	147c <__aeabi_d2uiz+0x28>
    1458:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    145c:	d211      	bcs.n	1482 <__aeabi_d2uiz+0x2e>
    145e:	d50d      	bpl.n	147c <__aeabi_d2uiz+0x28>
    1460:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    1464:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1468:	d40e      	bmi.n	1488 <__aeabi_d2uiz+0x34>
    146a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    146e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1472:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    1476:	fa23 f002 	lsr.w	r0, r3, r2
    147a:	4770      	bx	lr
    147c:	f04f 0000 	mov.w	r0, #0
    1480:	4770      	bx	lr
    1482:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1486:	d102      	bne.n	148e <__aeabi_d2uiz+0x3a>
    1488:	f04f 30ff 	mov.w	r0, #4294967295
    148c:	4770      	bx	lr
    148e:	f04f 0000 	mov.w	r0, #0
    1492:	4770      	bx	lr

00001494 <__aeabi_dcmpun>:
    1494:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1498:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    149c:	d102      	bne.n	14a4 <__aeabi_dcmpun+0x10>
    149e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14a2:	d10a      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ac:	d102      	bne.n	14b4 <__aeabi_dcmpun+0x20>
    14ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14b2:	d102      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14b4:	f04f 0000 	mov.w	r0, #0
    14b8:	4770      	bx	lr
    14ba:	f04f 0001 	mov.w	r0, #1
    14be:	4770      	bx	lr

000014c0 <strcmp>:
    14c0:	f810 2b01 	ldrb.w	r2, [r0], #1
    14c4:	f811 3b01 	ldrb.w	r3, [r1], #1
    14c8:	2a01      	cmp	r2, #1
    14ca:	bf28      	it	cs
    14cc:	429a      	cmpcs	r2, r3
    14ce:	d0f7      	beq.n	14c0 <strcmp>
    14d0:	1ad0      	subs	r0, r2, r3
    14d2:	4770      	bx	lr

000014d4 <strlen>:
    14d4:	4603      	mov	r3, r0
    14d6:	f813 2b01 	ldrb.w	r2, [r3], #1
    14da:	2a00      	cmp	r2, #0
    14dc:	d1fb      	bne.n	14d6 <strlen+0x2>
    14de:	1a18      	subs	r0, r3, r0
    14e0:	3801      	subs	r0, #1
    14e2:	4770      	bx	lr
    14e4:	0000      	movs	r0, r0
	...

000014e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    14e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    14ec:	b082      	sub	sp, #8
    14ee:	4607      	mov	r7, r0
    14f0:	460d      	mov	r5, r1
    14f2:	4616      	mov	r6, r2
    14f4:	461c      	mov	r4, r3
    14f6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    14fa:	68c8      	ldr	r0, [r1, #12]
    14fc:	f7fe ff90 	bl	420 <__aeabi_f2d>
    1500:	4680      	mov	r8, r0
    1502:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    1504:	68f0      	ldr	r0, [r6, #12]
    1506:	f7fe ff8b 	bl	420 <__aeabi_f2d>
    150a:	4602      	mov	r2, r0
    150c:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    150e:	4640      	mov	r0, r8
    1510:	4649      	mov	r1, r9
    1512:	f7fe ffdd 	bl	4d0 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    1516:	b1ec      	cbz	r4, 1554 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    1518:	4680      	mov	r8, r0
    151a:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    151c:	68e0      	ldr	r0, [r4, #12]
    151e:	f7fe ff7f 	bl	420 <__aeabi_f2d>
    1522:	4602      	mov	r2, r0
    1524:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    1526:	4640      	mov	r0, r8
    1528:	4649      	mov	r1, r9
    152a:	f7fe fe19 	bl	160 <__aeabi_dsub>
    152e:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    1530:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    1534:	f8da 000c 	ldr.w	r0, [sl, #12]
    1538:	f7fe ff72 	bl	420 <__aeabi_f2d>
    153c:	4602      	mov	r2, r0
    153e:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1540:	4640      	mov	r0, r8
    1542:	4621      	mov	r1, r4
    1544:	f7ff f8ee 	bl	724 <__aeabi_ddiv>
    1548:	a30d      	add	r3, pc, #52	; (adr r3, 1580 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    154a:	e9d3 2300 	ldrd	r2, r3, [r3]
    154e:	f7ff fa3b 	bl	9c8 <__aeabi_dcmple>
    1552:	b150      	cbz	r0, 156a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    1554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1556:	9300      	str	r3, [sp, #0]
    1558:	4653      	mov	r3, sl
    155a:	4632      	mov	r2, r6
    155c:	4629      	mov	r1, r5
    155e:	4638      	mov	r0, r7
    1560:	f007 fe3a 	bl	91d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    1564:	b002      	add	sp, #8
    1566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    156a:	697c      	ldr	r4, [r7, #20]
    156c:	4b06      	ldr	r3, [pc, #24]	; (1588 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    156e:	9300      	str	r3, [sp, #0]
    1570:	f44f 739f 	mov.w	r3, #318	; 0x13e
    1574:	4a05      	ldr	r2, [pc, #20]	; (158c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    1576:	4906      	ldr	r1, [pc, #24]	; (1590 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    1578:	4638      	mov	r0, r7
    157a:	47a0      	blx	r4
    157c:	2001      	movs	r0, #1
    157e:	e7f1      	b.n	1564 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    1580:	47ae147b 	.word	0x47ae147b
    1584:	3f947ae1 	.word	0x3f947ae1
    1588:	00057240 	.word	0x00057240
    158c:	000571b0 	.word	0x000571b0
    1590:	00056fac 	.word	0x00056fac
    1594:	00000000 	.word	0x00000000

00001598 <_dtoa_r>:
    1598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    159c:	4616      	mov	r6, r2
    159e:	b099      	sub	sp, #100	; 0x64
    15a0:	461f      	mov	r7, r3
    15a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    15a4:	4605      	mov	r5, r0
    15a6:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    15aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
    15ae:	b93c      	cbnz	r4, 15c0 <_dtoa_r+0x28>
    15b0:	2010      	movs	r0, #16
    15b2:	f00b f93b 	bl	c82c <malloc>
    15b6:	6268      	str	r0, [r5, #36]	; 0x24
    15b8:	6004      	str	r4, [r0, #0]
    15ba:	60c4      	str	r4, [r0, #12]
    15bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
    15c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15c2:	6819      	ldr	r1, [r3, #0]
    15c4:	b151      	cbz	r1, 15dc <_dtoa_r+0x44>
    15c6:	685a      	ldr	r2, [r3, #4]
    15c8:	2301      	movs	r3, #1
    15ca:	4628      	mov	r0, r5
    15cc:	4093      	lsls	r3, r2
    15ce:	604a      	str	r2, [r1, #4]
    15d0:	608b      	str	r3, [r1, #8]
    15d2:	f00f f92c 	bl	1082e <_Bfree>
    15d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15d8:	2200      	movs	r2, #0
    15da:	601a      	str	r2, [r3, #0]
    15dc:	1e3b      	subs	r3, r7, #0
    15de:	bfb7      	itett	lt
    15e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    15e4:	2300      	movge	r3, #0
    15e6:	2201      	movlt	r2, #1
    15e8:	9305      	strlt	r3, [sp, #20]
    15ea:	bfa8      	it	ge
    15ec:	f8c8 3000 	strge.w	r3, [r8]
    15f0:	f8dd 9014 	ldr.w	r9, [sp, #20]
    15f4:	4bac      	ldr	r3, [pc, #688]	; (18a8 <_dtoa_r+0x310>)
    15f6:	bfb8      	it	lt
    15f8:	f8c8 2000 	strlt.w	r2, [r8]
    15fc:	ea33 0309 	bics.w	r3, r3, r9
    1600:	d119      	bne.n	1636 <_dtoa_r+0x9e>
    1602:	f242 730f 	movw	r3, #9999	; 0x270f
    1606:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1608:	6013      	str	r3, [r2, #0]
    160a:	f3c9 0313 	ubfx	r3, r9, #0, #20
    160e:	4333      	orrs	r3, r6
    1610:	f000 856a 	beq.w	20e8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe8>
    1614:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1616:	b953      	cbnz	r3, 162e <_dtoa_r+0x96>
    1618:	4ba4      	ldr	r3, [pc, #656]	; (18ac <_dtoa_r+0x314>)
    161a:	e023      	b.n	1664 <_dtoa_r+0xcc>
    161c:	4ba4      	ldr	r3, [pc, #656]	; (18b0 <_dtoa_r+0x318>)
    161e:	9303      	str	r3, [sp, #12]
    1620:	3308      	adds	r3, #8
    1622:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1624:	6013      	str	r3, [r2, #0]
    1626:	9803      	ldr	r0, [sp, #12]
    1628:	b019      	add	sp, #100	; 0x64
    162a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    162e:	4b9f      	ldr	r3, [pc, #636]	; (18ac <_dtoa_r+0x314>)
    1630:	9303      	str	r3, [sp, #12]
    1632:	3303      	adds	r3, #3
    1634:	e7f5      	b.n	1622 <_dtoa_r+0x8a>
    1636:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    163a:	2200      	movs	r2, #0
    163c:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    1640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1644:	2300      	movs	r3, #0
    1646:	f7ff f9ab 	bl	9a0 <__aeabi_dcmpeq>
    164a:	4680      	mov	r8, r0
    164c:	b160      	cbz	r0, 1668 <_dtoa_r+0xd0>
    164e:	2301      	movs	r3, #1
    1650:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1652:	6013      	str	r3, [r2, #0]
    1654:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1656:	2b00      	cmp	r3, #0
    1658:	f000 8543 	beq.w	20e2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe2>
    165c:	4b95      	ldr	r3, [pc, #596]	; (18b4 <_dtoa_r+0x31c>)
    165e:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1660:	6013      	str	r3, [r2, #0]
    1662:	3b01      	subs	r3, #1
    1664:	9303      	str	r3, [sp, #12]
    1666:	e7de      	b.n	1626 <_dtoa_r+0x8e>
    1668:	ab16      	add	r3, sp, #88	; 0x58
    166a:	f3c9 540a 	ubfx	r4, r9, #20, #11
    166e:	4628      	mov	r0, r5
    1670:	9301      	str	r3, [sp, #4]
    1672:	ab17      	add	r3, sp, #92	; 0x5c
    1674:	9300      	str	r3, [sp, #0]
    1676:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    167a:	f00f fb17 	bl	10cac <__d2b>
    167e:	4683      	mov	fp, r0
    1680:	2c00      	cmp	r4, #0
    1682:	d07c      	beq.n	177e <_dtoa_r+0x1e6>
    1684:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1686:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    168a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    168e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1696:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    169a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    169e:	2200      	movs	r2, #0
    16a0:	4b85      	ldr	r3, [pc, #532]	; (18b8 <_dtoa_r+0x320>)
    16a2:	f7fe fd5d 	bl	160 <__aeabi_dsub>
    16a6:	a37a      	add	r3, pc, #488	; (adr r3, 1890 <_dtoa_r+0x2f8>)
    16a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    16ac:	f7fe ff10 	bl	4d0 <__aeabi_dmul>
    16b0:	a379      	add	r3, pc, #484	; (adr r3, 1898 <_dtoa_r+0x300>)
    16b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    16b6:	f7fe fd55 	bl	164 <__adddf3>
    16ba:	4606      	mov	r6, r0
    16bc:	460f      	mov	r7, r1
    16be:	4620      	mov	r0, r4
    16c0:	f7fe fe9c 	bl	3fc <__aeabi_i2d>
    16c4:	a376      	add	r3, pc, #472	; (adr r3, 18a0 <_dtoa_r+0x308>)
    16c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    16ca:	f7fe ff01 	bl	4d0 <__aeabi_dmul>
    16ce:	4602      	mov	r2, r0
    16d0:	460b      	mov	r3, r1
    16d2:	4630      	mov	r0, r6
    16d4:	4639      	mov	r1, r7
    16d6:	f7fe fd45 	bl	164 <__adddf3>
    16da:	4606      	mov	r6, r0
    16dc:	460f      	mov	r7, r1
    16de:	f7ff f991 	bl	a04 <__aeabi_d2iz>
    16e2:	2200      	movs	r2, #0
    16e4:	4682      	mov	sl, r0
    16e6:	2300      	movs	r3, #0
    16e8:	4630      	mov	r0, r6
    16ea:	4639      	mov	r1, r7
    16ec:	f7ff f962 	bl	9b4 <__aeabi_dcmplt>
    16f0:	b148      	cbz	r0, 1706 <_dtoa_r+0x16e>
    16f2:	4650      	mov	r0, sl
    16f4:	f7fe fe82 	bl	3fc <__aeabi_i2d>
    16f8:	4632      	mov	r2, r6
    16fa:	463b      	mov	r3, r7
    16fc:	f7ff f950 	bl	9a0 <__aeabi_dcmpeq>
    1700:	b908      	cbnz	r0, 1706 <_dtoa_r+0x16e>
    1702:	f10a 3aff 	add.w	sl, sl, #4294967295
    1706:	f1ba 0f16 	cmp.w	sl, #22
    170a:	d856      	bhi.n	17ba <_dtoa_r+0x222>
    170c:	4b6b      	ldr	r3, [pc, #428]	; (18bc <_dtoa_r+0x324>)
    170e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1712:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1716:	e9d3 2300 	ldrd	r2, r3, [r3]
    171a:	f7ff f94b 	bl	9b4 <__aeabi_dcmplt>
    171e:	2800      	cmp	r0, #0
    1720:	d04d      	beq.n	17be <_dtoa_r+0x226>
    1722:	f10a 3aff 	add.w	sl, sl, #4294967295
    1726:	2300      	movs	r3, #0
    1728:	930f      	str	r3, [sp, #60]	; 0x3c
    172a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    172c:	1b1c      	subs	r4, r3, r4
    172e:	1e63      	subs	r3, r4, #1
    1730:	9309      	str	r3, [sp, #36]	; 0x24
    1732:	bf49      	itett	mi
    1734:	f1c4 0301 	rsbmi	r3, r4, #1
    1738:	2300      	movpl	r3, #0
    173a:	9306      	strmi	r3, [sp, #24]
    173c:	2300      	movmi	r3, #0
    173e:	bf54      	ite	pl
    1740:	9306      	strpl	r3, [sp, #24]
    1742:	9309      	strmi	r3, [sp, #36]	; 0x24
    1744:	f1ba 0f00 	cmp.w	sl, #0
    1748:	db3b      	blt.n	17c2 <_dtoa_r+0x22a>
    174a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    174c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    1750:	4453      	add	r3, sl
    1752:	9309      	str	r3, [sp, #36]	; 0x24
    1754:	2300      	movs	r3, #0
    1756:	930a      	str	r3, [sp, #40]	; 0x28
    1758:	9b22      	ldr	r3, [sp, #136]	; 0x88
    175a:	2b09      	cmp	r3, #9
    175c:	f200 80b4 	bhi.w	18c8 <_dtoa_r+0x330>
    1760:	2b05      	cmp	r3, #5
    1762:	bfc5      	ittet	gt
    1764:	3b04      	subgt	r3, #4
    1766:	2400      	movgt	r4, #0
    1768:	2401      	movle	r4, #1
    176a:	9322      	strgt	r3, [sp, #136]	; 0x88
    176c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    176e:	3b02      	subs	r3, #2
    1770:	2b03      	cmp	r3, #3
    1772:	f200 80b5 	bhi.w	18e0 <_dtoa_r+0x348>
    1776:	e8df f003 	tbb	[pc, r3]
    177a:	7d2e      	.short	0x7d2e
    177c:	a57b      	.short	0xa57b
    177e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    1782:	441c      	add	r4, r3
    1784:	f204 4332 	addw	r3, r4, #1074	; 0x432
    1788:	2b20      	cmp	r3, #32
    178a:	bfc6      	itte	gt
    178c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    1790:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    1794:	f1c3 0320 	rsble	r3, r3, #32
    1798:	f104 34ff 	add.w	r4, r4, #4294967295
    179c:	bfc5      	ittet	gt
    179e:	fa09 f303 	lslgt.w	r3, r9, r3
    17a2:	fa26 f000 	lsrgt.w	r0, r6, r0
    17a6:	fa06 f003 	lslle.w	r0, r6, r3
    17aa:	4318      	orrgt	r0, r3
    17ac:	f7fe fe16 	bl	3dc <__aeabi_ui2d>
    17b0:	2301      	movs	r3, #1
    17b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    17b6:	9313      	str	r3, [sp, #76]	; 0x4c
    17b8:	e771      	b.n	169e <_dtoa_r+0x106>
    17ba:	2301      	movs	r3, #1
    17bc:	e7b4      	b.n	1728 <_dtoa_r+0x190>
    17be:	900f      	str	r0, [sp, #60]	; 0x3c
    17c0:	e7b3      	b.n	172a <_dtoa_r+0x192>
    17c2:	9b06      	ldr	r3, [sp, #24]
    17c4:	eba3 030a 	sub.w	r3, r3, sl
    17c8:	9306      	str	r3, [sp, #24]
    17ca:	f1ca 0300 	rsb	r3, sl, #0
    17ce:	930a      	str	r3, [sp, #40]	; 0x28
    17d0:	2300      	movs	r3, #0
    17d2:	930e      	str	r3, [sp, #56]	; 0x38
    17d4:	e7c0      	b.n	1758 <_dtoa_r+0x1c0>
    17d6:	2300      	movs	r3, #0
    17d8:	930b      	str	r3, [sp, #44]	; 0x2c
    17da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    17dc:	2b00      	cmp	r3, #0
    17de:	f300 8082 	bgt.w	18e6 <_dtoa_r+0x34e>
    17e2:	f04f 0901 	mov.w	r9, #1
    17e6:	464b      	mov	r3, r9
    17e8:	f8cd 9020 	str.w	r9, [sp, #32]
    17ec:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    17f0:	2200      	movs	r2, #0
    17f2:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    17f4:	6072      	str	r2, [r6, #4]
    17f6:	2204      	movs	r2, #4
    17f8:	f102 0014 	add.w	r0, r2, #20
    17fc:	6871      	ldr	r1, [r6, #4]
    17fe:	4298      	cmp	r0, r3
    1800:	d977      	bls.n	18f2 <_dtoa_r+0x35a>
    1802:	4628      	mov	r0, r5
    1804:	f00e ffdf 	bl	107c6 <_Balloc>
    1808:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    180a:	6030      	str	r0, [r6, #0]
    180c:	681b      	ldr	r3, [r3, #0]
    180e:	9303      	str	r3, [sp, #12]
    1810:	9b08      	ldr	r3, [sp, #32]
    1812:	2b0e      	cmp	r3, #14
    1814:	f200 80ee 	bhi.w	19f4 <_dtoa_r+0x45c>
    1818:	2c00      	cmp	r4, #0
    181a:	f000 80eb 	beq.w	19f4 <_dtoa_r+0x45c>
    181e:	f1ba 0f00 	cmp.w	sl, #0
    1822:	dd7a      	ble.n	191a <_dtoa_r+0x382>
    1824:	f00a 030f 	and.w	r3, sl, #15
    1828:	4a24      	ldr	r2, [pc, #144]	; (18bc <_dtoa_r+0x324>)
    182a:	f41a 7f80 	tst.w	sl, #256	; 0x100
    182e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    1832:	e9d3 3400 	ldrd	r3, r4, [r3]
    1836:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    183a:	ea4f 142a 	mov.w	r4, sl, asr #4
    183e:	d05c      	beq.n	18fa <_dtoa_r+0x362>
    1840:	4b1f      	ldr	r3, [pc, #124]	; (18c0 <_dtoa_r+0x328>)
    1842:	f004 040f 	and.w	r4, r4, #15
    1846:	2703      	movs	r7, #3
    1848:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    184c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1850:	f7fe ff68 	bl	724 <__aeabi_ddiv>
    1854:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1858:	4e19      	ldr	r6, [pc, #100]	; (18c0 <_dtoa_r+0x328>)
    185a:	2c00      	cmp	r4, #0
    185c:	d14f      	bne.n	18fe <_dtoa_r+0x366>
    185e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1866:	f7fe ff5d 	bl	724 <__aeabi_ddiv>
    186a:	e9cd 0104 	strd	r0, r1, [sp, #16]
    186e:	e06e      	b.n	194e <_dtoa_r+0x3b6>
    1870:	2301      	movs	r3, #1
    1872:	e7b1      	b.n	17d8 <_dtoa_r+0x240>
    1874:	2300      	movs	r3, #0
    1876:	930b      	str	r3, [sp, #44]	; 0x2c
    1878:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    187a:	eb0a 0903 	add.w	r9, sl, r3
    187e:	f109 0301 	add.w	r3, r9, #1
    1882:	2b01      	cmp	r3, #1
    1884:	9308      	str	r3, [sp, #32]
    1886:	bfb8      	it	lt
    1888:	2301      	movlt	r3, #1
    188a:	e7b1      	b.n	17f0 <_dtoa_r+0x258>
    188c:	f3af 8000 	nop.w
    1890:	636f4361 	.word	0x636f4361
    1894:	3fd287a7 	.word	0x3fd287a7
    1898:	8b60c8b3 	.word	0x8b60c8b3
    189c:	3fc68a28 	.word	0x3fc68a28
    18a0:	509f79fb 	.word	0x509f79fb
    18a4:	3fd34413 	.word	0x3fd34413
    18a8:	7ff00000 	.word	0x7ff00000
    18ac:	00057c97 	.word	0x00057c97
    18b0:	00057c8e 	.word	0x00057c8e
    18b4:	00057c6b 	.word	0x00057c6b
    18b8:	3ff80000 	.word	0x3ff80000
    18bc:	00011230 	.word	0x00011230
    18c0:	00011208 	.word	0x00011208
    18c4:	2301      	movs	r3, #1
    18c6:	e7d6      	b.n	1876 <_dtoa_r+0x2de>
    18c8:	2401      	movs	r4, #1
    18ca:	2300      	movs	r3, #0
    18cc:	940b      	str	r4, [sp, #44]	; 0x2c
    18ce:	9322      	str	r3, [sp, #136]	; 0x88
    18d0:	f04f 39ff 	mov.w	r9, #4294967295
    18d4:	2200      	movs	r2, #0
    18d6:	2312      	movs	r3, #18
    18d8:	f8cd 9020 	str.w	r9, [sp, #32]
    18dc:	9223      	str	r2, [sp, #140]	; 0x8c
    18de:	e787      	b.n	17f0 <_dtoa_r+0x258>
    18e0:	2301      	movs	r3, #1
    18e2:	930b      	str	r3, [sp, #44]	; 0x2c
    18e4:	e7f4      	b.n	18d0 <_dtoa_r+0x338>
    18e6:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    18ea:	464b      	mov	r3, r9
    18ec:	f8cd 9020 	str.w	r9, [sp, #32]
    18f0:	e77e      	b.n	17f0 <_dtoa_r+0x258>
    18f2:	3101      	adds	r1, #1
    18f4:	0052      	lsls	r2, r2, #1
    18f6:	6071      	str	r1, [r6, #4]
    18f8:	e77e      	b.n	17f8 <_dtoa_r+0x260>
    18fa:	2702      	movs	r7, #2
    18fc:	e7ac      	b.n	1858 <_dtoa_r+0x2c0>
    18fe:	07e1      	lsls	r1, r4, #31
    1900:	d508      	bpl.n	1914 <_dtoa_r+0x37c>
    1902:	3701      	adds	r7, #1
    1904:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1908:	e9d6 2300 	ldrd	r2, r3, [r6]
    190c:	f7fe fde0 	bl	4d0 <__aeabi_dmul>
    1910:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1914:	1064      	asrs	r4, r4, #1
    1916:	3608      	adds	r6, #8
    1918:	e79f      	b.n	185a <_dtoa_r+0x2c2>
    191a:	f000 80a5 	beq.w	1a68 <_dtoa_r+0x4d0>
    191e:	f1ca 0400 	rsb	r4, sl, #0
    1922:	4ba3      	ldr	r3, [pc, #652]	; (1bb0 <_dtoa_r+0x618>)
    1924:	4ea3      	ldr	r6, [pc, #652]	; (1bb4 <_dtoa_r+0x61c>)
    1926:	2702      	movs	r7, #2
    1928:	f004 020f 	and.w	r2, r4, #15
    192c:	1124      	asrs	r4, r4, #4
    192e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1932:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1936:	e9d3 2300 	ldrd	r2, r3, [r3]
    193a:	f7fe fdc9 	bl	4d0 <__aeabi_dmul>
    193e:	2300      	movs	r3, #0
    1940:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1944:	2c00      	cmp	r4, #0
    1946:	f040 8084 	bne.w	1a52 <_dtoa_r+0x4ba>
    194a:	2b00      	cmp	r3, #0
    194c:	d18d      	bne.n	186a <_dtoa_r+0x2d2>
    194e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1950:	2b00      	cmp	r3, #0
    1952:	f000 808b 	beq.w	1a6c <_dtoa_r+0x4d4>
    1956:	2200      	movs	r2, #0
    1958:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    195c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1960:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1964:	4b94      	ldr	r3, [pc, #592]	; (1bb8 <_dtoa_r+0x620>)
    1966:	f7ff f825 	bl	9b4 <__aeabi_dcmplt>
    196a:	2800      	cmp	r0, #0
    196c:	d07e      	beq.n	1a6c <_dtoa_r+0x4d4>
    196e:	9b08      	ldr	r3, [sp, #32]
    1970:	2b00      	cmp	r3, #0
    1972:	d07b      	beq.n	1a6c <_dtoa_r+0x4d4>
    1974:	f1b9 0f00 	cmp.w	r9, #0
    1978:	dd38      	ble.n	19ec <_dtoa_r+0x454>
    197a:	f10a 38ff 	add.w	r8, sl, #4294967295
    197e:	3701      	adds	r7, #1
    1980:	464c      	mov	r4, r9
    1982:	2200      	movs	r2, #0
    1984:	4b8d      	ldr	r3, [pc, #564]	; (1bbc <_dtoa_r+0x624>)
    1986:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    198a:	f7fe fda1 	bl	4d0 <__aeabi_dmul>
    198e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1992:	4638      	mov	r0, r7
    1994:	f7fe fd32 	bl	3fc <__aeabi_i2d>
    1998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    199c:	f7fe fd98 	bl	4d0 <__aeabi_dmul>
    19a0:	2200      	movs	r2, #0
    19a2:	4b87      	ldr	r3, [pc, #540]	; (1bc0 <_dtoa_r+0x628>)
    19a4:	f7fe fbde 	bl	164 <__adddf3>
    19a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    19ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    19b0:	9611      	str	r6, [sp, #68]	; 0x44
    19b2:	2c00      	cmp	r4, #0
    19b4:	d15d      	bne.n	1a72 <_dtoa_r+0x4da>
    19b6:	2200      	movs	r2, #0
    19b8:	4b82      	ldr	r3, [pc, #520]	; (1bc4 <_dtoa_r+0x62c>)
    19ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    19be:	f7fe fbcf 	bl	160 <__aeabi_dsub>
    19c2:	4602      	mov	r2, r0
    19c4:	460b      	mov	r3, r1
    19c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    19ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
    19cc:	4633      	mov	r3, r6
    19ce:	f7ff f80f 	bl	9f0 <__aeabi_dcmpgt>
    19d2:	2800      	cmp	r0, #0
    19d4:	f040 8294 	bne.w	1f00 <_dtoa_r+0x968>
    19d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    19da:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    19de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    19e2:	f7fe ffe7 	bl	9b4 <__aeabi_dcmplt>
    19e6:	2800      	cmp	r0, #0
    19e8:	f040 8288 	bne.w	1efc <_dtoa_r+0x964>
    19ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    19f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
    19f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    19f6:	2b00      	cmp	r3, #0
    19f8:	f2c0 814f 	blt.w	1c9a <_dtoa_r+0x702>
    19fc:	f1ba 0f0e 	cmp.w	sl, #14
    1a00:	f300 814b 	bgt.w	1c9a <_dtoa_r+0x702>
    1a04:	4b6a      	ldr	r3, [pc, #424]	; (1bb0 <_dtoa_r+0x618>)
    1a06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1a0a:	e9d3 3400 	ldrd	r3, r4, [r3]
    1a0e:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1a12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1a14:	2b00      	cmp	r3, #0
    1a16:	f280 80d9 	bge.w	1bcc <_dtoa_r+0x634>
    1a1a:	9b08      	ldr	r3, [sp, #32]
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	f300 80d5 	bgt.w	1bcc <_dtoa_r+0x634>
    1a22:	f040 826a 	bne.w	1efa <_dtoa_r+0x962>
    1a26:	2200      	movs	r2, #0
    1a28:	4b66      	ldr	r3, [pc, #408]	; (1bc4 <_dtoa_r+0x62c>)
    1a2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1a2e:	f7fe fd4f 	bl	4d0 <__aeabi_dmul>
    1a32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1a36:	f7fe ffd1 	bl	9dc <__aeabi_dcmpge>
    1a3a:	9c08      	ldr	r4, [sp, #32]
    1a3c:	4626      	mov	r6, r4
    1a3e:	2800      	cmp	r0, #0
    1a40:	f040 8240 	bne.w	1ec4 <_dtoa_r+0x92c>
    1a44:	9f03      	ldr	r7, [sp, #12]
    1a46:	2331      	movs	r3, #49	; 0x31
    1a48:	f10a 0a01 	add.w	sl, sl, #1
    1a4c:	f807 3b01 	strb.w	r3, [r7], #1
    1a50:	e23c      	b.n	1ecc <_dtoa_r+0x934>
    1a52:	07e2      	lsls	r2, r4, #31
    1a54:	d505      	bpl.n	1a62 <_dtoa_r+0x4ca>
    1a56:	3701      	adds	r7, #1
    1a58:	e9d6 2300 	ldrd	r2, r3, [r6]
    1a5c:	f7fe fd38 	bl	4d0 <__aeabi_dmul>
    1a60:	2301      	movs	r3, #1
    1a62:	1064      	asrs	r4, r4, #1
    1a64:	3608      	adds	r6, #8
    1a66:	e76d      	b.n	1944 <_dtoa_r+0x3ac>
    1a68:	2702      	movs	r7, #2
    1a6a:	e770      	b.n	194e <_dtoa_r+0x3b6>
    1a6c:	46d0      	mov	r8, sl
    1a6e:	9c08      	ldr	r4, [sp, #32]
    1a70:	e78f      	b.n	1992 <_dtoa_r+0x3fa>
    1a72:	9903      	ldr	r1, [sp, #12]
    1a74:	4b4e      	ldr	r3, [pc, #312]	; (1bb0 <_dtoa_r+0x618>)
    1a76:	4421      	add	r1, r4
    1a78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1a7c:	9112      	str	r1, [sp, #72]	; 0x48
    1a7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1a80:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1a84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1a88:	2900      	cmp	r1, #0
    1a8a:	d046      	beq.n	1b1a <_dtoa_r+0x582>
    1a8c:	2000      	movs	r0, #0
    1a8e:	494e      	ldr	r1, [pc, #312]	; (1bc8 <_dtoa_r+0x630>)
    1a90:	f7fe fe48 	bl	724 <__aeabi_ddiv>
    1a94:	463b      	mov	r3, r7
    1a96:	4632      	mov	r2, r6
    1a98:	f7fe fb62 	bl	160 <__aeabi_dsub>
    1a9c:	9f03      	ldr	r7, [sp, #12]
    1a9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1aa6:	f7fe ffad 	bl	a04 <__aeabi_d2iz>
    1aaa:	4604      	mov	r4, r0
    1aac:	f7fe fca6 	bl	3fc <__aeabi_i2d>
    1ab0:	4602      	mov	r2, r0
    1ab2:	460b      	mov	r3, r1
    1ab4:	3430      	adds	r4, #48	; 0x30
    1ab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1aba:	f7fe fb51 	bl	160 <__aeabi_dsub>
    1abe:	4602      	mov	r2, r0
    1ac0:	460b      	mov	r3, r1
    1ac2:	f807 4b01 	strb.w	r4, [r7], #1
    1ac6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1aca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1ace:	f7fe ff71 	bl	9b4 <__aeabi_dcmplt>
    1ad2:	2800      	cmp	r0, #0
    1ad4:	d164      	bne.n	1ba0 <_dtoa_r+0x608>
    1ad6:	2000      	movs	r0, #0
    1ad8:	4937      	ldr	r1, [pc, #220]	; (1bb8 <_dtoa_r+0x620>)
    1ada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1ade:	f7fe fb3f 	bl	160 <__aeabi_dsub>
    1ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1ae6:	f7fe ff65 	bl	9b4 <__aeabi_dcmplt>
    1aea:	2800      	cmp	r0, #0
    1aec:	f040 80b4 	bne.w	1c58 <_dtoa_r+0x6c0>
    1af0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1af2:	429f      	cmp	r7, r3
    1af4:	f43f af7a 	beq.w	19ec <_dtoa_r+0x454>
    1af8:	2200      	movs	r2, #0
    1afa:	4b30      	ldr	r3, [pc, #192]	; (1bbc <_dtoa_r+0x624>)
    1afc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1b00:	f7fe fce6 	bl	4d0 <__aeabi_dmul>
    1b04:	2200      	movs	r2, #0
    1b06:	4b2d      	ldr	r3, [pc, #180]	; (1bbc <_dtoa_r+0x624>)
    1b08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b10:	f7fe fcde 	bl	4d0 <__aeabi_dmul>
    1b14:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1b18:	e7c3      	b.n	1aa2 <_dtoa_r+0x50a>
    1b1a:	4630      	mov	r0, r6
    1b1c:	4639      	mov	r1, r7
    1b1e:	f7fe fcd7 	bl	4d0 <__aeabi_dmul>
    1b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b24:	9c03      	ldr	r4, [sp, #12]
    1b26:	9314      	str	r3, [sp, #80]	; 0x50
    1b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b30:	f7fe ff68 	bl	a04 <__aeabi_d2iz>
    1b34:	9015      	str	r0, [sp, #84]	; 0x54
    1b36:	f7fe fc61 	bl	3fc <__aeabi_i2d>
    1b3a:	4602      	mov	r2, r0
    1b3c:	460b      	mov	r3, r1
    1b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1b42:	f7fe fb0d 	bl	160 <__aeabi_dsub>
    1b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1b48:	4606      	mov	r6, r0
    1b4a:	460f      	mov	r7, r1
    1b4c:	3330      	adds	r3, #48	; 0x30
    1b4e:	2200      	movs	r2, #0
    1b50:	f804 3b01 	strb.w	r3, [r4], #1
    1b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1b56:	429c      	cmp	r4, r3
    1b58:	d124      	bne.n	1ba4 <_dtoa_r+0x60c>
    1b5a:	4b1b      	ldr	r3, [pc, #108]	; (1bc8 <_dtoa_r+0x630>)
    1b5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1b60:	f7fe fb00 	bl	164 <__adddf3>
    1b64:	4602      	mov	r2, r0
    1b66:	460b      	mov	r3, r1
    1b68:	4630      	mov	r0, r6
    1b6a:	4639      	mov	r1, r7
    1b6c:	f7fe ff40 	bl	9f0 <__aeabi_dcmpgt>
    1b70:	2800      	cmp	r0, #0
    1b72:	d170      	bne.n	1c56 <_dtoa_r+0x6be>
    1b74:	2000      	movs	r0, #0
    1b76:	4914      	ldr	r1, [pc, #80]	; (1bc8 <_dtoa_r+0x630>)
    1b78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1b7c:	f7fe faf0 	bl	160 <__aeabi_dsub>
    1b80:	4602      	mov	r2, r0
    1b82:	460b      	mov	r3, r1
    1b84:	4630      	mov	r0, r6
    1b86:	4639      	mov	r1, r7
    1b88:	f7fe ff14 	bl	9b4 <__aeabi_dcmplt>
    1b8c:	2800      	cmp	r0, #0
    1b8e:	f43f af2d 	beq.w	19ec <_dtoa_r+0x454>
    1b92:	9f14      	ldr	r7, [sp, #80]	; 0x50
    1b94:	1e7b      	subs	r3, r7, #1
    1b96:	9314      	str	r3, [sp, #80]	; 0x50
    1b98:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    1b9c:	2b30      	cmp	r3, #48	; 0x30
    1b9e:	d0f8      	beq.n	1b92 <_dtoa_r+0x5fa>
    1ba0:	46c2      	mov	sl, r8
    1ba2:	e048      	b.n	1c36 <_dtoa_r+0x69e>
    1ba4:	4b05      	ldr	r3, [pc, #20]	; (1bbc <_dtoa_r+0x624>)
    1ba6:	f7fe fc93 	bl	4d0 <__aeabi_dmul>
    1baa:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1bae:	e7bd      	b.n	1b2c <_dtoa_r+0x594>
    1bb0:	00011230 	.word	0x00011230
    1bb4:	00011208 	.word	0x00011208
    1bb8:	3ff00000 	.word	0x3ff00000
    1bbc:	40240000 	.word	0x40240000
    1bc0:	401c0000 	.word	0x401c0000
    1bc4:	40140000 	.word	0x40140000
    1bc8:	3fe00000 	.word	0x3fe00000
    1bcc:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    1bd0:	9f03      	ldr	r7, [sp, #12]
    1bd2:	4640      	mov	r0, r8
    1bd4:	4649      	mov	r1, r9
    1bd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1bda:	f7fe fda3 	bl	724 <__aeabi_ddiv>
    1bde:	f7fe ff11 	bl	a04 <__aeabi_d2iz>
    1be2:	4604      	mov	r4, r0
    1be4:	f7fe fc0a 	bl	3fc <__aeabi_i2d>
    1be8:	f104 0630 	add.w	r6, r4, #48	; 0x30
    1bec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1bf0:	f7fe fc6e 	bl	4d0 <__aeabi_dmul>
    1bf4:	460b      	mov	r3, r1
    1bf6:	4602      	mov	r2, r0
    1bf8:	4649      	mov	r1, r9
    1bfa:	4640      	mov	r0, r8
    1bfc:	f7fe fab0 	bl	160 <__aeabi_dsub>
    1c00:	f807 6b01 	strb.w	r6, [r7], #1
    1c04:	9e03      	ldr	r6, [sp, #12]
    1c06:	9b08      	ldr	r3, [sp, #32]
    1c08:	1bbe      	subs	r6, r7, r6
    1c0a:	42b3      	cmp	r3, r6
    1c0c:	d138      	bne.n	1c80 <_dtoa_r+0x6e8>
    1c0e:	4602      	mov	r2, r0
    1c10:	460b      	mov	r3, r1
    1c12:	f7fe faa7 	bl	164 <__adddf3>
    1c16:	4680      	mov	r8, r0
    1c18:	4689      	mov	r9, r1
    1c1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c1e:	f7fe fee7 	bl	9f0 <__aeabi_dcmpgt>
    1c22:	bb58      	cbnz	r0, 1c7c <_dtoa_r+0x6e4>
    1c24:	4640      	mov	r0, r8
    1c26:	4649      	mov	r1, r9
    1c28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1c2c:	f7fe feb8 	bl	9a0 <__aeabi_dcmpeq>
    1c30:	b108      	cbz	r0, 1c36 <_dtoa_r+0x69e>
    1c32:	07e1      	lsls	r1, r4, #31
    1c34:	d422      	bmi.n	1c7c <_dtoa_r+0x6e4>
    1c36:	4628      	mov	r0, r5
    1c38:	4659      	mov	r1, fp
    1c3a:	f00e fdf8 	bl	1082e <_Bfree>
    1c3e:	2300      	movs	r3, #0
    1c40:	f10a 0001 	add.w	r0, sl, #1
    1c44:	703b      	strb	r3, [r7, #0]
    1c46:	9b24      	ldr	r3, [sp, #144]	; 0x90
    1c48:	6018      	str	r0, [r3, #0]
    1c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1c4c:	2b00      	cmp	r3, #0
    1c4e:	f43f acea 	beq.w	1626 <_dtoa_r+0x8e>
    1c52:	601f      	str	r7, [r3, #0]
    1c54:	e4e7      	b.n	1626 <_dtoa_r+0x8e>
    1c56:	4627      	mov	r7, r4
    1c58:	463b      	mov	r3, r7
    1c5a:	461f      	mov	r7, r3
    1c5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    1c60:	2a39      	cmp	r2, #57	; 0x39
    1c62:	d107      	bne.n	1c74 <_dtoa_r+0x6dc>
    1c64:	9a03      	ldr	r2, [sp, #12]
    1c66:	429a      	cmp	r2, r3
    1c68:	d1f7      	bne.n	1c5a <_dtoa_r+0x6c2>
    1c6a:	2230      	movs	r2, #48	; 0x30
    1c6c:	9903      	ldr	r1, [sp, #12]
    1c6e:	f108 0801 	add.w	r8, r8, #1
    1c72:	700a      	strb	r2, [r1, #0]
    1c74:	781a      	ldrb	r2, [r3, #0]
    1c76:	3201      	adds	r2, #1
    1c78:	701a      	strb	r2, [r3, #0]
    1c7a:	e791      	b.n	1ba0 <_dtoa_r+0x608>
    1c7c:	46d0      	mov	r8, sl
    1c7e:	e7eb      	b.n	1c58 <_dtoa_r+0x6c0>
    1c80:	2200      	movs	r2, #0
    1c82:	4ba1      	ldr	r3, [pc, #644]	; (1f08 <_dtoa_r+0x970>)
    1c84:	f7fe fc24 	bl	4d0 <__aeabi_dmul>
    1c88:	2200      	movs	r2, #0
    1c8a:	2300      	movs	r3, #0
    1c8c:	4680      	mov	r8, r0
    1c8e:	4689      	mov	r9, r1
    1c90:	f7fe fe86 	bl	9a0 <__aeabi_dcmpeq>
    1c94:	2800      	cmp	r0, #0
    1c96:	d09c      	beq.n	1bd2 <_dtoa_r+0x63a>
    1c98:	e7cd      	b.n	1c36 <_dtoa_r+0x69e>
    1c9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1c9c:	2a00      	cmp	r2, #0
    1c9e:	f000 80cc 	beq.w	1e3a <_dtoa_r+0x8a2>
    1ca2:	9a22      	ldr	r2, [sp, #136]	; 0x88
    1ca4:	2a01      	cmp	r2, #1
    1ca6:	f300 80af 	bgt.w	1e08 <_dtoa_r+0x870>
    1caa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    1cac:	2a00      	cmp	r2, #0
    1cae:	f000 80a7 	beq.w	1e00 <_dtoa_r+0x868>
    1cb2:	f203 4333 	addw	r3, r3, #1075	; 0x433
    1cb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1cb8:	9f06      	ldr	r7, [sp, #24]
    1cba:	9a06      	ldr	r2, [sp, #24]
    1cbc:	2101      	movs	r1, #1
    1cbe:	4628      	mov	r0, r5
    1cc0:	441a      	add	r2, r3
    1cc2:	9206      	str	r2, [sp, #24]
    1cc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cc6:	441a      	add	r2, r3
    1cc8:	9209      	str	r2, [sp, #36]	; 0x24
    1cca:	f00e fe54 	bl	10976 <__i2b>
    1cce:	4606      	mov	r6, r0
    1cd0:	2f00      	cmp	r7, #0
    1cd2:	dd0c      	ble.n	1cee <_dtoa_r+0x756>
    1cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1cd6:	2b00      	cmp	r3, #0
    1cd8:	dd09      	ble.n	1cee <_dtoa_r+0x756>
    1cda:	42bb      	cmp	r3, r7
    1cdc:	9a06      	ldr	r2, [sp, #24]
    1cde:	bfa8      	it	ge
    1ce0:	463b      	movge	r3, r7
    1ce2:	1ad2      	subs	r2, r2, r3
    1ce4:	1aff      	subs	r7, r7, r3
    1ce6:	9206      	str	r2, [sp, #24]
    1ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cea:	1ad3      	subs	r3, r2, r3
    1cec:	9309      	str	r3, [sp, #36]	; 0x24
    1cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1cf0:	b1f3      	cbz	r3, 1d30 <_dtoa_r+0x798>
    1cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	f000 80a4 	beq.w	1e42 <_dtoa_r+0x8aa>
    1cfa:	2c00      	cmp	r4, #0
    1cfc:	dd10      	ble.n	1d20 <_dtoa_r+0x788>
    1cfe:	4631      	mov	r1, r6
    1d00:	4622      	mov	r2, r4
    1d02:	4628      	mov	r0, r5
    1d04:	f00b fe46 	bl	d994 <__pow5mult>
    1d08:	465a      	mov	r2, fp
    1d0a:	4601      	mov	r1, r0
    1d0c:	4606      	mov	r6, r0
    1d0e:	4628      	mov	r0, r5
    1d10:	f00e fe3a 	bl	10988 <__multiply>
    1d14:	4680      	mov	r8, r0
    1d16:	4659      	mov	r1, fp
    1d18:	4628      	mov	r0, r5
    1d1a:	46c3      	mov	fp, r8
    1d1c:	f00e fd87 	bl	1082e <_Bfree>
    1d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d22:	1b1a      	subs	r2, r3, r4
    1d24:	d004      	beq.n	1d30 <_dtoa_r+0x798>
    1d26:	4659      	mov	r1, fp
    1d28:	4628      	mov	r0, r5
    1d2a:	f00b fe33 	bl	d994 <__pow5mult>
    1d2e:	4683      	mov	fp, r0
    1d30:	2101      	movs	r1, #1
    1d32:	4628      	mov	r0, r5
    1d34:	f00e fe1f 	bl	10976 <__i2b>
    1d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1d3a:	4604      	mov	r4, r0
    1d3c:	2b00      	cmp	r3, #0
    1d3e:	f340 8082 	ble.w	1e46 <_dtoa_r+0x8ae>
    1d42:	461a      	mov	r2, r3
    1d44:	4601      	mov	r1, r0
    1d46:	4628      	mov	r0, r5
    1d48:	f00b fe24 	bl	d994 <__pow5mult>
    1d4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1d4e:	4604      	mov	r4, r0
    1d50:	2b01      	cmp	r3, #1
    1d52:	dd7b      	ble.n	1e4c <_dtoa_r+0x8b4>
    1d54:	f04f 0800 	mov.w	r8, #0
    1d58:	6923      	ldr	r3, [r4, #16]
    1d5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    1d5e:	6918      	ldr	r0, [r3, #16]
    1d60:	f00e fdbb 	bl	108da <__hi0bits>
    1d64:	f1c0 0020 	rsb	r0, r0, #32
    1d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d6a:	4418      	add	r0, r3
    1d6c:	f010 001f 	ands.w	r0, r0, #31
    1d70:	f000 808d 	beq.w	1e8e <_dtoa_r+0x8f6>
    1d74:	f1c0 0320 	rsb	r3, r0, #32
    1d78:	2b04      	cmp	r3, #4
    1d7a:	f340 8086 	ble.w	1e8a <_dtoa_r+0x8f2>
    1d7e:	f1c0 001c 	rsb	r0, r0, #28
    1d82:	9b06      	ldr	r3, [sp, #24]
    1d84:	4407      	add	r7, r0
    1d86:	4403      	add	r3, r0
    1d88:	9306      	str	r3, [sp, #24]
    1d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1d8c:	4403      	add	r3, r0
    1d8e:	9309      	str	r3, [sp, #36]	; 0x24
    1d90:	9b06      	ldr	r3, [sp, #24]
    1d92:	2b00      	cmp	r3, #0
    1d94:	dd05      	ble.n	1da2 <_dtoa_r+0x80a>
    1d96:	4659      	mov	r1, fp
    1d98:	461a      	mov	r2, r3
    1d9a:	4628      	mov	r0, r5
    1d9c:	f00e fe8f 	bl	10abe <__lshift>
    1da0:	4683      	mov	fp, r0
    1da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1da4:	2b00      	cmp	r3, #0
    1da6:	dd05      	ble.n	1db4 <_dtoa_r+0x81c>
    1da8:	4621      	mov	r1, r4
    1daa:	461a      	mov	r2, r3
    1dac:	4628      	mov	r0, r5
    1dae:	f00e fe86 	bl	10abe <__lshift>
    1db2:	4604      	mov	r4, r0
    1db4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1db6:	2b00      	cmp	r3, #0
    1db8:	d06b      	beq.n	1e92 <_dtoa_r+0x8fa>
    1dba:	4621      	mov	r1, r4
    1dbc:	4658      	mov	r0, fp
    1dbe:	f00e fedd 	bl	10b7c <__mcmp>
    1dc2:	2800      	cmp	r0, #0
    1dc4:	da65      	bge.n	1e92 <_dtoa_r+0x8fa>
    1dc6:	2300      	movs	r3, #0
    1dc8:	4659      	mov	r1, fp
    1dca:	220a      	movs	r2, #10
    1dcc:	4628      	mov	r0, r5
    1dce:	f00e fd45 	bl	1085c <__multadd>
    1dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1dd4:	f10a 3aff 	add.w	sl, sl, #4294967295
    1dd8:	4683      	mov	fp, r0
    1dda:	2b00      	cmp	r3, #0
    1ddc:	f000 818b 	beq.w	20f6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xf6>
    1de0:	4631      	mov	r1, r6
    1de2:	2300      	movs	r3, #0
    1de4:	220a      	movs	r2, #10
    1de6:	4628      	mov	r0, r5
    1de8:	f00e fd38 	bl	1085c <__multadd>
    1dec:	f1b9 0f00 	cmp.w	r9, #0
    1df0:	4606      	mov	r6, r0
    1df2:	f300 8091 	bgt.w	1f18 <_dtoa_r+0x980>
    1df6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1df8:	2b02      	cmp	r3, #2
    1dfa:	f340 808d 	ble.w	1f18 <_dtoa_r+0x980>
    1dfe:	e050      	b.n	1ea2 <_dtoa_r+0x90a>
    1e00:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1e02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    1e06:	e756      	b.n	1cb6 <_dtoa_r+0x71e>
    1e08:	9b08      	ldr	r3, [sp, #32]
    1e0a:	1e5c      	subs	r4, r3, #1
    1e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e0e:	42a3      	cmp	r3, r4
    1e10:	bfb7      	itett	lt
    1e12:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    1e14:	1b1c      	subge	r4, r3, r4
    1e16:	940a      	strlt	r4, [sp, #40]	; 0x28
    1e18:	1ae2      	sublt	r2, r4, r3
    1e1a:	bfbf      	itttt	lt
    1e1c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    1e1e:	2400      	movlt	r4, #0
    1e20:	189b      	addlt	r3, r3, r2
    1e22:	930e      	strlt	r3, [sp, #56]	; 0x38
    1e24:	9b08      	ldr	r3, [sp, #32]
    1e26:	2b00      	cmp	r3, #0
    1e28:	bfbb      	ittet	lt
    1e2a:	9b06      	ldrlt	r3, [sp, #24]
    1e2c:	9a08      	ldrlt	r2, [sp, #32]
    1e2e:	9f06      	ldrge	r7, [sp, #24]
    1e30:	1a9f      	sublt	r7, r3, r2
    1e32:	bfac      	ite	ge
    1e34:	9b08      	ldrge	r3, [sp, #32]
    1e36:	2300      	movlt	r3, #0
    1e38:	e73f      	b.n	1cba <_dtoa_r+0x722>
    1e3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    1e3c:	9f06      	ldr	r7, [sp, #24]
    1e3e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    1e40:	e746      	b.n	1cd0 <_dtoa_r+0x738>
    1e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    1e44:	e76f      	b.n	1d26 <_dtoa_r+0x78e>
    1e46:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e48:	2b01      	cmp	r3, #1
    1e4a:	dc19      	bgt.n	1e80 <_dtoa_r+0x8e8>
    1e4c:	9b04      	ldr	r3, [sp, #16]
    1e4e:	b9bb      	cbnz	r3, 1e80 <_dtoa_r+0x8e8>
    1e50:	9b05      	ldr	r3, [sp, #20]
    1e52:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1e56:	b99b      	cbnz	r3, 1e80 <_dtoa_r+0x8e8>
    1e58:	9b05      	ldr	r3, [sp, #20]
    1e5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    1e5e:	0d1b      	lsrs	r3, r3, #20
    1e60:	051b      	lsls	r3, r3, #20
    1e62:	b183      	cbz	r3, 1e86 <_dtoa_r+0x8ee>
    1e64:	9b06      	ldr	r3, [sp, #24]
    1e66:	f04f 0801 	mov.w	r8, #1
    1e6a:	3301      	adds	r3, #1
    1e6c:	9306      	str	r3, [sp, #24]
    1e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1e70:	3301      	adds	r3, #1
    1e72:	9309      	str	r3, [sp, #36]	; 0x24
    1e74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1e76:	2b00      	cmp	r3, #0
    1e78:	f47f af6e 	bne.w	1d58 <_dtoa_r+0x7c0>
    1e7c:	2001      	movs	r0, #1
    1e7e:	e773      	b.n	1d68 <_dtoa_r+0x7d0>
    1e80:	f04f 0800 	mov.w	r8, #0
    1e84:	e7f6      	b.n	1e74 <_dtoa_r+0x8dc>
    1e86:	4698      	mov	r8, r3
    1e88:	e7f4      	b.n	1e74 <_dtoa_r+0x8dc>
    1e8a:	d081      	beq.n	1d90 <_dtoa_r+0x7f8>
    1e8c:	4618      	mov	r0, r3
    1e8e:	301c      	adds	r0, #28
    1e90:	e777      	b.n	1d82 <_dtoa_r+0x7ea>
    1e92:	9b08      	ldr	r3, [sp, #32]
    1e94:	2b00      	cmp	r3, #0
    1e96:	dc39      	bgt.n	1f0c <_dtoa_r+0x974>
    1e98:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1e9a:	2b02      	cmp	r3, #2
    1e9c:	dd36      	ble.n	1f0c <_dtoa_r+0x974>
    1e9e:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1ea2:	f1b9 0f00 	cmp.w	r9, #0
    1ea6:	d10d      	bne.n	1ec4 <_dtoa_r+0x92c>
    1ea8:	4621      	mov	r1, r4
    1eaa:	464b      	mov	r3, r9
    1eac:	2205      	movs	r2, #5
    1eae:	4628      	mov	r0, r5
    1eb0:	f00e fcd4 	bl	1085c <__multadd>
    1eb4:	4601      	mov	r1, r0
    1eb6:	4604      	mov	r4, r0
    1eb8:	4658      	mov	r0, fp
    1eba:	f00e fe5f 	bl	10b7c <__mcmp>
    1ebe:	2800      	cmp	r0, #0
    1ec0:	f73f adc0 	bgt.w	1a44 <_dtoa_r+0x4ac>
    1ec4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1ec6:	9f03      	ldr	r7, [sp, #12]
    1ec8:	ea6f 0a03 	mvn.w	sl, r3
    1ecc:	f04f 0800 	mov.w	r8, #0
    1ed0:	4621      	mov	r1, r4
    1ed2:	4628      	mov	r0, r5
    1ed4:	f00e fcab 	bl	1082e <_Bfree>
    1ed8:	2e00      	cmp	r6, #0
    1eda:	f43f aeac 	beq.w	1c36 <_dtoa_r+0x69e>
    1ede:	f1b8 0f00 	cmp.w	r8, #0
    1ee2:	d005      	beq.n	1ef0 <_dtoa_r+0x958>
    1ee4:	45b0      	cmp	r8, r6
    1ee6:	d003      	beq.n	1ef0 <_dtoa_r+0x958>
    1ee8:	4641      	mov	r1, r8
    1eea:	4628      	mov	r0, r5
    1eec:	f00e fc9f 	bl	1082e <_Bfree>
    1ef0:	4631      	mov	r1, r6
    1ef2:	4628      	mov	r0, r5
    1ef4:	f00e fc9b 	bl	1082e <_Bfree>
    1ef8:	e69d      	b.n	1c36 <_dtoa_r+0x69e>
    1efa:	2400      	movs	r4, #0
    1efc:	4626      	mov	r6, r4
    1efe:	e7e1      	b.n	1ec4 <_dtoa_r+0x92c>
    1f00:	46c2      	mov	sl, r8
    1f02:	4626      	mov	r6, r4
    1f04:	e59e      	b.n	1a44 <_dtoa_r+0x4ac>
    1f06:	bf00      	nop
    1f08:	40240000 	.word	0x40240000
    1f0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f0e:	f8dd 9020 	ldr.w	r9, [sp, #32]
    1f12:	2b00      	cmp	r3, #0
    1f14:	f000 80f6 	beq.w	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    1f18:	2f00      	cmp	r7, #0
    1f1a:	dd05      	ble.n	1f28 <_dtoa_r+0x990>
    1f1c:	4631      	mov	r1, r6
    1f1e:	463a      	mov	r2, r7
    1f20:	4628      	mov	r0, r5
    1f22:	f00e fdcc 	bl	10abe <__lshift>
    1f26:	4606      	mov	r6, r0
    1f28:	f1b8 0f00 	cmp.w	r8, #0
    1f2c:	d055      	beq.n	1fda <_dtoa_r+0xa42>
    1f2e:	6871      	ldr	r1, [r6, #4]
    1f30:	4628      	mov	r0, r5
    1f32:	f00e fc48 	bl	107c6 <_Balloc>
    1f36:	6932      	ldr	r2, [r6, #16]
    1f38:	4607      	mov	r7, r0
    1f3a:	f106 010c 	add.w	r1, r6, #12
    1f3e:	3202      	adds	r2, #2
    1f40:	300c      	adds	r0, #12
    1f42:	0092      	lsls	r2, r2, #2
    1f44:	f00e f989 	bl	1025a <memcpy>
    1f48:	2201      	movs	r2, #1
    1f4a:	4639      	mov	r1, r7
    1f4c:	4628      	mov	r0, r5
    1f4e:	f00e fdb6 	bl	10abe <__lshift>
    1f52:	9b03      	ldr	r3, [sp, #12]
    1f54:	46b0      	mov	r8, r6
    1f56:	4606      	mov	r6, r0
    1f58:	3301      	adds	r3, #1
    1f5a:	9308      	str	r3, [sp, #32]
    1f5c:	9b03      	ldr	r3, [sp, #12]
    1f5e:	444b      	add	r3, r9
    1f60:	930a      	str	r3, [sp, #40]	; 0x28
    1f62:	9b04      	ldr	r3, [sp, #16]
    1f64:	f003 0301 	and.w	r3, r3, #1
    1f68:	9309      	str	r3, [sp, #36]	; 0x24
    1f6a:	9b08      	ldr	r3, [sp, #32]
    1f6c:	4621      	mov	r1, r4
    1f6e:	4658      	mov	r0, fp
    1f70:	3b01      	subs	r3, #1
    1f72:	9304      	str	r3, [sp, #16]
    1f74:	f00e fb3f 	bl	105f6 <quorem>
    1f78:	4603      	mov	r3, r0
    1f7a:	4641      	mov	r1, r8
    1f7c:	9006      	str	r0, [sp, #24]
    1f7e:	4658      	mov	r0, fp
    1f80:	3330      	adds	r3, #48	; 0x30
    1f82:	930b      	str	r3, [sp, #44]	; 0x2c
    1f84:	f00e fdfa 	bl	10b7c <__mcmp>
    1f88:	4632      	mov	r2, r6
    1f8a:	4681      	mov	r9, r0
    1f8c:	4621      	mov	r1, r4
    1f8e:	4628      	mov	r0, r5
    1f90:	f00e fe0f 	bl	10bb2 <__mdiff>
    1f94:	68c2      	ldr	r2, [r0, #12]
    1f96:	4607      	mov	r7, r0
    1f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1f9a:	bb02      	cbnz	r2, 1fde <_dtoa_r+0xa46>
    1f9c:	4601      	mov	r1, r0
    1f9e:	4658      	mov	r0, fp
    1fa0:	f00e fdec 	bl	10b7c <__mcmp>
    1fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fa6:	4602      	mov	r2, r0
    1fa8:	4639      	mov	r1, r7
    1faa:	4628      	mov	r0, r5
    1fac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    1fb0:	f00e fc3d 	bl	1082e <_Bfree>
    1fb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1fb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    1fb8:	9f08      	ldr	r7, [sp, #32]
    1fba:	ea43 0102 	orr.w	r1, r3, r2
    1fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1fc0:	430b      	orrs	r3, r1
    1fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1fc4:	d10d      	bne.n	1fe2 <_dtoa_r+0xa4a>
    1fc6:	2b39      	cmp	r3, #57	; 0x39
    1fc8:	d029      	beq.n	201e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e>
    1fca:	f1b9 0f00 	cmp.w	r9, #0
    1fce:	dd01      	ble.n	1fd4 <_dtoa_r+0xa3c>
    1fd0:	9b06      	ldr	r3, [sp, #24]
    1fd2:	3331      	adds	r3, #49	; 0x31
    1fd4:	9a04      	ldr	r2, [sp, #16]
    1fd6:	7013      	strb	r3, [r2, #0]
    1fd8:	e77a      	b.n	1ed0 <_dtoa_r+0x938>
    1fda:	4630      	mov	r0, r6
    1fdc:	e7b9      	b.n	1f52 <_dtoa_r+0x9ba>
    1fde:	2201      	movs	r2, #1
    1fe0:	e7e2      	b.n	1fa8 <_dtoa_r+0xa10>
    1fe2:	f1b9 0f00 	cmp.w	r9, #0
    1fe6:	db06      	blt.n	1ff6 <_dtoa_r+0xa5e>
    1fe8:	9922      	ldr	r1, [sp, #136]	; 0x88
    1fea:	ea41 0909 	orr.w	r9, r1, r9
    1fee:	9909      	ldr	r1, [sp, #36]	; 0x24
    1ff0:	ea59 0101 	orrs.w	r1, r9, r1
    1ff4:	d120      	bne.n	2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>
    1ff6:	2a00      	cmp	r2, #0
    1ff8:	ddec      	ble.n	1fd4 <_dtoa_r+0xa3c>
    1ffa:	4659      	mov	r1, fp
    1ffc:	2201      	movs	r2, #1
    1ffe:	4628      	mov	r0, r5
    2000:	9308      	str	r3, [sp, #32]
    2002:	f00e fd5c 	bl	10abe <__lshift>
    2006:	4621      	mov	r1, r4
    2008:	4683      	mov	fp, r0
    200a:	f00e fdb7 	bl	10b7c <__mcmp>
    200e:	2800      	cmp	r0, #0
    2010:	9b08      	ldr	r3, [sp, #32]
    2012:	dc02      	bgt.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
    2014:	d1de      	bne.n	1fd4 <_dtoa_r+0xa3c>
    2016:	07da      	lsls	r2, r3, #31
    2018:	d5dc      	bpl.n	1fd4 <_dtoa_r+0xa3c>
    201a:	2b39      	cmp	r3, #57	; 0x39
    201c:	d1d8      	bne.n	1fd0 <_dtoa_r+0xa38>
    201e:	2339      	movs	r3, #57	; 0x39
    2020:	9a04      	ldr	r2, [sp, #16]
    2022:	7013      	strb	r3, [r2, #0]
    2024:	463b      	mov	r3, r7
    2026:	461f      	mov	r7, r3
    2028:	3b01      	subs	r3, #1
    202a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    202e:	2a39      	cmp	r2, #57	; 0x39
    2030:	d050      	beq.n	20d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd4>
    2032:	3201      	adds	r2, #1
    2034:	701a      	strb	r2, [r3, #0]
    2036:	e74b      	b.n	1ed0 <_dtoa_r+0x938>
    2038:	2a00      	cmp	r2, #0
    203a:	dd03      	ble.n	2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>
    203c:	2b39      	cmp	r3, #57	; 0x39
    203e:	d0ee      	beq.n	201e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e>
    2040:	3301      	adds	r3, #1
    2042:	e7c7      	b.n	1fd4 <_dtoa_r+0xa3c>
    2044:	9a08      	ldr	r2, [sp, #32]
    2046:	990a      	ldr	r1, [sp, #40]	; 0x28
    2048:	f802 3c01 	strb.w	r3, [r2, #-1]
    204c:	428a      	cmp	r2, r1
    204e:	d02a      	beq.n	20a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa6>
    2050:	4659      	mov	r1, fp
    2052:	2300      	movs	r3, #0
    2054:	220a      	movs	r2, #10
    2056:	4628      	mov	r0, r5
    2058:	f00e fc00 	bl	1085c <__multadd>
    205c:	45b0      	cmp	r8, r6
    205e:	4683      	mov	fp, r0
    2060:	f04f 0300 	mov.w	r3, #0
    2064:	f04f 020a 	mov.w	r2, #10
    2068:	4641      	mov	r1, r8
    206a:	4628      	mov	r0, r5
    206c:	d107      	bne.n	207e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x7e>
    206e:	f00e fbf5 	bl	1085c <__multadd>
    2072:	4680      	mov	r8, r0
    2074:	4606      	mov	r6, r0
    2076:	9b08      	ldr	r3, [sp, #32]
    2078:	3301      	adds	r3, #1
    207a:	9308      	str	r3, [sp, #32]
    207c:	e775      	b.n	1f6a <_dtoa_r+0x9d2>
    207e:	f00e fbed 	bl	1085c <__multadd>
    2082:	4631      	mov	r1, r6
    2084:	4680      	mov	r8, r0
    2086:	2300      	movs	r3, #0
    2088:	220a      	movs	r2, #10
    208a:	4628      	mov	r0, r5
    208c:	f00e fbe6 	bl	1085c <__multadd>
    2090:	4606      	mov	r6, r0
    2092:	e7f0      	b.n	2076 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x76>
    2094:	f1b9 0f00 	cmp.w	r9, #0
    2098:	9a03      	ldr	r2, [sp, #12]
    209a:	f04f 0800 	mov.w	r8, #0
    209e:	bfcc      	ite	gt
    20a0:	464f      	movgt	r7, r9
    20a2:	2701      	movle	r7, #1
    20a4:	4417      	add	r7, r2
    20a6:	4659      	mov	r1, fp
    20a8:	2201      	movs	r2, #1
    20aa:	4628      	mov	r0, r5
    20ac:	9308      	str	r3, [sp, #32]
    20ae:	f00e fd06 	bl	10abe <__lshift>
    20b2:	4621      	mov	r1, r4
    20b4:	4683      	mov	fp, r0
    20b6:	f00e fd61 	bl	10b7c <__mcmp>
    20ba:	2800      	cmp	r0, #0
    20bc:	dcb2      	bgt.n	2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>
    20be:	d102      	bne.n	20c6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc6>
    20c0:	9b08      	ldr	r3, [sp, #32]
    20c2:	07db      	lsls	r3, r3, #31
    20c4:	d4ae      	bmi.n	2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>
    20c6:	463b      	mov	r3, r7
    20c8:	461f      	mov	r7, r3
    20ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    20ce:	2a30      	cmp	r2, #48	; 0x30
    20d0:	d0fa      	beq.n	20c8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc8>
    20d2:	e6fd      	b.n	1ed0 <_dtoa_r+0x938>
    20d4:	9a03      	ldr	r2, [sp, #12]
    20d6:	429a      	cmp	r2, r3
    20d8:	d1a5      	bne.n	2026 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x26>
    20da:	f10a 0a01 	add.w	sl, sl, #1
    20de:	2331      	movs	r3, #49	; 0x31
    20e0:	e779      	b.n	1fd6 <_dtoa_r+0xa3e>
    20e2:	4b13      	ldr	r3, [pc, #76]	; (2130 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x130>)
    20e4:	f7ff babe 	b.w	1664 <_dtoa_r+0xcc>
    20e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    20ea:	2b00      	cmp	r3, #0
    20ec:	f47f aa96 	bne.w	161c <_dtoa_r+0x84>
    20f0:	4b10      	ldr	r3, [pc, #64]	; (2134 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x134>)
    20f2:	f7ff bab7 	b.w	1664 <_dtoa_r+0xcc>
    20f6:	f1b9 0f00 	cmp.w	r9, #0
    20fa:	dc03      	bgt.n	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    20fe:	2b02      	cmp	r3, #2
    2100:	f73f aecf 	bgt.w	1ea2 <_dtoa_r+0x90a>
    2104:	9f03      	ldr	r7, [sp, #12]
    2106:	4621      	mov	r1, r4
    2108:	4658      	mov	r0, fp
    210a:	f00e fa74 	bl	105f6 <quorem>
    210e:	9a03      	ldr	r2, [sp, #12]
    2110:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2114:	f807 3b01 	strb.w	r3, [r7], #1
    2118:	1aba      	subs	r2, r7, r2
    211a:	4591      	cmp	r9, r2
    211c:	ddba      	ble.n	2094 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x94>
    211e:	4659      	mov	r1, fp
    2120:	2300      	movs	r3, #0
    2122:	220a      	movs	r2, #10
    2124:	4628      	mov	r0, r5
    2126:	f00e fb99 	bl	1085c <__multadd>
    212a:	4683      	mov	fp, r0
    212c:	e7eb      	b.n	2106 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x106>
    212e:	bf00      	nop
    2130:	00057c6a 	.word	0x00057c6a
    2134:	00057c8e 	.word	0x00057c8e

00002138 <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    2138:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    213a:	2825      	cmp	r0, #37	; 0x25
    213c:	d00c      	beq.n	2158 <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    213e:	4b0c      	ldr	r3, [pc, #48]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    2140:	681a      	ldr	r2, [r3, #0]
    2142:	490c      	ldr	r1, [pc, #48]	; (2174 <_Z18ee_serial_callbackc+0x3c>)
    2144:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    2146:	681b      	ldr	r3, [r3, #0]
    2148:	2b4f      	cmp	r3, #79	; 0x4f
    214a:	d80e      	bhi.n	216a <_Z18ee_serial_callbackc+0x32>
    214c:	4b08      	ldr	r3, [pc, #32]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	3301      	adds	r3, #1
    2152:	4a07      	ldr	r2, [pc, #28]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    2154:	6013      	str	r3, [r2, #0]
  }
}
    2156:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    2158:	4c05      	ldr	r4, [pc, #20]	; (2170 <_Z18ee_serial_callbackc+0x38>)
    215a:	6823      	ldr	r3, [r4, #0]
    215c:	4805      	ldr	r0, [pc, #20]	; (2174 <_Z18ee_serial_callbackc+0x3c>)
    215e:	2500      	movs	r5, #0
    2160:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    2162:	f00b fd56 	bl	dc12 <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    2166:	6025      	str	r5, [r4, #0]
    2168:	e7f5      	b.n	2156 <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    216a:	2350      	movs	r3, #80	; 0x50
    216c:	e7f1      	b.n	2152 <_Z18ee_serial_callbackc+0x1a>
    216e:	bf00      	nop
    2170:	20000524 	.word	0x20000524
    2174:	200004d0 	.word	0x200004d0

00002178 <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    2178:	b508      	push	{r3, lr}
  th_serialport_initialize();
    217a:	f00b fd64 	bl	dc46 <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    217e:	f000 fb01 	bl	2784 <_Z23th_timestamp_initializev>
  th_final_initialize();
    2182:	f000 fb09 	bl	2798 <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    2186:	4805      	ldr	r0, [pc, #20]	; (219c <_Z23ee_benchmark_initializev+0x24>)
    2188:	f00b fd4f 	bl	dc2a <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    218c:	4b04      	ldr	r3, [pc, #16]	; (21a0 <_Z23ee_benchmark_initializev+0x28>)
    218e:	2201      	movs	r2, #1
    2190:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    2192:	4804      	ldr	r0, [pc, #16]	; (21a4 <_Z23ee_benchmark_initializev+0x2c>)
    2194:	f00b fd49 	bl	dc2a <_Z9th_printfPKcz>
  
}
    2198:	bd08      	pop	{r3, pc}
    219a:	bf00      	nop
    219c:	000112f8 	.word	0x000112f8
    21a0:	2001b69c 	.word	0x2001b69c
    21a4:	00011308 	.word	0x00011308

000021a8 <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    21a8:	b570      	push	{r4, r5, r6, lr}
    21aa:	4604      	mov	r4, r0
    21ac:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    21ae:	f000 fa59 	bl	2664 <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    21b2:	4629      	mov	r1, r5
    21b4:	4811      	ldr	r0, [pc, #68]	; (21fc <_Z8ee_inferjj+0x54>)
    21b6:	f00b fd38 	bl	dc2a <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    21ba:	1e6e      	subs	r6, r5, #1
    21bc:	b11d      	cbz	r5, 21c6 <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    21be:	f000 fa3d 	bl	263c <_Z8th_inferv>
  while (n_warmup-- > 0) {
    21c2:	4635      	mov	r5, r6
    21c4:	e7f9      	b.n	21ba <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    21c6:	480e      	ldr	r0, [pc, #56]	; (2200 <_Z8ee_inferjj+0x58>)
    21c8:	f00b fd2f 	bl	dc2a <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    21cc:	4621      	mov	r1, r4
    21ce:	480d      	ldr	r0, [pc, #52]	; (2204 <_Z8ee_inferjj+0x5c>)
    21d0:	f00b fd2b 	bl	dc2a <_Z9th_printfPKcz>
  th_timestamp();
    21d4:	f000 faa2 	bl	271c <_Z12th_timestampv>
  th_pre();
    21d8:	f00b fd19 	bl	dc0e <_Z6th_prev>
  while (n-- > 0) {
    21dc:	1e65      	subs	r5, r4, #1
    21de:	b11c      	cbz	r4, 21e8 <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    21e0:	f000 fa2c 	bl	263c <_Z8th_inferv>
  while (n-- > 0) {
    21e4:	462c      	mov	r4, r5
    21e6:	e7f9      	b.n	21dc <_Z8ee_inferjj+0x34>
  }
  th_post();
    21e8:	f00b fd12 	bl	dc10 <_Z7th_postv>
  th_timestamp();
    21ec:	f000 fa96 	bl	271c <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    21f0:	4805      	ldr	r0, [pc, #20]	; (2208 <_Z8ee_inferjj+0x60>)
    21f2:	f00b fd1a 	bl	dc2a <_Z9th_printfPKcz>
  th_results();
    21f6:	f000 fa7f 	bl	26f8 <_Z10th_resultsv>
}
    21fa:	bd70      	pop	{r4, r5, r6, pc}
    21fc:	00011314 	.word	0x00011314
    2200:	00011328 	.word	0x00011328
    2204:	00011338 	.word	0x00011338
    2208:	0001134c 	.word	0x0001134c

0000220c <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    220c:	b570      	push	{r4, r5, r6, lr}
    220e:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    2210:	2250      	movs	r2, #80	; 0x50
    2212:	4951      	ldr	r1, [pc, #324]	; (2358 <_Z15ee_buffer_parsePc+0x14c>)
    2214:	f00e f995 	bl	10542 <strncmp>
    2218:	b110      	cbz	r0, 2220 <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    221a:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    221c:	b002      	add	sp, #8
    221e:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    2220:	494e      	ldr	r1, [pc, #312]	; (235c <_Z15ee_buffer_parsePc+0x150>)
    2222:	f00b f865 	bl	d2f0 <strtok>
  if (p_next == NULL) {
    2226:	4605      	mov	r5, r0
    2228:	b1d8      	cbz	r0, 2262 <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    222a:	2250      	movs	r2, #80	; 0x50
    222c:	494c      	ldr	r1, [pc, #304]	; (2360 <_Z15ee_buffer_parsePc+0x154>)
    222e:	f00e f988 	bl	10542 <strncmp>
    2232:	bb50      	cbnz	r0, 228a <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2234:	4949      	ldr	r1, [pc, #292]	; (235c <_Z15ee_buffer_parsePc+0x150>)
    2236:	f00b f85b 	bl	d2f0 <strtok>
    if (p_next == NULL) {
    223a:	b1b8      	cbz	r0, 226c <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    223c:	f00d fffb 	bl	10236 <atoi>
    2240:	4601      	mov	r1, r0
    2242:	4b48      	ldr	r3, [pc, #288]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    2244:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    2246:	b1b0      	cbz	r0, 2276 <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    2248:	4b47      	ldr	r3, [pc, #284]	; (2368 <_Z15ee_buffer_parsePc+0x15c>)
    224a:	2200      	movs	r2, #0
    224c:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    224e:	f5b0 3fc8 	cmp.w	r0, #102400	; 0x19000
    2252:	d915      	bls.n	2280 <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    2254:	f44f 32c8 	mov.w	r2, #102400	; 0x19000
    2258:	4844      	ldr	r0, [pc, #272]	; (236c <_Z15ee_buffer_parsePc+0x160>)
    225a:	f00b fce6 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    225e:	2000      	movs	r0, #0
    2260:	e7dc      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    2262:	4843      	ldr	r0, [pc, #268]	; (2370 <_Z15ee_buffer_parsePc+0x164>)
    2264:	f00b fce1 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2268:	2000      	movs	r0, #0
    226a:	e7d7      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    226c:	4841      	ldr	r0, [pc, #260]	; (2374 <_Z15ee_buffer_parsePc+0x168>)
    226e:	f00b fcdc 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2272:	2000      	movs	r0, #0
    2274:	e7d2      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    2276:	4840      	ldr	r0, [pc, #256]	; (2378 <_Z15ee_buffer_parsePc+0x16c>)
    2278:	f00b fcd7 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    227c:	2000      	movs	r0, #0
    227e:	e7cd      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    2280:	483e      	ldr	r0, [pc, #248]	; (237c <_Z15ee_buffer_parsePc+0x170>)
    2282:	f00b fcd2 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2286:	2000      	movs	r0, #0
    2288:	e7c8      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    228a:	2250      	movs	r2, #80	; 0x50
    228c:	493c      	ldr	r1, [pc, #240]	; (2380 <_Z15ee_buffer_parsePc+0x174>)
    228e:	4628      	mov	r0, r5
    2290:	f00e f957 	bl	10542 <strncmp>
    2294:	bb60      	cbnz	r0, 22f0 <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    2296:	2400      	movs	r4, #0
    2298:	e012      	b.n	22c0 <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    229a:	483a      	ldr	r0, [pc, #232]	; (2384 <_Z15ee_buffer_parsePc+0x178>)
    229c:	f00b fcc5 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    22a0:	4b39      	ldr	r3, [pc, #228]	; (2388 <_Z15ee_buffer_parsePc+0x17c>)
    22a2:	5d19      	ldrb	r1, [r3, r4]
    22a4:	4839      	ldr	r0, [pc, #228]	; (238c <_Z15ee_buffer_parsePc+0x180>)
    22a6:	f00b fcc0 	bl	dc2a <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    22aa:	3401      	adds	r4, #1
    22ac:	f014 0f07 	tst.w	r4, #7
    22b0:	d003      	beq.n	22ba <_Z15ee_buffer_parsePc+0xae>
    22b2:	4b2c      	ldr	r3, [pc, #176]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    22b4:	681b      	ldr	r3, [r3, #0]
    22b6:	429c      	cmp	r4, r3
    22b8:	d10c      	bne.n	22d4 <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    22ba:	4835      	ldr	r0, [pc, #212]	; (2390 <_Z15ee_buffer_parsePc+0x184>)
    22bc:	f00b fcb5 	bl	dc2a <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    22c0:	4b28      	ldr	r3, [pc, #160]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    22c2:	681b      	ldr	r3, [r3, #0]
    22c4:	42a3      	cmp	r3, r4
    22c6:	d909      	bls.n	22dc <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    22c8:	f014 0f07 	tst.w	r4, #7
    22cc:	d0e5      	beq.n	229a <_Z15ee_buffer_parsePc+0x8e>
    22ce:	2c00      	cmp	r4, #0
    22d0:	d1e6      	bne.n	22a0 <_Z15ee_buffer_parsePc+0x94>
    22d2:	e7e2      	b.n	229a <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    22d4:	482f      	ldr	r0, [pc, #188]	; (2394 <_Z15ee_buffer_parsePc+0x188>)
    22d6:	f00b fca8 	bl	dc2a <_Z9th_printfPKcz>
    22da:	e7f1      	b.n	22c0 <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    22dc:	f014 0f07 	tst.w	r4, #7
    22e0:	d101      	bne.n	22e6 <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    22e2:	2000      	movs	r0, #0
    22e4:	e79a      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    22e6:	482a      	ldr	r0, [pc, #168]	; (2390 <_Z15ee_buffer_parsePc+0x184>)
    22e8:	f00b fc9f 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    22ec:	2000      	movs	r0, #0
    22ee:	e795      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    22f0:	2150      	movs	r1, #80	; 0x50
    22f2:	4628      	mov	r0, r5
    22f4:	f00b fc91 	bl	dc1a <_Z10th_strnlenPKcj>
    22f8:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    22fa:	f010 0401 	ands.w	r4, r0, #1
    22fe:	d11f      	bne.n	2340 <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    2300:	2300      	movs	r3, #0
    2302:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    2306:	42b4      	cmp	r4, r6
    2308:	d224      	bcs.n	2354 <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    230a:	1c63      	adds	r3, r4, #1
    230c:	5d2a      	ldrb	r2, [r5, r4]
    230e:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    2312:	5ceb      	ldrb	r3, [r5, r3]
    2314:	3402      	adds	r4, #2
    2316:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    231a:	a801      	add	r0, sp, #4
    231c:	f00b fbf0 	bl	db00 <_Z9ee_hexdecPc>
      if (res < 0) {
    2320:	2800      	cmp	r0, #0
    2322:	db11      	blt.n	2348 <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    2324:	4a10      	ldr	r2, [pc, #64]	; (2368 <_Z15ee_buffer_parsePc+0x15c>)
    2326:	6813      	ldr	r3, [r2, #0]
    2328:	4917      	ldr	r1, [pc, #92]	; (2388 <_Z15ee_buffer_parsePc+0x17c>)
    232a:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    232c:	3301      	adds	r3, #1
    232e:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    2330:	4a0c      	ldr	r2, [pc, #48]	; (2364 <_Z15ee_buffer_parsePc+0x158>)
    2332:	6812      	ldr	r2, [r2, #0]
    2334:	4293      	cmp	r3, r2
    2336:	d1e6      	bne.n	2306 <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    2338:	4817      	ldr	r0, [pc, #92]	; (2398 <_Z15ee_buffer_parsePc+0x18c>)
    233a:	f00b fc76 	bl	dc2a <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    233e:	e007      	b.n	2350 <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    2340:	4816      	ldr	r0, [pc, #88]	; (239c <_Z15ee_buffer_parsePc+0x190>)
    2342:	f00b fc72 	bl	dc2a <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2346:	e003      	b.n	2350 <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    2348:	a901      	add	r1, sp, #4
    234a:	4815      	ldr	r0, [pc, #84]	; (23a0 <_Z15ee_buffer_parsePc+0x194>)
    234c:	f00b fc6d 	bl	dc2a <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    2350:	2000      	movs	r0, #0
    2352:	e763      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    2354:	2000      	movs	r0, #0
    2356:	e761      	b.n	221c <_Z15ee_buffer_parsePc+0x10>
    2358:	0001135c 	.word	0x0001135c
    235c:	00011360 	.word	0x00011360
    2360:	00011390 	.word	0x00011390
    2364:	200004cc 	.word	0x200004cc
    2368:	200004c8 	.word	0x200004c8
    236c:	000113f4 	.word	0x000113f4
    2370:	00011364 	.word	0x00011364
    2374:	00011398 	.word	0x00011398
    2378:	000113c8 	.word	0x000113c8
    237c:	00011424 	.word	0x00011424
    2380:	00011440 	.word	0x00011440
    2384:	00011448 	.word	0x00011448
    2388:	20000528 	.word	0x20000528
    238c:	00011454 	.word	0x00011454
    2390:	00057a78 	.word	0x00057a78
    2394:	00011450 	.word	0x00011450
    2398:	000114a4 	.word	0x000114a4
    239c:	0001145c 	.word	0x0001145c
    23a0:	00011484 	.word	0x00011484

000023a4 <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    23a4:	b510      	push	{r4, lr}
    23a6:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    23a8:	2250      	movs	r2, #80	; 0x50
    23aa:	493b      	ldr	r1, [pc, #236]	; (2498 <_Z16ee_profile_parsePc+0xf4>)
    23ac:	f00e f8c9 	bl	10542 <strncmp>
    23b0:	b948      	cbnz	r0, 23c6 <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    23b2:	493a      	ldr	r1, [pc, #232]	; (249c <_Z16ee_profile_parsePc+0xf8>)
    23b4:	483a      	ldr	r0, [pc, #232]	; (24a0 <_Z16ee_profile_parsePc+0xfc>)
    23b6:	f00b fc38 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    23ba:	493a      	ldr	r1, [pc, #232]	; (24a4 <_Z16ee_profile_parsePc+0x100>)
    23bc:	483a      	ldr	r0, [pc, #232]	; (24a8 <_Z16ee_profile_parsePc+0x104>)
    23be:	f00b fc34 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    23c2:	2000      	movs	r0, #0
}
    23c4:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    23c6:	2250      	movs	r2, #80	; 0x50
    23c8:	4938      	ldr	r1, [pc, #224]	; (24ac <_Z16ee_profile_parsePc+0x108>)
    23ca:	4620      	mov	r0, r4
    23cc:	f00e f8b9 	bl	10542 <strncmp>
    23d0:	bb30      	cbnz	r0, 2420 <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    23d2:	4932      	ldr	r1, [pc, #200]	; (249c <_Z16ee_profile_parsePc+0xf8>)
    23d4:	4836      	ldr	r0, [pc, #216]	; (24b0 <_Z16ee_profile_parsePc+0x10c>)
    23d6:	f00b fc28 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("\r\n");
    23da:	4836      	ldr	r0, [pc, #216]	; (24b4 <_Z16ee_profile_parsePc+0x110>)
    23dc:	f00b fc25 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    23e0:	4835      	ldr	r0, [pc, #212]	; (24b8 <_Z16ee_profile_parsePc+0x114>)
    23e2:	f00b fc22 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    23e6:	4835      	ldr	r0, [pc, #212]	; (24bc <_Z16ee_profile_parsePc+0x118>)
    23e8:	f00b fc1f 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    23ec:	4834      	ldr	r0, [pc, #208]	; (24c0 <_Z16ee_profile_parsePc+0x11c>)
    23ee:	f00b fc1c 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    23f2:	4834      	ldr	r0, [pc, #208]	; (24c4 <_Z16ee_profile_parsePc+0x120>)
    23f4:	f00b fc19 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    23f8:	4833      	ldr	r0, [pc, #204]	; (24c8 <_Z16ee_profile_parsePc+0x124>)
    23fa:	f00b fc16 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    23fe:	4833      	ldr	r0, [pc, #204]	; (24cc <_Z16ee_profile_parsePc+0x128>)
    2400:	f00b fc13 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    2404:	4832      	ldr	r0, [pc, #200]	; (24d0 <_Z16ee_profile_parsePc+0x12c>)
    2406:	f00b fc10 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    240a:	4832      	ldr	r0, [pc, #200]	; (24d4 <_Z16ee_profile_parsePc+0x130>)
    240c:	f00b fc0d 	bl	dc2a <_Z9th_printfPKcz>
    th_printf(
    2410:	4831      	ldr	r0, [pc, #196]	; (24d8 <_Z16ee_profile_parsePc+0x134>)
    2412:	f00b fc0a 	bl	dc2a <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    2416:	4831      	ldr	r0, [pc, #196]	; (24dc <_Z16ee_profile_parsePc+0x138>)
    2418:	f00b fc07 	bl	dc2a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    241c:	2000      	movs	r0, #0
    241e:	e7d1      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    2420:	4620      	mov	r0, r4
    2422:	f7ff fef3 	bl	220c <_Z15ee_buffer_parsePc>
    2426:	2800      	cmp	r0, #0
    2428:	d0cc      	beq.n	23c4 <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    242a:	2250      	movs	r2, #80	; 0x50
    242c:	492c      	ldr	r1, [pc, #176]	; (24e0 <_Z16ee_profile_parsePc+0x13c>)
    242e:	4620      	mov	r0, r4
    2430:	f00e f887 	bl	10542 <strncmp>
    2434:	bb18      	cbnz	r0, 247e <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    2436:	492b      	ldr	r1, [pc, #172]	; (24e4 <_Z16ee_profile_parsePc+0x140>)
    2438:	f00a ff5a 	bl	d2f0 <strtok>
    if (p_next) {
    243c:	b1b0      	cbz	r0, 246c <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    243e:	f00d fefa 	bl	10236 <atoi>
      if (i <= 0) {
    2442:	1e04      	subs	r4, r0, #0
    2444:	dd0d      	ble.n	2462 <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    2446:	4927      	ldr	r1, [pc, #156]	; (24e4 <_Z16ee_profile_parsePc+0x140>)
    2448:	2000      	movs	r0, #0
    244a:	f00a ff51 	bl	d2f0 <strtok>
      if (p_next) {
    244e:	b1a0      	cbz	r0, 247a <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    2450:	f00d fef1 	bl	10236 <atoi>
        if (i < 0) {
    2454:	1e01      	subs	r1, r0, #0
    2456:	da0b      	bge.n	2470 <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    2458:	4823      	ldr	r0, [pc, #140]	; (24e8 <_Z16ee_profile_parsePc+0x144>)
    245a:	f00b fbe6 	bl	dc2a <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    245e:	2000      	movs	r0, #0
    2460:	e7b0      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    2462:	4822      	ldr	r0, [pc, #136]	; (24ec <_Z16ee_profile_parsePc+0x148>)
    2464:	f00b fbe1 	bl	dc2a <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    2468:	2000      	movs	r0, #0
    246a:	e7ab      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    246c:	210a      	movs	r1, #10
    size_t n = 1;
    246e:	2401      	movs	r4, #1
    ee_infer(n, w);
    2470:	4620      	mov	r0, r4
    2472:	f7ff fe99 	bl	21a8 <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    2476:	2000      	movs	r0, #0
    2478:	e7a4      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    247a:	210a      	movs	r1, #10
    247c:	e7f8      	b.n	2470 <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    247e:	2250      	movs	r2, #80	; 0x50
    2480:	491b      	ldr	r1, [pc, #108]	; (24f0 <_Z16ee_profile_parsePc+0x14c>)
    2482:	4620      	mov	r0, r4
    2484:	f00e f85d 	bl	10542 <strncmp>
    2488:	b108      	cbz	r0, 248e <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    248a:	2001      	movs	r0, #1
    248c:	e79a      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    th_results();
    248e:	f000 f933 	bl	26f8 <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    2492:	2000      	movs	r0, #0
    2494:	e796      	b.n	23c4 <_Z16ee_profile_parsePc+0x20>
    2496:	bf00      	nop
    2498:	000114b4 	.word	0x000114b4
    249c:	000114bc 	.word	0x000114bc
    24a0:	000114e0 	.word	0x000114e0
    24a4:	000114f4 	.word	0x000114f4
    24a8:	000114fc 	.word	0x000114fc
    24ac:	0001150c 	.word	0x0001150c
    24b0:	00011514 	.word	0x00011514
    24b4:	00057a78 	.word	0x00057a78
    24b8:	0001151c 	.word	0x0001151c
    24bc:	00011544 	.word	0x00011544
    24c0:	00011574 	.word	0x00011574
    24c4:	0001159c 	.word	0x0001159c
    24c8:	000115d0 	.word	0x000115d0
    24cc:	00011608 	.word	0x00011608
    24d0:	00011640 	.word	0x00011640
    24d4:	0001165c 	.word	0x0001165c
    24d8:	0001168c 	.word	0x0001168c
    24dc:	000116d4 	.word	0x000116d4
    24e0:	00011704 	.word	0x00011704
    24e4:	00011360 	.word	0x00011360
    24e8:	00011734 	.word	0x00011734
    24ec:	0001170c 	.word	0x0001170c
    24f0:	00011758 	.word	0x00011758

000024f4 <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    24f4:	4b14      	ldr	r3, [pc, #80]	; (2548 <_Z33ee_serial_command_parser_callbackPc+0x54>)
    24f6:	781b      	ldrb	r3, [r3, #0]
    24f8:	b903      	cbnz	r3, 24fc <_Z33ee_serial_command_parser_callbackPc+0x8>
    24fa:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    24fc:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    24fe:	4913      	ldr	r1, [pc, #76]	; (254c <_Z33ee_serial_command_parser_callbackPc+0x58>)
    2500:	f00a fef6 	bl	d2f0 <strtok>
    2504:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    2506:	2250      	movs	r2, #80	; 0x50
    2508:	4911      	ldr	r1, [pc, #68]	; (2550 <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    250a:	f00e f81a 	bl	10542 <strncmp>
    250e:	b940      	cbnz	r0, 2522 <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    2510:	4a10      	ldr	r2, [pc, #64]	; (2554 <_Z33ee_serial_command_parser_callbackPc+0x60>)
    2512:	4911      	ldr	r1, [pc, #68]	; (2558 <_Z33ee_serial_command_parser_callbackPc+0x64>)
    2514:	4811      	ldr	r0, [pc, #68]	; (255c <_Z33ee_serial_command_parser_callbackPc+0x68>)
    2516:	f00b fb88 	bl	dc2a <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    251a:	4811      	ldr	r0, [pc, #68]	; (2560 <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    251c:	f00b fb85 	bl	dc2a <_Z9th_printfPKcz>
}
    2520:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    2522:	2250      	movs	r2, #80	; 0x50
    2524:	490f      	ldr	r1, [pc, #60]	; (2564 <_Z33ee_serial_command_parser_callbackPc+0x70>)
    2526:	4620      	mov	r0, r4
    2528:	f00e f80b 	bl	10542 <strncmp>
    252c:	b910      	cbnz	r0, 2534 <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    252e:	f000 f8f5 	bl	271c <_Z12th_timestampv>
    2532:	e7f2      	b.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    2534:	4620      	mov	r0, r4
    2536:	f7ff ff35 	bl	23a4 <_Z16ee_profile_parsePc>
    253a:	2800      	cmp	r0, #0
    253c:	d0ed      	beq.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    253e:	4621      	mov	r1, r4
    2540:	4809      	ldr	r0, [pc, #36]	; (2568 <_Z33ee_serial_command_parser_callbackPc+0x74>)
    2542:	f00b fb72 	bl	dc2a <_Z9th_printfPKcz>
    2546:	e7e8      	b.n	251a <_Z33ee_serial_command_parser_callbackPc+0x26>
    2548:	2001b69c 	.word	0x2001b69c
    254c:	00011360 	.word	0x00011360
    2550:	00011760 	.word	0x00011760
    2554:	00011768 	.word	0x00011768
    2558:	00011774 	.word	0x00011774
    255c:	00011778 	.word	0x00011778
    2560:	00011308 	.word	0x00011308
    2564:	0001178c 	.word	0x0001178c
    2568:	00011798 	.word	0x00011798

0000256c <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    256c:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    256e:	4b06      	ldr	r3, [pc, #24]	; (2588 <_Z13ee_get_bufferPhj+0x1c>)
    2570:	681c      	ldr	r4, [r3, #0]
    2572:	428c      	cmp	r4, r1
    2574:	d900      	bls.n	2578 <_Z13ee_get_bufferPhj+0xc>
    2576:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    2578:	b118      	cbz	r0, 2582 <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    257a:	4622      	mov	r2, r4
    257c:	4903      	ldr	r1, [pc, #12]	; (258c <_Z13ee_get_bufferPhj+0x20>)
    257e:	f00d fe6c 	bl	1025a <memcpy>
  }
  return len;
    2582:	4620      	mov	r0, r4
    2584:	bd10      	pop	{r4, pc}
    2586:	bf00      	nop
    2588:	200004c8 	.word	0x200004c8
    258c:	20000528 	.word	0x20000528

00002590 <_Z10copy_inputv>:
tflite::MicroInterpreter* interpreter = nullptr;
TfLiteTensor* model_input = nullptr;

// copy input into interpreter's buffer
void copy_input() {
  int8_t *model_input_buffer = model_input->data.int8;
    2590:	4b06      	ldr	r3, [pc, #24]	; (25ac <_Z10copy_inputv+0x1c>)
    2592:	681b      	ldr	r3, [r3, #0]
    2594:	6859      	ldr	r1, [r3, #4]
  int8_t *feature_buffer_ptr = input_quantized;

  // Copy feature buffer to input tensor
  for (int i = 0; i < kFeatureElementCount; i++) {
    2596:	2300      	movs	r3, #0
    2598:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    259c:	da04      	bge.n	25a8 <_Z10copy_inputv+0x18>
    model_input_buffer[i] = feature_buffer_ptr[i];
    259e:	4a04      	ldr	r2, [pc, #16]	; (25b0 <_Z10copy_inputv+0x20>)
    25a0:	56d2      	ldrsb	r2, [r2, r3]
    25a2:	54ca      	strb	r2, [r1, r3]
  for (int i = 0; i < kFeatureElementCount; i++) {
    25a4:	3301      	adds	r3, #1
    25a6:	e7f7      	b.n	2598 <_Z10copy_inputv+0x8>
  }
}
    25a8:	4770      	bx	lr
    25aa:	bf00      	nop
    25ac:	2001a2d8 	.word	0x2001a2d8
    25b0:	2001a050 	.word	0x2001a050

000025b4 <_Z16calculate_resultv>:

// calculate |output - input|
void calculate_result(){
    25b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  float diffsum = 0;

  TfLiteTensor* output = interpreter->output(0);
    25b8:	2100      	movs	r1, #0
    25ba:	4b1c      	ldr	r3, [pc, #112]	; (262c <_Z16calculate_resultv+0x78>)
    25bc:	6818      	ldr	r0, [r3, #0]
    25be:	f004 fb2f 	bl	6c20 <_ZN6tflite16MicroInterpreter6outputEj>
    25c2:	4607      	mov	r7, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    25c4:	2400      	movs	r4, #0
  float diffsum = 0;
    25c6:	2500      	movs	r5, #0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    25c8:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    25cc:	d225      	bcs.n	261a <_Z16calculate_resultv+0x66>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    25ce:	687b      	ldr	r3, [r7, #4]
    25d0:	f913 9004 	ldrsb.w	r9, [r3, r4]
    25d4:	4e15      	ldr	r6, [pc, #84]	; (262c <_Z16calculate_resultv+0x78>)
    25d6:	2100      	movs	r1, #0
    25d8:	6830      	ldr	r0, [r6, #0]
    25da:	f004 fb21 	bl	6c20 <_ZN6tflite16MicroInterpreter6outputEj>
    25de:	f8d0 800c 	ldr.w	r8, [r0, #12]
                                            interpreter->output(0)->params.zero_point);
    25e2:	2100      	movs	r1, #0
    25e4:	6830      	ldr	r0, [r6, #0]
    25e6:	f004 fb1b 	bl	6c20 <_ZN6tflite16MicroInterpreter6outputEj>
    float converted = DequantizeInt8ToFloat(output->data.int8[i], interpreter->output(0)->params.scale,
    25ea:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    25ec:	eba9 0000 	sub.w	r0, r9, r0
    25f0:	f7fe fb3a 	bl	c68 <__aeabi_i2f>
    25f4:	4601      	mov	r1, r0
    25f6:	4640      	mov	r0, r8
    25f8:	f7fe fb8a 	bl	d10 <__aeabi_fmul>
    float diff = converted - input_float[i];
    25fc:	4b0c      	ldr	r3, [pc, #48]	; (2630 <_Z16calculate_resultv+0x7c>)
    25fe:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
    2602:	f7fe fa7b 	bl	afc <__aeabi_fsub>
    2606:	4601      	mov	r1, r0
    diffsum += diff * diff;
    2608:	f7fe fb82 	bl	d10 <__aeabi_fmul>
    260c:	4601      	mov	r1, r0
    260e:	4628      	mov	r0, r5
    2610:	f7fe fa76 	bl	b00 <__addsf3>
    2614:	4605      	mov	r5, r0
  for (size_t i = 0; i < kFeatureElementCount; i++) {
    2616:	3401      	adds	r4, #1
    2618:	e7d6      	b.n	25c8 <_Z16calculate_resultv+0x14>
  }
  diffsum /= kFeatureElementCount;
    261a:	4906      	ldr	r1, [pc, #24]	; (2634 <_Z16calculate_resultv+0x80>)
    261c:	4628      	mov	r0, r5
    261e:	f7fe fc2b 	bl	e78 <__aeabi_fdiv>

  result = diffsum;
    2622:	4b05      	ldr	r3, [pc, #20]	; (2638 <_Z16calculate_resultv+0x84>)
    2624:	6018      	str	r0, [r3, #0]
}
    2626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    262a:	bf00      	nop
    262c:	2001a2d0 	.word	0x2001a2d0
    2630:	20019650 	.word	0x20019650
    2634:	44200000 	.word	0x44200000
    2638:	2001a2dc 	.word	0x2001a2dc

0000263c <_Z8th_inferv>:
   */
  th_printf("m-results-[%0.3f]\r\n", result);
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() {
    263c:	b508      	push	{r3, lr}

  // Run the model on the spectrogram input and make sure it succeeds.
  TfLiteStatus invoke_status = interpreter->Invoke();
    263e:	4b06      	ldr	r3, [pc, #24]	; (2658 <_Z8th_inferv+0x1c>)
    2640:	6818      	ldr	r0, [r3, #0]
    2642:	f005 f8cb 	bl	77dc <_ZN6tflite16MicroInterpreter6InvokeEv>
  if (invoke_status != kTfLiteOk) {
    2646:	b900      	cbnz	r0, 264a <_Z8th_inferv+0xe>
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    return;
  }
}
    2648:	bd08      	pop	{r3, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Invoke failed");
    264a:	4904      	ldr	r1, [pc, #16]	; (265c <_Z8th_inferv+0x20>)
    264c:	4b04      	ldr	r3, [pc, #16]	; (2660 <_Z8th_inferv+0x24>)
    264e:	6818      	ldr	r0, [r3, #0]
    2650:	f00d fa3e 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2654:	e7f8      	b.n	2648 <_Z8th_inferv+0xc>
    2656:	bf00      	nop
    2658:	2001a2d0 	.word	0x2001a2d0
    265c:	000117b4 	.word	0x000117b4
    2660:	2001964c 	.word	0x2001964c

00002664 <_Z14th_load_tensorv>:
void th_load_tensor() {
    2664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input_float),
    2666:	f44f 6120 	mov.w	r1, #2560	; 0xa00
    266a:	481f      	ldr	r0, [pc, #124]	; (26e8 <_Z14th_load_tensorv+0x84>)
    266c:	f7ff ff7e 	bl	256c <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(float) != kInputSize) {
    2670:	f5a0 6320 	sub.w	r3, r0, #2560	; 0xa00
    2674:	2b03      	cmp	r3, #3
    2676:	d80c      	bhi.n	2692 <_Z14th_load_tensorv+0x2e>
  float input_scale = interpreter->input(0)->params.scale;
    2678:	4c1c      	ldr	r4, [pc, #112]	; (26ec <_Z14th_load_tensorv+0x88>)
    267a:	2100      	movs	r1, #0
    267c:	6820      	ldr	r0, [r4, #0]
    267e:	f004 fb2b 	bl	6cd8 <_ZN6tflite16MicroInterpreter5inputEj>
    2682:	68c7      	ldr	r7, [r0, #12]
  int input_zero_point = interpreter->input(0)->params.zero_point;
    2684:	2100      	movs	r1, #0
    2686:	6820      	ldr	r0, [r4, #0]
    2688:	f004 fb26 	bl	6cd8 <_ZN6tflite16MicroInterpreter5inputEj>
    268c:	6906      	ldr	r6, [r0, #16]
  for (int i = 0; i < kInputSize; i++) {
    268e:	2400      	movs	r4, #0
    2690:	e00b      	b.n	26aa <_Z14th_load_tensorv+0x46>
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(float),
    2692:	f44f 7220 	mov.w	r2, #640	; 0x280
    2696:	0881      	lsrs	r1, r0, #2
    2698:	4815      	ldr	r0, [pc, #84]	; (26f0 <_Z14th_load_tensorv+0x8c>)
    269a:	f00b fac6 	bl	dc2a <_Z9th_printfPKcz>
    return;
    269e:	e021      	b.n	26e4 <_Z14th_load_tensorv+0x80>
}

inline int8_t QuantizeFloatToInt8(float value, float scale, int zero_point) {
  int32_t result = round(value / scale) + zero_point;
  if (result < INT8_MIN) {
    result = INT8_MIN;
    26a0:	f06f 007f 	mvn.w	r0, #127	; 0x7f
    input_quantized[i] = QuantizeFloatToInt8(
    26a4:	4b13      	ldr	r3, [pc, #76]	; (26f4 <_Z14th_load_tensorv+0x90>)
    26a6:	5518      	strb	r0, [r3, r4]
  for (int i = 0; i < kInputSize; i++) {
    26a8:	3401      	adds	r4, #1
    26aa:	f5b4 7f20 	cmp.w	r4, #640	; 0x280
    26ae:	da17      	bge.n	26e0 <_Z14th_load_tensorv+0x7c>
  int32_t result = round(value / scale) + zero_point;
    26b0:	4639      	mov	r1, r7
    26b2:	4b0d      	ldr	r3, [pc, #52]	; (26e8 <_Z14th_load_tensorv+0x84>)
    26b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    26b8:	f7fe fbde 	bl	e78 <__aeabi_fdiv>
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
    26bc:	f00a f862 	bl	c784 <roundf>
    26c0:	4605      	mov	r5, r0
    26c2:	4630      	mov	r0, r6
    26c4:	f7fe fad0 	bl	c68 <__aeabi_i2f>
    26c8:	4629      	mov	r1, r5
    26ca:	f7fe fa19 	bl	b00 <__addsf3>
    26ce:	f7fe fce5 	bl	109c <__aeabi_f2iz>
  if (result < INT8_MIN) {
    26d2:	f110 0f80 	cmn.w	r0, #128	; 0x80
    26d6:	dbe3      	blt.n	26a0 <_Z14th_load_tensorv+0x3c>
  }
  if (result > INT8_MAX) {
    26d8:	287f      	cmp	r0, #127	; 0x7f
    26da:	dde3      	ble.n	26a4 <_Z14th_load_tensorv+0x40>
    result = INT8_MAX;
    26dc:	207f      	movs	r0, #127	; 0x7f
    26de:	e7e1      	b.n	26a4 <_Z14th_load_tensorv+0x40>
  copy_input();
    26e0:	f7ff ff56 	bl	2590 <_Z10copy_inputv>
}
    26e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26e6:	bf00      	nop
    26e8:	20019650 	.word	0x20019650
    26ec:	2001a2d0 	.word	0x2001a2d0
    26f0:	000117c4 	.word	0x000117c4
    26f4:	2001a050 	.word	0x2001a050

000026f8 <_Z10th_resultsv>:
void th_results() {
    26f8:	b508      	push	{r3, lr}
  calculate_result();
    26fa:	f7ff ff5b 	bl	25b4 <_Z16calculate_resultv>
  th_printf("m-results-[%0.3f]\r\n", result);
    26fe:	4b05      	ldr	r3, [pc, #20]	; (2714 <_Z10th_resultsv+0x1c>)
    2700:	6818      	ldr	r0, [r3, #0]
    2702:	f7fd fe8d 	bl	420 <__aeabi_f2d>
    2706:	4602      	mov	r2, r0
    2708:	460b      	mov	r3, r1
    270a:	4803      	ldr	r0, [pc, #12]	; (2718 <_Z10th_resultsv+0x20>)
    270c:	f00b fa8d 	bl	dc2a <_Z9th_printfPKcz>
}
    2710:	bd08      	pop	{r3, pc}
    2712:	bf00      	nop
    2714:	2001a2dc 	.word	0x2001a2dc
    2718:	000117ec 	.word	0x000117ec

0000271c <_Z12th_timestampv>:
// #endif
}



void th_timestamp(void) {
    271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		(void)arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t)ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    271e:	f00d fd59 	bl	101d4 <z_impl_k_uptime_ticks>
/* Step 3. Release driver */
       g_timestampPin = 1;

/* USER CODE 1 END */
#else
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    2722:	014e      	lsls	r6, r1, #5
    2724:	0143      	lsls	r3, r0, #5
    2726:	ea46 62d0 	orr.w	r2, r6, r0, lsr #27
    272a:	1a1b      	subs	r3, r3, r0
    272c:	eb62 0201 	sbc.w	r2, r2, r1
    2730:	0256      	lsls	r6, r2, #9
    2732:	ea46 56d3 	orr.w	r6, r6, r3, lsr #23
    2736:	025f      	lsls	r7, r3, #9
    2738:	4632      	mov	r2, r6
    273a:	183b      	adds	r3, r7, r0
    273c:	eb41 0202 	adc.w	r2, r1, r2
    2740:	0197      	lsls	r7, r2, #6
    2742:	ea47 6793 	orr.w	r7, r7, r3, lsr #26
    2746:	019e      	lsls	r6, r3, #6
    2748:	1af3      	subs	r3, r6, r3
    274a:	eb67 0202 	sbc.w	r2, r7, r2
    274e:	181c      	adds	r4, r3, r0
    2750:	eb42 0501 	adc.w	r5, r2, r1
    2754:	4623      	mov	r3, r4
    2756:	4629      	mov	r1, r5
    2758:	2c00      	cmp	r4, #0
    275a:	f175 0200 	sbcs.w	r2, r5, #0
    275e:	db06      	blt.n	276e <_Z12th_timestampv+0x52>
    2760:	0bdb      	lsrs	r3, r3, #15
       unsigned long microSeconds = (unsigned long) uptime_usec;
       /* USER CODE 2 BEGIN */
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
    2762:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
    2766:	4806      	ldr	r0, [pc, #24]	; (2780 <_Z12th_timestampv+0x64>)
    2768:	f00b fa5f 	bl	dc2a <_Z9th_printfPKcz>
#endif
}
    276c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    276e:	f647 73ff 	movw	r3, #32767	; 0x7fff
    2772:	18e3      	adds	r3, r4, r3
    2774:	f04f 0100 	mov.w	r1, #0
    2778:	eb45 0101 	adc.w	r1, r5, r1
    277c:	e7f0      	b.n	2760 <_Z12th_timestampv+0x44>
    277e:	bf00      	nop
    2780:	00011800 	.word	0x00011800

00002784 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    2784:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    2786:	4803      	ldr	r0, [pc, #12]	; (2794 <_Z23th_timestamp_initializev+0x10>)
    2788:	f00b fa4f 	bl	dc2a <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    278c:	f7ff ffc6 	bl	271c <_Z12th_timestampv>
}
    2790:	bd08      	pop	{r3, pc}
    2792:	bf00      	nop
    2794:	00011810 	.word	0x00011810

00002798 <_Z19th_final_initializev>:
void th_final_initialize(void) {
    2798:	b5f0      	push	{r4, r5, r6, r7, lr}
    279a:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroErrorReporter micro_error_reporter;
    279c:	4b9c      	ldr	r3, [pc, #624]	; (2a10 <_Z19th_final_initializev+0x278>)
    279e:	681b      	ldr	r3, [r3, #0]
    27a0:	f013 0f01 	tst.w	r3, #1
    27a4:	d035      	beq.n	2812 <_Z19th_final_initializev+0x7a>
  error_reporter = &micro_error_reporter;
    27a6:	4b9b      	ldr	r3, [pc, #620]	; (2a14 <_Z19th_final_initializev+0x27c>)
    27a8:	4a9b      	ldr	r2, [pc, #620]	; (2a18 <_Z19th_final_initializev+0x280>)
    27aa:	601a      	str	r2, [r3, #0]
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    27ac:	489b      	ldr	r0, [pc, #620]	; (2a1c <_Z19th_final_initializev+0x284>)
    27ae:	f00b fa8f 	bl	dcd0 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    27b2:	4604      	mov	r4, r0
  model = tflite::GetModel(g_model);
    27b4:	4b9a      	ldr	r3, [pc, #616]	; (2a20 <_Z19th_final_initializev+0x288>)
    27b6:	6018      	str	r0, [r3, #0]
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    27b8:	f00b fa78 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    27bc:	1a25      	subs	r5, r4, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    27be:	4628      	mov	r0, r5
    27c0:	f00b fa7a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    27c4:	2804      	cmp	r0, #4
    27c6:	d92d      	bls.n	2824 <_Z19th_final_initializev+0x8c>
    27c8:	1d28      	adds	r0, r5, #4
    27ca:	f00b fa75 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename T> T GetField(voffset_t field, T defaultval) const {
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    27ce:	b358      	cbz	r0, 2828 <_Z19th_final_initializev+0x90>
    27d0:	4420      	add	r0, r4
    27d2:	f00b fa65 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    27d6:	4602      	mov	r2, r0
  if (model->version() != TFLITE_SCHEMA_VERSION) {
    27d8:	2a03      	cmp	r2, #3
    27da:	d127      	bne.n	282c <_Z19th_final_initializev+0x94>
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    27dc:	4b91      	ldr	r3, [pc, #580]	; (2a24 <_Z19th_final_initializev+0x28c>)
    27de:	681b      	ldr	r3, [r3, #0]
    27e0:	f013 0f01 	tst.w	r3, #1
    27e4:	d028      	beq.n	2838 <_Z19th_final_initializev+0xa0>
  if (micro_op_resolver.AddFullyConnected() != kTfLiteOk) {
    27e6:	a804      	add	r0, sp, #16
    27e8:	f007 fa3e 	bl	9c68 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    27ec:	488e      	ldr	r0, [pc, #568]	; (2a28 <_Z19th_final_initializev+0x290>)
    27ee:	6803      	ldr	r3, [r0, #0]
    27f0:	699b      	ldr	r3, [r3, #24]
    27f2:	2109      	movs	r1, #9
    27f4:	4798      	blx	r3
    27f6:	2800      	cmp	r0, #0
    27f8:	d02e      	beq.n	2858 <_Z19th_final_initializev+0xc0>
      if (error_reporter_ != nullptr) {
    27fa:	4b8b      	ldr	r3, [pc, #556]	; (2a28 <_Z19th_final_initializev+0x290>)
    27fc:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    27fe:	b118      	cbz	r0, 2808 <_Z19th_final_initializev+0x70>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2800:	2209      	movs	r2, #9
    2802:	498a      	ldr	r1, [pc, #552]	; (2a2c <_Z19th_final_initializev+0x294>)
    2804:	f00d f964 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    2808:	2401      	movs	r4, #1
    280a:	2c00      	cmp	r4, #0
    280c:	d050      	beq.n	28b0 <_Z19th_final_initializev+0x118>
}
    280e:	b00d      	add	sp, #52	; 0x34
    2810:	bdf0      	pop	{r4, r5, r6, r7, pc}
  static tflite::MicroErrorReporter micro_error_reporter;
    2812:	4b7f      	ldr	r3, [pc, #508]	; (2a10 <_Z19th_final_initializev+0x278>)
    2814:	2201      	movs	r2, #1
    2816:	601a      	str	r2, [r3, #0]
    2818:	4a85      	ldr	r2, [pc, #532]	; (2a30 <_Z19th_final_initializev+0x298>)
    281a:	4986      	ldr	r1, [pc, #536]	; (2a34 <_Z19th_final_initializev+0x29c>)
    281c:	487e      	ldr	r0, [pc, #504]	; (2a18 <_Z19th_final_initializev+0x280>)
    281e:	f00b fee4 	bl	e5ea <__aeabi_atexit>
    2822:	e7c0      	b.n	27a6 <_Z19th_final_initializev+0xe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    2824:	2000      	movs	r0, #0
    2826:	e7d2      	b.n	27ce <_Z19th_final_initializev+0x36>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    2828:	2200      	movs	r2, #0
    282a:	e7d5      	b.n	27d8 <_Z19th_final_initializev+0x40>
    TF_LITE_REPORT_ERROR(error_reporter,
    282c:	2303      	movs	r3, #3
    282e:	4982      	ldr	r1, [pc, #520]	; (2a38 <_Z19th_final_initializev+0x2a0>)
    2830:	4879      	ldr	r0, [pc, #484]	; (2a18 <_Z19th_final_initializev+0x280>)
    2832:	f00d f94d 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2836:	e7ea      	b.n	280e <_Z19th_final_initializev+0x76>
      : error_reporter_(error_reporter) {}
    2838:	487b      	ldr	r0, [pc, #492]	; (2a28 <_Z19th_final_initializev+0x290>)
    283a:	4b80      	ldr	r3, [pc, #512]	; (2a3c <_Z19th_final_initializev+0x2a4>)
    283c:	6003      	str	r3, [r0, #0]
    283e:	2300      	movs	r3, #0
    2840:	6643      	str	r3, [r0, #100]	; 0x64
    2842:	6783      	str	r3, [r0, #120]	; 0x78
    2844:	4b74      	ldr	r3, [pc, #464]	; (2a18 <_Z19th_final_initializev+0x280>)
    2846:	67c3      	str	r3, [r0, #124]	; 0x7c
  static tflite::MicroMutableOpResolver<3> micro_op_resolver(error_reporter);
    2848:	4b76      	ldr	r3, [pc, #472]	; (2a24 <_Z19th_final_initializev+0x28c>)
    284a:	2201      	movs	r2, #1
    284c:	601a      	str	r2, [r3, #0]
    284e:	4a78      	ldr	r2, [pc, #480]	; (2a30 <_Z19th_final_initializev+0x298>)
    2850:	497b      	ldr	r1, [pc, #492]	; (2a40 <_Z19th_final_initializev+0x2a8>)
    2852:	f00b feca 	bl	e5ea <__aeabi_atexit>
    2856:	e7c6      	b.n	27e6 <_Z19th_final_initializev+0x4e>
    }

    if (registrations_len_ >= tOpCount) {
    2858:	4b73      	ldr	r3, [pc, #460]	; (2a28 <_Z19th_final_initializev+0x290>)
    285a:	6e5e      	ldr	r6, [r3, #100]	; 0x64
    285c:	2e02      	cmp	r6, #2
    285e:	d81e      	bhi.n	289e <_Z19th_final_initializev+0x106>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    2860:	4f71      	ldr	r7, [pc, #452]	; (2a28 <_Z19th_final_initializev+0x290>)
    2862:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2866:	f10c 0404 	add.w	r4, ip, #4
    286a:	ad04      	add	r5, sp, #16
    286c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    286e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2870:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2874:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    2878:	2209      	movs	r2, #9
    287a:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    287e:	3601      	adds	r6, #1
    2880:	667e      	str	r6, [r7, #100]	; 0x64

    builtin_codes_[num_buitin_ops_] = op;
    2882:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    2884:	18f9      	adds	r1, r7, r3
    2886:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    288a:	f103 021a 	add.w	r2, r3, #26
    288e:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    2892:	496c      	ldr	r1, [pc, #432]	; (2a44 <_Z19th_final_initializev+0x2ac>)
    2894:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    2896:	3301      	adds	r3, #1
    2898:	67bb      	str	r3, [r7, #120]	; 0x78

    return kTfLiteOk;
    289a:	2400      	movs	r4, #0
    289c:	e7b5      	b.n	280a <_Z19th_final_initializev+0x72>
      if (error_reporter_) {
    289e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28a0:	b120      	cbz	r0, 28ac <_Z19th_final_initializev+0x114>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28a2:	2303      	movs	r3, #3
    28a4:	2209      	movs	r2, #9
    28a6:	4968      	ldr	r1, [pc, #416]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    28a8:	f00d f912 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28ac:	2401      	movs	r4, #1
    28ae:	e7ac      	b.n	280a <_Z19th_final_initializev+0x72>
    return AddBuiltin(BuiltinOperator_QUANTIZE, Register_QUANTIZE(),
    28b0:	a804      	add	r0, sp, #16
    28b2:	f007 fceb 	bl	a28c <_ZN6tflite17Register_QUANTIZEEv>
    if (FindOp(op) != nullptr) {
    28b6:	485c      	ldr	r0, [pc, #368]	; (2a28 <_Z19th_final_initializev+0x290>)
    28b8:	6803      	ldr	r3, [r0, #0]
    28ba:	699b      	ldr	r3, [r3, #24]
    28bc:	2172      	movs	r1, #114	; 0x72
    28be:	4798      	blx	r3
    28c0:	2800      	cmp	r0, #0
    28c2:	d047      	beq.n	2954 <_Z19th_final_initializev+0x1bc>
      if (error_reporter_ != nullptr) {
    28c4:	4b58      	ldr	r3, [pc, #352]	; (2a28 <_Z19th_final_initializev+0x290>)
    28c6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28c8:	b118      	cbz	r0, 28d2 <_Z19th_final_initializev+0x13a>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28ca:	2272      	movs	r2, #114	; 0x72
    28cc:	4957      	ldr	r1, [pc, #348]	; (2a2c <_Z19th_final_initializev+0x294>)
    28ce:	f00d f8ff 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28d2:	2401      	movs	r4, #1
  if (micro_op_resolver.AddQuantize() != kTfLiteOk) {
    28d4:	2c00      	cmp	r4, #0
    28d6:	d19a      	bne.n	280e <_Z19th_final_initializev+0x76>
                      tflite::ops::micro::Register_DEQUANTIZE(),
    28d8:	a804      	add	r0, sp, #16
    28da:	f006 ff4d 	bl	9778 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>
    if (FindOp(op) != nullptr) {
    28de:	4852      	ldr	r0, [pc, #328]	; (2a28 <_Z19th_final_initializev+0x290>)
    28e0:	6803      	ldr	r3, [r0, #0]
    28e2:	699b      	ldr	r3, [r3, #24]
    28e4:	2106      	movs	r1, #6
    28e6:	4798      	blx	r3
    28e8:	2800      	cmp	r0, #0
    28ea:	d063      	beq.n	29b4 <_Z19th_final_initializev+0x21c>
      if (error_reporter_ != nullptr) {
    28ec:	4b4e      	ldr	r3, [pc, #312]	; (2a28 <_Z19th_final_initializev+0x290>)
    28ee:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    28f0:	b118      	cbz	r0, 28fa <_Z19th_final_initializev+0x162>
        TF_LITE_REPORT_ERROR(error_reporter_,
    28f2:	2206      	movs	r2, #6
    28f4:	494d      	ldr	r1, [pc, #308]	; (2a2c <_Z19th_final_initializev+0x294>)
    28f6:	f00d f8eb 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    28fa:	2401      	movs	r4, #1
  if (micro_op_resolver.AddDequantize() != kTfLiteOk) {
    28fc:	2c00      	cmp	r4, #0
    28fe:	d186      	bne.n	280e <_Z19th_final_initializev+0x76>
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2900:	4b52      	ldr	r3, [pc, #328]	; (2a4c <_Z19th_final_initializev+0x2b4>)
    2902:	681b      	ldr	r3, [r3, #0]
    2904:	f013 0f01 	tst.w	r3, #1
    2908:	f000 80ae 	beq.w	2a68 <_Z19th_final_initializev+0x2d0>
  interpreter = &static_interpreter;
    290c:	4850      	ldr	r0, [pc, #320]	; (2a50 <_Z19th_final_initializev+0x2b8>)
    290e:	4b51      	ldr	r3, [pc, #324]	; (2a54 <_Z19th_final_initializev+0x2bc>)
    2910:	6018      	str	r0, [r3, #0]
  TfLiteStatus allocate_status = interpreter->AllocateTensors();
    2912:	f004 fc4b 	bl	71ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  if (allocate_status != kTfLiteOk) {
    2916:	2800      	cmp	r0, #0
    2918:	f040 80bf 	bne.w	2a9a <_Z19th_final_initializev+0x302>
  model_input = interpreter->input(0);
    291c:	2100      	movs	r1, #0
    291e:	4b4d      	ldr	r3, [pc, #308]	; (2a54 <_Z19th_final_initializev+0x2bc>)
    2920:	6818      	ldr	r0, [r3, #0]
    2922:	f004 f9d9 	bl	6cd8 <_ZN6tflite16MicroInterpreter5inputEj>
    2926:	4b4c      	ldr	r3, [pc, #304]	; (2a58 <_Z19th_final_initializev+0x2c0>)
    2928:	6018      	str	r0, [r3, #0]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    292a:	6883      	ldr	r3, [r0, #8]
    292c:	681a      	ldr	r2, [r3, #0]
    292e:	2a02      	cmp	r2, #2
    2930:	d10a      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
    2932:	685a      	ldr	r2, [r3, #4]
    2934:	2a01      	cmp	r2, #1
    2936:	d107      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
      (model_input->dims->data[1] !=
    2938:	689b      	ldr	r3, [r3, #8]
  if ((model_input->dims->size != 2) || (model_input->dims->data[0] != 1) ||
    293a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
    293e:	d103      	bne.n	2948 <_Z19th_final_initializev+0x1b0>
      (model_input->type != kTfLiteInt8)) {
    2940:	7803      	ldrb	r3, [r0, #0]
       (kFeatureSliceCount * kFeatureSliceSize)) ||
    2942:	2b09      	cmp	r3, #9
    2944:	f000 80af 	beq.w	2aa6 <_Z19th_final_initializev+0x30e>
    TF_LITE_REPORT_ERROR(error_reporter,
    2948:	4944      	ldr	r1, [pc, #272]	; (2a5c <_Z19th_final_initializev+0x2c4>)
    294a:	4b32      	ldr	r3, [pc, #200]	; (2a14 <_Z19th_final_initializev+0x27c>)
    294c:	6818      	ldr	r0, [r3, #0]
    294e:	f00d f8bf 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2952:	e75c      	b.n	280e <_Z19th_final_initializev+0x76>
    if (registrations_len_ >= tOpCount) {
    2954:	4b34      	ldr	r3, [pc, #208]	; (2a28 <_Z19th_final_initializev+0x290>)
    2956:	6e5f      	ldr	r7, [r3, #100]	; 0x64
    2958:	2f02      	cmp	r7, #2
    295a:	d822      	bhi.n	29a2 <_Z19th_final_initializev+0x20a>
    registrations_[registrations_len_] = registration;
    295c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 2a28 <_Z19th_final_initializev+0x290>
    2960:	eb0c 1e47 	add.w	lr, ip, r7, lsl #5
    2964:	f10e 0504 	add.w	r5, lr, #4
    2968:	ae04      	add	r6, sp, #16
    296a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    296c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    296e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    2972:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2976:	2272      	movs	r2, #114	; 0x72
    2978:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    297c:	3701      	adds	r7, #1
    297e:	f8cc 7064 	str.w	r7, [ip, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    2982:	f8dc 3078 	ldr.w	r3, [ip, #120]	; 0x78
    2986:	eb0c 0103 	add.w	r1, ip, r3
    298a:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    298e:	f103 021a 	add.w	r2, r3, #26
    2992:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    2996:	4932      	ldr	r1, [pc, #200]	; (2a60 <_Z19th_final_initializev+0x2c8>)
    2998:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    299a:	3301      	adds	r3, #1
    299c:	f8cc 3078 	str.w	r3, [ip, #120]	; 0x78
    return kTfLiteOk;
    29a0:	e798      	b.n	28d4 <_Z19th_final_initializev+0x13c>
      if (error_reporter_) {
    29a2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    29a4:	b120      	cbz	r0, 29b0 <_Z19th_final_initializev+0x218>
        TF_LITE_REPORT_ERROR(error_reporter_,
    29a6:	2303      	movs	r3, #3
    29a8:	2272      	movs	r2, #114	; 0x72
    29aa:	4927      	ldr	r1, [pc, #156]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    29ac:	f00d f890 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    29b0:	2401      	movs	r4, #1
    29b2:	e78f      	b.n	28d4 <_Z19th_final_initializev+0x13c>
    if (registrations_len_ >= tOpCount) {
    29b4:	4b1c      	ldr	r3, [pc, #112]	; (2a28 <_Z19th_final_initializev+0x290>)
    29b6:	f8d3 c064 	ldr.w	ip, [r3, #100]	; 0x64
    29ba:	f1bc 0f02 	cmp.w	ip, #2
    29be:	d81e      	bhi.n	29fe <_Z19th_final_initializev+0x266>
    registrations_[registrations_len_] = registration;
    29c0:	4f19      	ldr	r7, [pc, #100]	; (2a28 <_Z19th_final_initializev+0x290>)
    29c2:	eb07 1e4c 	add.w	lr, r7, ip, lsl #5
    29c6:	f10e 0504 	add.w	r5, lr, #4
    29ca:	ae04      	add	r6, sp, #16
    29cc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    29ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    29d0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    29d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    29d8:	2206      	movs	r2, #6
    29da:	f8ce 2018 	str.w	r2, [lr, #24]
    registrations_len_++;
    29de:	f10c 0301 	add.w	r3, ip, #1
    29e2:	667b      	str	r3, [r7, #100]	; 0x64
    builtin_codes_[num_buitin_ops_] = op;
    29e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    29e6:	18f9      	adds	r1, r7, r3
    29e8:	f881 2068 	strb.w	r2, [r1, #104]	; 0x68
    builtin_parsers_[num_buitin_ops_] = parser;
    29ec:	f103 021a 	add.w	r2, r3, #26
    29f0:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    29f4:	491b      	ldr	r1, [pc, #108]	; (2a64 <_Z19th_final_initializev+0x2cc>)
    29f6:	6051      	str	r1, [r2, #4]
    num_buitin_ops_++;
    29f8:	3301      	adds	r3, #1
    29fa:	67bb      	str	r3, [r7, #120]	; 0x78
    return kTfLiteOk;
    29fc:	e77e      	b.n	28fc <_Z19th_final_initializev+0x164>
      if (error_reporter_) {
    29fe:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2a00:	b120      	cbz	r0, 2a0c <_Z19th_final_initializev+0x274>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2a02:	2303      	movs	r3, #3
    2a04:	2206      	movs	r2, #6
    2a06:	4910      	ldr	r1, [pc, #64]	; (2a48 <_Z19th_final_initializev+0x2b0>)
    2a08:	f00d f862 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2a0c:	2401      	movs	r4, #1
    2a0e:	e775      	b.n	28fc <_Z19th_final_initializev+0x164>
    2a10:	20019530 	.word	0x20019530
    2a14:	2001964c 	.word	0x2001964c
    2a18:	20000000 	.word	0x20000000
    2a1c:	0001198c 	.word	0x0001198c
    2a20:	2001a2d4 	.word	0x2001a2d4
    2a24:	20019528 	.word	0x20019528
    2a28:	20019534 	.word	0x20019534
    2a2c:	00011878 	.word	0x00011878
    2a30:	2001af44 	.word	0x2001af44
    2a34:	0000db43 	.word	0x0000db43
    2a38:	00011830 	.word	0x00011830
    2a3c:	00011968 	.word	0x00011968
    2a40:	0000db91 	.word	0x0000db91
    2a44:	00009355 	.word	0x00009355
    2a48:	000118c8 	.word	0x000118c8
    2a4c:	2001952c 	.word	0x2001952c
    2a50:	200195b4 	.word	0x200195b4
    2a54:	2001a2d0 	.word	0x2001a2d0
    2a58:	2001a2d8 	.word	0x2001a2d8
    2a5c:	00011928 	.word	0x00011928
    2a60:	0000facd 	.word	0x0000facd
    2a64:	0000fac9 	.word	0x0000fac9
      model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
    2a68:	4c11      	ldr	r4, [pc, #68]	; (2ab0 <_Z19th_final_initializev+0x318>)
    2a6a:	2300      	movs	r3, #0
    2a6c:	9302      	str	r3, [sp, #8]
    2a6e:	4b11      	ldr	r3, [pc, #68]	; (2ab4 <_Z19th_final_initializev+0x31c>)
    2a70:	681b      	ldr	r3, [r3, #0]
    2a72:	9301      	str	r3, [sp, #4]
    2a74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    2a78:	9300      	str	r3, [sp, #0]
    2a7a:	4b0f      	ldr	r3, [pc, #60]	; (2ab8 <_Z19th_final_initializev+0x320>)
    2a7c:	4a0f      	ldr	r2, [pc, #60]	; (2abc <_Z19th_final_initializev+0x324>)
    2a7e:	4910      	ldr	r1, [pc, #64]	; (2ac0 <_Z19th_final_initializev+0x328>)
    2a80:	6809      	ldr	r1, [r1, #0]
    2a82:	4620      	mov	r0, r4
    2a84:	f00c fccc 	bl	f420 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    2a88:	4b0e      	ldr	r3, [pc, #56]	; (2ac4 <_Z19th_final_initializev+0x32c>)
    2a8a:	2201      	movs	r2, #1
    2a8c:	601a      	str	r2, [r3, #0]
    2a8e:	4a0e      	ldr	r2, [pc, #56]	; (2ac8 <_Z19th_final_initializev+0x330>)
    2a90:	490e      	ldr	r1, [pc, #56]	; (2acc <_Z19th_final_initializev+0x334>)
    2a92:	4620      	mov	r0, r4
    2a94:	f00b fda9 	bl	e5ea <__aeabi_atexit>
    2a98:	e738      	b.n	290c <_Z19th_final_initializev+0x174>
    TF_LITE_REPORT_ERROR(error_reporter, "AllocateTensors() failed");
    2a9a:	490d      	ldr	r1, [pc, #52]	; (2ad0 <_Z19th_final_initializev+0x338>)
    2a9c:	4b05      	ldr	r3, [pc, #20]	; (2ab4 <_Z19th_final_initializev+0x31c>)
    2a9e:	6818      	ldr	r0, [r3, #0]
    2aa0:	f00d f816 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return;
    2aa4:	e6b3      	b.n	280e <_Z19th_final_initializev+0x76>
  th_printf("Initialized\r\n");
    2aa6:	480b      	ldr	r0, [pc, #44]	; (2ad4 <_Z19th_final_initializev+0x33c>)
    2aa8:	f00b f8bf 	bl	dc2a <_Z9th_printfPKcz>
    2aac:	e6af      	b.n	280e <_Z19th_final_initializev+0x76>
    2aae:	bf00      	nop
    2ab0:	200195b4 	.word	0x200195b4
    2ab4:	2001964c 	.word	0x2001964c
    2ab8:	2001a2e0 	.word	0x2001a2e0
    2abc:	20019534 	.word	0x20019534
    2ac0:	2001a2d4 	.word	0x2001a2d4
    2ac4:	2001952c 	.word	0x2001952c
    2ac8:	2001af44 	.word	0x2001af44
    2acc:	0000f485 	.word	0x0000f485
    2ad0:	0001190c 	.word	0x0001190c
    2ad4:	00011950 	.word	0x00011950

00002ad8 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    2ad8:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2ada:	680b      	ldr	r3, [r1, #0]
    2adc:	3301      	adds	r3, #1
    2ade:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2ae0:	4b01      	ldr	r3, [pc, #4]	; (2ae8 <char_out+0x10>)
    2ae2:	681b      	ldr	r3, [r3, #0]
    2ae4:	4798      	blx	r3
}
    2ae6:	bd08      	pop	{r3, pc}
    2ae8:	20000004 	.word	0x20000004

00002aec <__printk_hook_install>:
	_char_out = fn;
    2aec:	4b01      	ldr	r3, [pc, #4]	; (2af4 <__printk_hook_install+0x8>)
    2aee:	6018      	str	r0, [r3, #0]
}
    2af0:	4770      	bx	lr
    2af2:	bf00      	nop
    2af4:	20000004 	.word	0x20000004

00002af8 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2af8:	b500      	push	{lr}
    2afa:	b083      	sub	sp, #12
    2afc:	4602      	mov	r2, r0
    2afe:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2b00:	2100      	movs	r1, #0
    2b02:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2b04:	a901      	add	r1, sp, #4
    2b06:	4803      	ldr	r0, [pc, #12]	; (2b14 <vprintk+0x1c>)
    2b08:	f000 f94e 	bl	2da8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    2b0c:	b003      	add	sp, #12
    2b0e:	f85d fb04 	ldr.w	pc, [sp], #4
    2b12:	bf00      	nop
    2b14:	00002ad9 	.word	0x00002ad9

00002b18 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    2b18:	b510      	push	{r4, lr}
    2b1a:	b084      	sub	sp, #16
    2b1c:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    2b1e:	9001      	str	r0, [sp, #4]
    2b20:	9102      	str	r1, [sp, #8]
    2b22:	2100      	movs	r1, #0
    2b24:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    2b26:	a901      	add	r1, sp, #4
    2b28:	4805      	ldr	r0, [pc, #20]	; (2b40 <vsnprintk+0x28>)
    2b2a:	f000 f93d 	bl	2da8 <cbvprintf>

	if (ctx.count < ctx.max) {
    2b2e:	9b03      	ldr	r3, [sp, #12]
    2b30:	9a02      	ldr	r2, [sp, #8]
    2b32:	4293      	cmp	r3, r2
    2b34:	da01      	bge.n	2b3a <vsnprintk+0x22>
		str[ctx.count] = '\0';
    2b36:	2200      	movs	r2, #0
    2b38:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    2b3a:	9803      	ldr	r0, [sp, #12]
    2b3c:	b004      	add	sp, #16
    2b3e:	bd10      	pop	{r4, pc}
    2b40:	0000dd25 	.word	0x0000dd25

00002b44 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    2b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2b48:	b083      	sub	sp, #12
    2b4a:	4604      	mov	r4, r0
    2b4c:	4608      	mov	r0, r1
    2b4e:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2b50:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    2b52:	f013 0f08 	tst.w	r3, #8
    2b56:	d105      	bne.n	2b64 <process_event+0x20>
    2b58:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    2b5c:	2300      	movs	r3, #0
    2b5e:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    2b60:	9301      	str	r3, [sp, #4]
}
    2b62:	e069      	b.n	2c38 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    2b64:	2901      	cmp	r1, #1
    2b66:	d009      	beq.n	2b7c <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    2b68:	f043 0320 	orr.w	r3, r3, #32
    2b6c:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    2b6e:	f385 8811 	msr	BASEPRI, r5
    2b72:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    2b76:	b003      	add	sp, #12
    2b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    2b7c:	f043 0310 	orr.w	r3, r3, #16
    2b80:	83a3      	strh	r3, [r4, #28]
    2b82:	e7f4      	b.n	2b6e <process_event+0x2a>
			evt = process_recheck(mgr);
    2b84:	4620      	mov	r0, r4
    2b86:	f00b f928 	bl	ddda <process_recheck>
    2b8a:	e057      	b.n	2c3c <process_event+0xf8>
			res = mgr->last_res;
    2b8c:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    2b90:	464a      	mov	r2, r9
    2b92:	4669      	mov	r1, sp
    2b94:	4620      	mov	r0, r4
    2b96:	f00b f939 	bl	de0c <process_complete>
		onoff_transition_fn transit = NULL;
    2b9a:	2700      	movs	r7, #0
    2b9c:	e05a      	b.n	2c54 <process_event+0x110>
			transit = mgr->transitions->start;
    2b9e:	6923      	ldr	r3, [r4, #16]
    2ba0:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    2ba2:	2106      	movs	r1, #6
    2ba4:	4620      	mov	r0, r4
    2ba6:	f00b f8f1 	bl	dd8c <set_state>
		res = 0;
    2baa:	f04f 0900 	mov.w	r9, #0
    2bae:	e051      	b.n	2c54 <process_event+0x110>
			transit = mgr->transitions->stop;
    2bb0:	6923      	ldr	r3, [r4, #16]
    2bb2:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    2bb4:	2104      	movs	r1, #4
    2bb6:	4620      	mov	r0, r4
    2bb8:	f00b f8e8 	bl	dd8c <set_state>
		res = 0;
    2bbc:	f04f 0900 	mov.w	r9, #0
    2bc0:	e048      	b.n	2c54 <process_event+0x110>
			transit = mgr->transitions->reset;
    2bc2:	6923      	ldr	r3, [r4, #16]
    2bc4:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    2bc6:	2105      	movs	r1, #5
    2bc8:	4620      	mov	r0, r4
    2bca:	f00b f8df 	bl	dd8c <set_state>
		res = 0;
    2bce:	f04f 0900 	mov.w	r9, #0
    2bd2:	e03f      	b.n	2c54 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    2bd4:	2200      	movs	r2, #0
    2bd6:	e046      	b.n	2c66 <process_event+0x122>
    2bd8:	2200      	movs	r2, #0
    2bda:	e044      	b.n	2c66 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2bdc:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    2be0:	83a3      	strh	r3, [r4, #28]
    2be2:	f385 8811 	msr	BASEPRI, r5
    2be6:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2bea:	2900      	cmp	r1, #0
    2bec:	d144      	bne.n	2c78 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2bee:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    2bf0:	b12b      	cbz	r3, 2bfe <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    2bf2:	464b      	mov	r3, r9
    2bf4:	4642      	mov	r2, r8
    2bf6:	4669      	mov	r1, sp
    2bf8:	4620      	mov	r0, r4
    2bfa:	f00b f97d 	bl	def8 <notify_all>
			if (transit != NULL) {
    2bfe:	b117      	cbz	r7, 2c06 <process_event+0xc2>
				transit(mgr, transition_complete);
    2c00:	4925      	ldr	r1, [pc, #148]	; (2c98 <process_event+0x154>)
    2c02:	4620      	mov	r0, r4
    2c04:	47b8      	blx	r7
	__asm__ volatile(
    2c06:	f04f 0320 	mov.w	r3, #32
    2c0a:	f3ef 8511 	mrs	r5, BASEPRI
    2c0e:	f383 8812 	msr	BASEPRI_MAX, r3
    2c12:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2c16:	8ba3      	ldrh	r3, [r4, #28]
    2c18:	f023 0308 	bic.w	r3, r3, #8
    2c1c:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    2c1e:	8ba3      	ldrh	r3, [r4, #28]
    2c20:	f013 0f10 	tst.w	r3, #16
    2c24:	d02e      	beq.n	2c84 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    2c26:	f023 0310 	bic.w	r3, r3, #16
    2c2a:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    2c2c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    2c2e:	8ba6      	ldrh	r6, [r4, #28]
    2c30:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    2c34:	2800      	cmp	r0, #0
    2c36:	d09a      	beq.n	2b6e <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    2c38:	2802      	cmp	r0, #2
    2c3a:	d0a3      	beq.n	2b84 <process_event+0x40>
		if (evt == EVT_NOP) {
    2c3c:	2800      	cmp	r0, #0
    2c3e:	d096      	beq.n	2b6e <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    2c40:	2801      	cmp	r0, #1
    2c42:	d0a3      	beq.n	2b8c <process_event+0x48>
		} else if (evt == EVT_START) {
    2c44:	2803      	cmp	r0, #3
    2c46:	d0aa      	beq.n	2b9e <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    2c48:	2804      	cmp	r0, #4
    2c4a:	d0b1      	beq.n	2bb0 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    2c4c:	2805      	cmp	r0, #5
    2c4e:	d0b8      	beq.n	2bc2 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    2c50:	2700      	movs	r7, #0
		res = 0;
    2c52:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    2c54:	8ba3      	ldrh	r3, [r4, #28]
    2c56:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    2c5a:	45b0      	cmp	r8, r6
    2c5c:	d0ba      	beq.n	2bd4 <process_event+0x90>
    2c5e:	68a2      	ldr	r2, [r4, #8]
    2c60:	2a00      	cmp	r2, #0
    2c62:	d0b9      	beq.n	2bd8 <process_event+0x94>
    2c64:	2201      	movs	r2, #1
		if (do_monitors
    2c66:	4611      	mov	r1, r2
    2c68:	2a00      	cmp	r2, #0
    2c6a:	d1b7      	bne.n	2bdc <process_event+0x98>
    2c6c:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    2c6e:	2a00      	cmp	r2, #0
    2c70:	d1b4      	bne.n	2bdc <process_event+0x98>
		    || (transit != NULL)) {
    2c72:	2f00      	cmp	r7, #0
    2c74:	d1b2      	bne.n	2bdc <process_event+0x98>
    2c76:	e7d2      	b.n	2c1e <process_event+0xda>
				notify_monitors(mgr, state, res);
    2c78:	464a      	mov	r2, r9
    2c7a:	4641      	mov	r1, r8
    2c7c:	4620      	mov	r0, r4
    2c7e:	f00b f88d 	bl	dd9c <notify_monitors>
    2c82:	e7b4      	b.n	2bee <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    2c84:	f013 0f20 	tst.w	r3, #32
    2c88:	d004      	beq.n	2c94 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    2c8a:	f023 0320 	bic.w	r3, r3, #32
    2c8e:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    2c90:	2002      	movs	r0, #2
    2c92:	e7cc      	b.n	2c2e <process_event+0xea>
		evt = EVT_NOP;
    2c94:	2000      	movs	r0, #0
    2c96:	e7ca      	b.n	2c2e <process_event+0xea>
    2c98:	0000df27 	.word	0x0000df27

00002c9c <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    2c9c:	b410      	push	{r4}
    2c9e:	4604      	mov	r4, r0
	const char *sp = *str;
    2ca0:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    2ca2:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    2ca4:	7813      	ldrb	r3, [r2, #0]
    2ca6:	4907      	ldr	r1, [pc, #28]	; (2cc4 <extract_decimal+0x28>)
    2ca8:	5c59      	ldrb	r1, [r3, r1]
    2caa:	f011 0f04 	tst.w	r1, #4
    2cae:	d006      	beq.n	2cbe <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    2cb0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    2cb4:	3201      	adds	r2, #1
    2cb6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    2cba:	3830      	subs	r0, #48	; 0x30
    2cbc:	e7f2      	b.n	2ca4 <extract_decimal+0x8>
	}
	*str = sp;
    2cbe:	6022      	str	r2, [r4, #0]
	return val;
}
    2cc0:	bc10      	pop	{r4}
    2cc2:	4770      	bx	lr
    2cc4:	00057b49 	.word	0x00057b49

00002cc8 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    2cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ccc:	b083      	sub	sp, #12
    2cce:	4604      	mov	r4, r0
    2cd0:	460d      	mov	r5, r1
    2cd2:	9201      	str	r2, [sp, #4]
    2cd4:	469a      	mov	sl, r3
    2cd6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    2cda:	78d3      	ldrb	r3, [r2, #3]
    2cdc:	4a31      	ldr	r2, [pc, #196]	; (2da4 <encode_uint+0xdc>)
    2cde:	f813 b002 	ldrb.w	fp, [r3, r2]
    2ce2:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    2ce6:	2b6f      	cmp	r3, #111	; 0x6f
    2ce8:	d00f      	beq.n	2d0a <encode_uint+0x42>
    2cea:	d906      	bls.n	2cfa <encode_uint+0x32>
    2cec:	2b70      	cmp	r3, #112	; 0x70
    2cee:	d00f      	beq.n	2d10 <encode_uint+0x48>
    2cf0:	2b78      	cmp	r3, #120	; 0x78
    2cf2:	d110      	bne.n	2d16 <encode_uint+0x4e>
		return 16;
    2cf4:	f04f 0910 	mov.w	r9, #16
    2cf8:	e023      	b.n	2d42 <encode_uint+0x7a>
	switch (specifier) {
    2cfa:	2b58      	cmp	r3, #88	; 0x58
    2cfc:	d002      	beq.n	2d04 <encode_uint+0x3c>
    2cfe:	f04f 090a 	mov.w	r9, #10
    2d02:	e01e      	b.n	2d42 <encode_uint+0x7a>
		return 16;
    2d04:	f04f 0910 	mov.w	r9, #16
    2d08:	e01b      	b.n	2d42 <encode_uint+0x7a>
		return 8;
    2d0a:	f04f 0908 	mov.w	r9, #8
    2d0e:	e018      	b.n	2d42 <encode_uint+0x7a>
		return 16;
    2d10:	f04f 0910 	mov.w	r9, #16
    2d14:	e015      	b.n	2d42 <encode_uint+0x7a>
	switch (specifier) {
    2d16:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    2d1a:	e012      	b.n	2d42 <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d1c:	b2d2      	uxtb	r2, r2
    2d1e:	3230      	adds	r2, #48	; 0x30
    2d20:	b2d2      	uxtb	r2, r2
    2d22:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    2d26:	4632      	mov	r2, r6
    2d28:	463b      	mov	r3, r7
    2d2a:	4620      	mov	r0, r4
    2d2c:	4629      	mov	r1, r5
    2d2e:	f7fe f9db 	bl	10e8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    2d32:	42bd      	cmp	r5, r7
    2d34:	bf08      	it	eq
    2d36:	42b4      	cmpeq	r4, r6
    2d38:	d318      	bcc.n	2d6c <encode_uint+0xa4>
    2d3a:	45d0      	cmp	r8, sl
    2d3c:	d916      	bls.n	2d6c <encode_uint+0xa4>
		value /= radix;
    2d3e:	4604      	mov	r4, r0
    2d40:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    2d42:	464e      	mov	r6, r9
    2d44:	2700      	movs	r7, #0
    2d46:	464a      	mov	r2, r9
    2d48:	463b      	mov	r3, r7
    2d4a:	4620      	mov	r0, r4
    2d4c:	4629      	mov	r1, r5
    2d4e:	f7fe f9cb 	bl	10e8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d52:	2a09      	cmp	r2, #9
    2d54:	d9e2      	bls.n	2d1c <encode_uint+0x54>
    2d56:	f1bb 0f01 	cmp.w	fp, #1
    2d5a:	d003      	beq.n	2d64 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2d5c:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d5e:	3257      	adds	r2, #87	; 0x57
    2d60:	b2d2      	uxtb	r2, r2
    2d62:	e7de      	b.n	2d22 <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    2d64:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    2d66:	3237      	adds	r2, #55	; 0x37
    2d68:	b2d2      	uxtb	r2, r2
    2d6a:	e7da      	b.n	2d22 <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    2d6c:	9b01      	ldr	r3, [sp, #4]
    2d6e:	781b      	ldrb	r3, [r3, #0]
    2d70:	f013 0f20 	tst.w	r3, #32
    2d74:	d005      	beq.n	2d82 <encode_uint+0xba>
		if (radix == 8) {
    2d76:	f1b9 0f08 	cmp.w	r9, #8
    2d7a:	d006      	beq.n	2d8a <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    2d7c:	f1b9 0f10 	cmp.w	r9, #16
    2d80:	d009      	beq.n	2d96 <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    2d82:	4640      	mov	r0, r8
    2d84:	b003      	add	sp, #12
    2d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    2d8a:	9a01      	ldr	r2, [sp, #4]
    2d8c:	7893      	ldrb	r3, [r2, #2]
    2d8e:	f043 0308 	orr.w	r3, r3, #8
    2d92:	7093      	strb	r3, [r2, #2]
    2d94:	e7f5      	b.n	2d82 <encode_uint+0xba>
			conv->altform_0c = true;
    2d96:	9a01      	ldr	r2, [sp, #4]
    2d98:	7893      	ldrb	r3, [r2, #2]
    2d9a:	f043 0310 	orr.w	r3, r3, #16
    2d9e:	7093      	strb	r3, [r2, #2]
    2da0:	e7ef      	b.n	2d82 <encode_uint+0xba>
    2da2:	bf00      	nop
    2da4:	00057b49 	.word	0x00057b49

00002da8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    2da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dac:	b093      	sub	sp, #76	; 0x4c
    2dae:	4606      	mov	r6, r0
    2db0:	460d      	mov	r5, r1
    2db2:	4692      	mov	sl, r2
    2db4:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    2db6:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    2db8:	f89a 0000 	ldrb.w	r0, [sl]
    2dbc:	2800      	cmp	r0, #0
    2dbe:	f000 84d6 	beq.w	376e <cbvprintf+0x9c6>
		if (*fp != '%') {
    2dc2:	2825      	cmp	r0, #37	; 0x25
    2dc4:	d008      	beq.n	2dd8 <cbvprintf+0x30>
			OUTC(*fp++);
    2dc6:	f10a 0a01 	add.w	sl, sl, #1
    2dca:	4629      	mov	r1, r5
    2dcc:	47b0      	blx	r6
    2dce:	2800      	cmp	r0, #0
    2dd0:	f2c0 84ce 	blt.w	3770 <cbvprintf+0x9c8>
    2dd4:	3401      	adds	r4, #1
			continue;
    2dd6:	e7ef      	b.n	2db8 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    2dd8:	2300      	movs	r3, #0
    2dda:	9306      	str	r3, [sp, #24]
    2ddc:	9307      	str	r3, [sp, #28]
    2dde:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    2de0:	9308      	str	r3, [sp, #32]
    2de2:	9309      	str	r3, [sp, #36]	; 0x24
    2de4:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    2de6:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    2dea:	f89a 3001 	ldrb.w	r3, [sl, #1]
    2dee:	2b25      	cmp	r3, #37	; 0x25
    2df0:	d001      	beq.n	2df6 <cbvprintf+0x4e>
	bool loop = true;
    2df2:	2701      	movs	r7, #1
    2df4:	e02c      	b.n	2e50 <cbvprintf+0xa8>
		conv->specifier = *sp++;
    2df6:	f10a 0802 	add.w	r8, sl, #2
    2dfa:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    2dfe:	e1a8      	b.n	3152 <cbvprintf+0x3aa>
			conv->flag_dash = true;
    2e00:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e04:	f043 0304 	orr.w	r3, r3, #4
    2e08:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    2e0c:	b1ff      	cbz	r7, 2e4e <cbvprintf+0xa6>
			++sp;
    2e0e:	f108 0801 	add.w	r8, r8, #1
    2e12:	e01c      	b.n	2e4e <cbvprintf+0xa6>
			conv->flag_plus = true;
    2e14:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e18:	f043 0308 	orr.w	r3, r3, #8
    2e1c:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e20:	e7f4      	b.n	2e0c <cbvprintf+0x64>
			conv->flag_space = true;
    2e22:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e26:	f043 0310 	orr.w	r3, r3, #16
    2e2a:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e2e:	e7ed      	b.n	2e0c <cbvprintf+0x64>
			conv->flag_hash = true;
    2e30:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e34:	f043 0320 	orr.w	r3, r3, #32
    2e38:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e3c:	e7e6      	b.n	2e0c <cbvprintf+0x64>
			conv->flag_zero = true;
    2e3e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2e46:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    2e4a:	e7df      	b.n	2e0c <cbvprintf+0x64>
		switch (*sp) {
    2e4c:	2700      	movs	r7, #0
	} while (loop);
    2e4e:	b34f      	cbz	r7, 2ea4 <cbvprintf+0xfc>
		switch (*sp) {
    2e50:	f898 3000 	ldrb.w	r3, [r8]
    2e54:	3b20      	subs	r3, #32
    2e56:	2b10      	cmp	r3, #16
    2e58:	d8f8      	bhi.n	2e4c <cbvprintf+0xa4>
    2e5a:	a201      	add	r2, pc, #4	; (adr r2, 2e60 <cbvprintf+0xb8>)
    2e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2e60:	00002e23 	.word	0x00002e23
    2e64:	00002e4d 	.word	0x00002e4d
    2e68:	00002e4d 	.word	0x00002e4d
    2e6c:	00002e31 	.word	0x00002e31
    2e70:	00002e4d 	.word	0x00002e4d
    2e74:	00002e4d 	.word	0x00002e4d
    2e78:	00002e4d 	.word	0x00002e4d
    2e7c:	00002e4d 	.word	0x00002e4d
    2e80:	00002e4d 	.word	0x00002e4d
    2e84:	00002e4d 	.word	0x00002e4d
    2e88:	00002e4d 	.word	0x00002e4d
    2e8c:	00002e15 	.word	0x00002e15
    2e90:	00002e4d 	.word	0x00002e4d
    2e94:	00002e01 	.word	0x00002e01
    2e98:	00002e4d 	.word	0x00002e4d
    2e9c:	00002e4d 	.word	0x00002e4d
    2ea0:	00002e3f 	.word	0x00002e3f
	if (conv->flag_zero && conv->flag_dash) {
    2ea4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2ea8:	f003 0344 	and.w	r3, r3, #68	; 0x44
    2eac:	2b44      	cmp	r3, #68	; 0x44
    2eae:	d06d      	beq.n	2f8c <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    2eb0:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    2eb4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2ebc:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    2ec0:	f898 3000 	ldrb.w	r3, [r8]
    2ec4:	2b2a      	cmp	r3, #42	; 0x2a
    2ec6:	d068      	beq.n	2f9a <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    2ec8:	a805      	add	r0, sp, #20
    2eca:	f7ff fee7 	bl	2c9c <extract_decimal>
	if (sp != wp) {
    2ece:	9b05      	ldr	r3, [sp, #20]
    2ed0:	4598      	cmp	r8, r3
    2ed2:	d012      	beq.n	2efa <cbvprintf+0x152>
		conv->width_present = true;
    2ed4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2ed8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2edc:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    2ee0:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    2ee2:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    2ee6:	2800      	cmp	r0, #0
    2ee8:	db60      	blt.n	2fac <cbvprintf+0x204>
    2eea:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    2eec:	4313      	orrs	r3, r2
    2eee:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2ef2:	f363 0241 	bfi	r2, r3, #1, #1
    2ef6:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2efa:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    2efc:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    2efe:	781b      	ldrb	r3, [r3, #0]
    2f00:	2b2e      	cmp	r3, #46	; 0x2e
    2f02:	bf14      	ite	ne
    2f04:	2300      	movne	r3, #0
    2f06:	2301      	moveq	r3, #1
    2f08:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    2f0c:	f363 0241 	bfi	r2, r3, #1, #1
    2f10:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    2f14:	2b00      	cmp	r3, #0
    2f16:	d04b      	beq.n	2fb0 <cbvprintf+0x208>
	++sp;
    2f18:	9b05      	ldr	r3, [sp, #20]
    2f1a:	1c5a      	adds	r2, r3, #1
    2f1c:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    2f1e:	785b      	ldrb	r3, [r3, #1]
    2f20:	2b2a      	cmp	r3, #42	; 0x2a
    2f22:	d048      	beq.n	2fb6 <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    2f24:	a805      	add	r0, sp, #20
    2f26:	f7ff feb9 	bl	2c9c <extract_decimal>
	conv->prec_value = prec;
    2f2a:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    2f2c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f30:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    2f34:	2800      	cmp	r0, #0
    2f36:	db47      	blt.n	2fc8 <cbvprintf+0x220>
    2f38:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    2f3a:	4313      	orrs	r3, r2
    2f3c:	f89d 2020 	ldrb.w	r2, [sp, #32]
    2f40:	f363 0241 	bfi	r2, r3, #1, #1
    2f44:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    2f48:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    2f4c:	f898 3000 	ldrb.w	r3, [r8]
    2f50:	3b4c      	subs	r3, #76	; 0x4c
    2f52:	2b2e      	cmp	r3, #46	; 0x2e
    2f54:	f200 80dc 	bhi.w	3110 <cbvprintf+0x368>
    2f58:	e8df f003 	tbb	[pc, r3]
    2f5c:	dadadaca 	.word	0xdadadaca
    2f60:	dadadada 	.word	0xdadadada
    2f64:	dadadada 	.word	0xdadadada
    2f68:	dadadada 	.word	0xdadadada
    2f6c:	dadadada 	.word	0xdadadada
    2f70:	dadadada 	.word	0xdadadada
    2f74:	dadadada 	.word	0xdadadada
    2f78:	da6ada38 	.word	0xda6ada38
    2f7c:	dadada51 	.word	0xdadada51
    2f80:	dadadada 	.word	0xdadadada
    2f84:	dadadac0 	.word	0xdadadac0
    2f88:	dada      	.short	0xdada
    2f8a:	b6          	.byte	0xb6
    2f8b:	00          	.byte	0x00
		conv->flag_zero = false;
    2f8c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    2f90:	f36f 1386 	bfc	r3, #6, #1
    2f94:	f88d 3020 	strb.w	r3, [sp, #32]
    2f98:	e78a      	b.n	2eb0 <cbvprintf+0x108>
		conv->width_star = true;
    2f9a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2f9e:	f043 0301 	orr.w	r3, r3, #1
    2fa2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    2fa6:	4643      	mov	r3, r8
    2fa8:	3301      	adds	r3, #1
    2faa:	e7a7      	b.n	2efc <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    2fac:	2201      	movs	r2, #1
    2fae:	e79d      	b.n	2eec <cbvprintf+0x144>
		return sp;
    2fb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
    2fb4:	e7ca      	b.n	2f4c <cbvprintf+0x1a4>
		conv->prec_star = true;
    2fb6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fba:	f043 0304 	orr.w	r3, r3, #4
    2fbe:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    2fc2:	f102 0801 	add.w	r8, r2, #1
    2fc6:	e7c1      	b.n	2f4c <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    2fc8:	2201      	movs	r2, #1
    2fca:	e7b6      	b.n	2f3a <cbvprintf+0x192>
		if (*++sp == 'h') {
    2fcc:	f108 0201 	add.w	r2, r8, #1
    2fd0:	f898 3001 	ldrb.w	r3, [r8, #1]
    2fd4:	2b68      	cmp	r3, #104	; 0x68
    2fd6:	d008      	beq.n	2fea <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    2fd8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fdc:	2102      	movs	r1, #2
    2fde:	f361 03c6 	bfi	r3, r1, #3, #4
    2fe2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    2fe6:	4690      	mov	r8, r2
    2fe8:	e02b      	b.n	3042 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    2fea:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    2fee:	2201      	movs	r2, #1
    2ff0:	f362 03c6 	bfi	r3, r2, #3, #4
    2ff4:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    2ff8:	f108 0802 	add.w	r8, r8, #2
    2ffc:	e021      	b.n	3042 <cbvprintf+0x29a>
		if (*++sp == 'l') {
    2ffe:	f108 0201 	add.w	r2, r8, #1
    3002:	f898 3001 	ldrb.w	r3, [r8, #1]
    3006:	2b6c      	cmp	r3, #108	; 0x6c
    3008:	d008      	beq.n	301c <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    300a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    300e:	2103      	movs	r1, #3
    3010:	f361 03c6 	bfi	r3, r1, #3, #4
    3014:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    3018:	4690      	mov	r8, r2
    301a:	e012      	b.n	3042 <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    301c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3020:	2204      	movs	r2, #4
    3022:	f362 03c6 	bfi	r3, r2, #3, #4
    3026:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    302a:	f108 0802 	add.w	r8, r8, #2
    302e:	e008      	b.n	3042 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    3030:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3034:	2205      	movs	r2, #5
    3036:	f362 03c6 	bfi	r3, r2, #3, #4
    303a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    303e:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    3042:	f818 3b01 	ldrb.w	r3, [r8], #1
    3046:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    304a:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    304e:	2a37      	cmp	r2, #55	; 0x37
    3050:	f200 8150 	bhi.w	32f4 <cbvprintf+0x54c>
    3054:	e8df f012 	tbh	[pc, r2, lsl #1]
    3058:	014e0126 	.word	0x014e0126
    305c:	014e014e 	.word	0x014e014e
    3060:	01260126 	.word	0x01260126
    3064:	014e0126 	.word	0x014e0126
    3068:	014e014e 	.word	0x014e014e
    306c:	014e014e 	.word	0x014e014e
    3070:	014e014e 	.word	0x014e014e
    3074:	014e014e 	.word	0x014e014e
    3078:	014e014e 	.word	0x014e014e
    307c:	014e014e 	.word	0x014e014e
    3080:	014e014e 	.word	0x014e014e
    3084:	0113014e 	.word	0x0113014e
    3088:	014e014e 	.word	0x014e014e
    308c:	014e014e 	.word	0x014e014e
    3090:	014e014e 	.word	0x014e014e
    3094:	014e014e 	.word	0x014e014e
    3098:	014e0126 	.word	0x014e0126
    309c:	00630113 	.word	0x00630113
    30a0:	01260126 	.word	0x01260126
    30a4:	014e0126 	.word	0x014e0126
    30a8:	014e0063 	.word	0x014e0063
    30ac:	014e014e 	.word	0x014e014e
    30b0:	012f014e 	.word	0x012f014e
    30b4:	013f0113 	.word	0x013f0113
    30b8:	014e014e 	.word	0x014e014e
    30bc:	014e013f 	.word	0x014e013f
    30c0:	014e0113 	.word	0x014e0113
    30c4:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    30c8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30cc:	2206      	movs	r2, #6
    30ce:	f362 03c6 	bfi	r3, r2, #3, #4
    30d2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30d6:	f108 0801 	add.w	r8, r8, #1
		break;
    30da:	e7b2      	b.n	3042 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    30dc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30e0:	2207      	movs	r2, #7
    30e2:	f362 03c6 	bfi	r3, r2, #3, #4
    30e6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30ea:	f108 0801 	add.w	r8, r8, #1
		break;
    30ee:	e7a8      	b.n	3042 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    30f0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    30f4:	2208      	movs	r2, #8
    30f6:	f362 03c6 	bfi	r3, r2, #3, #4
    30fa:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    30fe:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    3102:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3106:	f043 0302 	orr.w	r3, r3, #2
    310a:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    310e:	e798      	b.n	3042 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    3110:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3114:	f36f 03c6 	bfc	r3, #3, #4
    3118:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    311c:	e791      	b.n	3042 <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    311e:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    3122:	2101      	movs	r1, #1
    3124:	f361 0202 	bfi	r2, r1, #0, #3
    3128:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    312c:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3130:	f002 0278 	and.w	r2, r2, #120	; 0x78
    3134:	2a40      	cmp	r2, #64	; 0x40
    3136:	f000 80aa 	beq.w	328e <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    313a:	2b63      	cmp	r3, #99	; 0x63
    313c:	f000 80ae 	beq.w	329c <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    3140:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3144:	f3c3 0240 	ubfx	r2, r3, #1, #1
    3148:	4317      	orrs	r7, r2
    314a:	f367 0341 	bfi	r3, r7, #1, #1
    314e:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    3152:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3156:	f013 0f01 	tst.w	r3, #1
    315a:	f000 80da 	beq.w	3312 <cbvprintf+0x56a>
			width = va_arg(ap, int);
    315e:	9b03      	ldr	r3, [sp, #12]
    3160:	1d1a      	adds	r2, r3, #4
    3162:	9203      	str	r2, [sp, #12]
    3164:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    3166:	2f00      	cmp	r7, #0
    3168:	f2c0 80cb 	blt.w	3302 <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    316c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3170:	f013 0f04 	tst.w	r3, #4
    3174:	f000 80df 	beq.w	3336 <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    3178:	9b03      	ldr	r3, [sp, #12]
    317a:	1d1a      	adds	r2, r3, #4
    317c:	9203      	str	r2, [sp, #12]
    317e:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    3182:	f1bb 0f00 	cmp.w	fp, #0
    3186:	f2c0 80cd 	blt.w	3324 <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    318a:	2300      	movs	r3, #0
    318c:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    318e:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    3190:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3194:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    3198:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    319c:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    31a0:	2b01      	cmp	r3, #1
    31a2:	f000 80d1 	beq.w	3348 <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    31a6:	2b02      	cmp	r3, #2
    31a8:	f000 8116 	beq.w	33d8 <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    31ac:	2b04      	cmp	r3, #4
    31ae:	f000 8167 	beq.w	3480 <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    31b2:	2b03      	cmp	r3, #3
    31b4:	f000 817e 	beq.w	34b4 <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    31b8:	f89d 9020 	ldrb.w	r9, [sp, #32]
    31bc:	f019 0303 	ands.w	r3, r9, #3
    31c0:	9302      	str	r3, [sp, #8]
    31c2:	f040 817d 	bne.w	34c0 <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    31c6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    31ca:	3b25      	subs	r3, #37	; 0x25
    31cc:	2b53      	cmp	r3, #83	; 0x53
    31ce:	f200 8233 	bhi.w	3638 <cbvprintf+0x890>
    31d2:	e8df f013 	tbh	[pc, r3, lsl #1]
    31d6:	0181      	.short	0x0181
    31d8:	02310231 	.word	0x02310231
    31dc:	02310231 	.word	0x02310231
    31e0:	02310231 	.word	0x02310231
    31e4:	02310231 	.word	0x02310231
    31e8:	02310231 	.word	0x02310231
    31ec:	02310231 	.word	0x02310231
    31f0:	02310231 	.word	0x02310231
    31f4:	02310231 	.word	0x02310231
    31f8:	02310231 	.word	0x02310231
    31fc:	02310231 	.word	0x02310231
    3200:	02310231 	.word	0x02310231
    3204:	02310231 	.word	0x02310231
    3208:	02310231 	.word	0x02310231
    320c:	02310231 	.word	0x02310231
    3210:	02310231 	.word	0x02310231
    3214:	02310231 	.word	0x02310231
    3218:	02310231 	.word	0x02310231
    321c:	02310231 	.word	0x02310231
    3220:	02310231 	.word	0x02310231
    3224:	02310231 	.word	0x02310231
    3228:	02310231 	.word	0x02310231
    322c:	02310231 	.word	0x02310231
    3230:	02310231 	.word	0x02310231
    3234:	02310231 	.word	0x02310231
    3238:	02310231 	.word	0x02310231
    323c:	023101c7 	.word	0x023101c7
    3240:	02310231 	.word	0x02310231
    3244:	02310231 	.word	0x02310231
    3248:	02310231 	.word	0x02310231
    324c:	02310231 	.word	0x02310231
    3250:	01a10231 	.word	0x01a10231
    3254:	023101ab 	.word	0x023101ab
    3258:	02310231 	.word	0x02310231
    325c:	01ab0231 	.word	0x01ab0231
    3260:	02310231 	.word	0x02310231
    3264:	02310231 	.word	0x02310231
    3268:	01c70208 	.word	0x01c70208
    326c:	023101ea 	.word	0x023101ea
    3270:	018f0231 	.word	0x018f0231
    3274:	01c70231 	.word	0x01c70231
    3278:	02310231 	.word	0x02310231
    327c:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    327e:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    3282:	2102      	movs	r1, #2
    3284:	f361 0202 	bfi	r2, r1, #0, #3
    3288:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    328c:	e74e      	b.n	312c <cbvprintf+0x384>
			conv->invalid = true;
    328e:	f89d 1020 	ldrb.w	r1, [sp, #32]
    3292:	f041 0101 	orr.w	r1, r1, #1
    3296:	f88d 1020 	strb.w	r1, [sp, #32]
    329a:	e74e      	b.n	313a <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    329c:	1e17      	subs	r7, r2, #0
    329e:	bf18      	it	ne
    32a0:	2701      	movne	r7, #1
    32a2:	e74d      	b.n	3140 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    32a4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32a8:	2204      	movs	r2, #4
    32aa:	f362 0302 	bfi	r3, r2, #0, #3
    32ae:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    32b2:	2701      	movs	r7, #1
			break;
    32b4:	e744      	b.n	3140 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    32b6:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32ba:	2203      	movs	r2, #3
    32bc:	f362 0302 	bfi	r3, r2, #0, #3
    32c0:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    32c4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    32c8:	f003 0378 	and.w	r3, r3, #120	; 0x78
    32cc:	2b40      	cmp	r3, #64	; 0x40
    32ce:	f47f af37 	bne.w	3140 <cbvprintf+0x398>
			unsupported = true;
    32d2:	2701      	movs	r7, #1
    32d4:	e734      	b.n	3140 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    32d6:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    32da:	2203      	movs	r2, #3
    32dc:	f362 0302 	bfi	r3, r2, #0, #3
    32e0:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    32e4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    32e8:	f013 0f78 	tst.w	r3, #120	; 0x78
    32ec:	f43f af28 	beq.w	3140 <cbvprintf+0x398>
			unsupported = true;
    32f0:	2701      	movs	r7, #1
    32f2:	e725      	b.n	3140 <cbvprintf+0x398>
		conv->invalid = true;
    32f4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    32f8:	f043 0301 	orr.w	r3, r3, #1
    32fc:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    3300:	e71e      	b.n	3140 <cbvprintf+0x398>
				conv->flag_dash = true;
    3302:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3306:	f043 0304 	orr.w	r3, r3, #4
    330a:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    330e:	427f      	negs	r7, r7
    3310:	e72c      	b.n	316c <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    3312:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    3316:	2b00      	cmp	r3, #0
    3318:	db02      	blt.n	3320 <cbvprintf+0x578>
		int width = -1;
    331a:	f04f 37ff 	mov.w	r7, #4294967295
    331e:	e725      	b.n	316c <cbvprintf+0x3c4>
			width = conv->width_value;
    3320:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3322:	e723      	b.n	316c <cbvprintf+0x3c4>
				conv->prec_present = false;
    3324:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3328:	f36f 0341 	bfc	r3, #1, #1
    332c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    3330:	f04f 3bff 	mov.w	fp, #4294967295
    3334:	e729      	b.n	318a <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    3336:	f013 0f02 	tst.w	r3, #2
    333a:	d002      	beq.n	3342 <cbvprintf+0x59a>
			precision = conv->prec_value;
    333c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    3340:	e723      	b.n	318a <cbvprintf+0x3e2>
		int precision = -1;
    3342:	f04f 3bff 	mov.w	fp, #4294967295
    3346:	e720      	b.n	318a <cbvprintf+0x3e2>
			switch (length_mod) {
    3348:	1ecb      	subs	r3, r1, #3
    334a:	2b04      	cmp	r3, #4
    334c:	d804      	bhi.n	3358 <cbvprintf+0x5b0>
    334e:	e8df f003 	tbb	[pc, r3]
    3352:	1d0b      	.short	0x1d0b
    3354:	3529      	.short	0x3529
    3356:	35          	.byte	0x35
    3357:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    3358:	9b03      	ldr	r3, [sp, #12]
    335a:	1d1a      	adds	r2, r3, #4
    335c:	9203      	str	r2, [sp, #12]
    335e:	681a      	ldr	r2, [r3, #0]
    3360:	17d3      	asrs	r3, r2, #31
    3362:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3366:	e006      	b.n	3376 <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    3368:	9b03      	ldr	r3, [sp, #12]
    336a:	1d1a      	adds	r2, r3, #4
    336c:	9203      	str	r2, [sp, #12]
    336e:	681a      	ldr	r2, [r3, #0]
    3370:	17d3      	asrs	r3, r2, #31
    3372:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    3376:	2901      	cmp	r1, #1
    3378:	d028      	beq.n	33cc <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    337a:	2902      	cmp	r1, #2
    337c:	f47f af1c 	bne.w	31b8 <cbvprintf+0x410>
				value->sint = (short)value->sint;
    3380:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    3384:	17d3      	asrs	r3, r2, #31
    3386:	e9cd 2306 	strd	r2, r3, [sp, #24]
    338a:	e715      	b.n	31b8 <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    338c:	9b03      	ldr	r3, [sp, #12]
    338e:	3307      	adds	r3, #7
    3390:	f023 0307 	bic.w	r3, r3, #7
    3394:	f103 0208 	add.w	r2, r3, #8
    3398:	9203      	str	r2, [sp, #12]
    339a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    339e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33a2:	e7e8      	b.n	3376 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    33a4:	9b03      	ldr	r3, [sp, #12]
    33a6:	3307      	adds	r3, #7
    33a8:	f023 0307 	bic.w	r3, r3, #7
    33ac:	f103 0208 	add.w	r2, r3, #8
    33b0:	9203      	str	r2, [sp, #12]
    33b2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    33b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33ba:	e7dc      	b.n	3376 <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    33bc:	9b03      	ldr	r3, [sp, #12]
    33be:	1d1a      	adds	r2, r3, #4
    33c0:	9203      	str	r2, [sp, #12]
    33c2:	681a      	ldr	r2, [r3, #0]
    33c4:	17d3      	asrs	r3, r2, #31
				value->sint =
    33c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    33ca:	e7d4      	b.n	3376 <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    33cc:	f89d 3018 	ldrb.w	r3, [sp, #24]
    33d0:	9306      	str	r3, [sp, #24]
    33d2:	2300      	movs	r3, #0
    33d4:	9307      	str	r3, [sp, #28]
    33d6:	e6ef      	b.n	31b8 <cbvprintf+0x410>
			switch (length_mod) {
    33d8:	1ecb      	subs	r3, r1, #3
    33da:	2b04      	cmp	r3, #4
    33dc:	d804      	bhi.n	33e8 <cbvprintf+0x640>
    33de:	e8df f003 	tbb	[pc, r3]
    33e2:	1f0b      	.short	0x1f0b
    33e4:	4135      	.short	0x4135
    33e6:	41          	.byte	0x41
    33e7:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    33e8:	9b03      	ldr	r3, [sp, #12]
    33ea:	1d1a      	adds	r2, r3, #4
    33ec:	9203      	str	r2, [sp, #12]
    33ee:	681b      	ldr	r3, [r3, #0]
    33f0:	9306      	str	r3, [sp, #24]
    33f2:	2300      	movs	r3, #0
    33f4:	9307      	str	r3, [sp, #28]
				break;
    33f6:	e01e      	b.n	3436 <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    33f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    33fc:	2b63      	cmp	r3, #99	; 0x63
    33fe:	d007      	beq.n	3410 <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    3400:	9b03      	ldr	r3, [sp, #12]
    3402:	1d1a      	adds	r2, r3, #4
    3404:	9203      	str	r2, [sp, #12]
    3406:	681b      	ldr	r3, [r3, #0]
    3408:	9306      	str	r3, [sp, #24]
    340a:	2300      	movs	r3, #0
    340c:	9307      	str	r3, [sp, #28]
    340e:	e012      	b.n	3436 <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    3410:	9b03      	ldr	r3, [sp, #12]
    3412:	1d1a      	adds	r2, r3, #4
    3414:	9203      	str	r2, [sp, #12]
    3416:	681b      	ldr	r3, [r3, #0]
    3418:	9306      	str	r3, [sp, #24]
    341a:	2300      	movs	r3, #0
    341c:	9307      	str	r3, [sp, #28]
    341e:	e00a      	b.n	3436 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    3420:	9b03      	ldr	r3, [sp, #12]
    3422:	3307      	adds	r3, #7
    3424:	f023 0307 	bic.w	r3, r3, #7
    3428:	f103 0208 	add.w	r2, r3, #8
    342c:	9203      	str	r2, [sp, #12]
    342e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    3432:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    3436:	2901      	cmp	r1, #1
    3438:	d01c      	beq.n	3474 <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    343a:	2902      	cmp	r1, #2
    343c:	f47f aebc 	bne.w	31b8 <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    3440:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    3444:	9306      	str	r3, [sp, #24]
    3446:	2300      	movs	r3, #0
    3448:	9307      	str	r3, [sp, #28]
    344a:	e6b5      	b.n	31b8 <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    344c:	9b03      	ldr	r3, [sp, #12]
    344e:	3307      	adds	r3, #7
    3450:	f023 0307 	bic.w	r3, r3, #7
    3454:	f103 0208 	add.w	r2, r3, #8
    3458:	9203      	str	r2, [sp, #12]
    345a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    345e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3462:	e7e8      	b.n	3436 <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    3464:	9b03      	ldr	r3, [sp, #12]
    3466:	1d1a      	adds	r2, r3, #4
    3468:	9203      	str	r2, [sp, #12]
    346a:	681b      	ldr	r3, [r3, #0]
				value->uint =
    346c:	9306      	str	r3, [sp, #24]
    346e:	2300      	movs	r3, #0
    3470:	9307      	str	r3, [sp, #28]
				break;
    3472:	e7e0      	b.n	3436 <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    3474:	f89d 3018 	ldrb.w	r3, [sp, #24]
    3478:	9306      	str	r3, [sp, #24]
    347a:	2300      	movs	r3, #0
    347c:	9307      	str	r3, [sp, #28]
    347e:	e69b      	b.n	31b8 <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    3480:	2908      	cmp	r1, #8
    3482:	d00b      	beq.n	349c <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    3484:	9b03      	ldr	r3, [sp, #12]
    3486:	3307      	adds	r3, #7
    3488:	f023 0307 	bic.w	r3, r3, #7
    348c:	f103 0208 	add.w	r2, r3, #8
    3490:	9203      	str	r2, [sp, #12]
    3492:	e9d3 2300 	ldrd	r2, r3, [r3]
    3496:	e9cd 2306 	strd	r2, r3, [sp, #24]
    349a:	e68d      	b.n	31b8 <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    349c:	9b03      	ldr	r3, [sp, #12]
    349e:	3307      	adds	r3, #7
    34a0:	f023 0307 	bic.w	r3, r3, #7
    34a4:	f103 0208 	add.w	r2, r3, #8
    34a8:	9203      	str	r2, [sp, #12]
    34aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    34ae:	e9cd 2306 	strd	r2, r3, [sp, #24]
    34b2:	e681      	b.n	31b8 <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    34b4:	9b03      	ldr	r3, [sp, #12]
    34b6:	1d1a      	adds	r2, r3, #4
    34b8:	9203      	str	r2, [sp, #12]
    34ba:	681b      	ldr	r3, [r3, #0]
    34bc:	9306      	str	r3, [sp, #24]
    34be:	e67b      	b.n	31b8 <cbvprintf+0x410>
			OUTS(sp, fp);
    34c0:	4643      	mov	r3, r8
    34c2:	4652      	mov	r2, sl
    34c4:	4629      	mov	r1, r5
    34c6:	4630      	mov	r0, r6
    34c8:	f00a feb3 	bl	e232 <outs>
    34cc:	2800      	cmp	r0, #0
    34ce:	f2c0 814f 	blt.w	3770 <cbvprintf+0x9c8>
    34d2:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    34d4:	46c2      	mov	sl, r8
			continue;
    34d6:	e46f      	b.n	2db8 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    34d8:	4629      	mov	r1, r5
    34da:	2025      	movs	r0, #37	; 0x25
    34dc:	47b0      	blx	r6
    34de:	2800      	cmp	r0, #0
    34e0:	f2c0 8146 	blt.w	3770 <cbvprintf+0x9c8>
    34e4:	3401      	adds	r4, #1
		char sign = 0;
    34e6:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    34ea:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    34ee:	f04f 0a00 	mov.w	sl, #0
			break;
    34f2:	e0a7      	b.n	3644 <cbvprintf+0x89c>
		case 's': {
			bps = (const char *)value->ptr;
    34f4:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    34f8:	f1bb 0f00 	cmp.w	fp, #0
    34fc:	db08      	blt.n	3510 <cbvprintf+0x768>
				len = strnlen(bps, precision);
    34fe:	4659      	mov	r1, fp
    3500:	4650      	mov	r0, sl
    3502:	f00d f843 	bl	1058c <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    3506:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    350a:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    350e:	e099      	b.n	3644 <cbvprintf+0x89c>
				len = strlen(bps);
    3510:	4650      	mov	r0, sl
    3512:	f7fd ffdf 	bl	14d4 <strlen>
    3516:	e7f6      	b.n	3506 <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    3518:	9b06      	ldr	r3, [sp, #24]
    351a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    351e:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    3522:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    3526:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    352a:	e08b      	b.n	3644 <cbvprintf+0x89c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    352c:	f019 0f08 	tst.w	r9, #8
    3530:	d105      	bne.n	353e <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3532:	f019 0910 	ands.w	r9, r9, #16
    3536:	d004      	beq.n	3542 <cbvprintf+0x79a>
				sign = ' ';
    3538:	f04f 0920 	mov.w	r9, #32
    353c:	e001      	b.n	3542 <cbvprintf+0x79a>
				sign = '+';
    353e:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3542:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    3546:	2a00      	cmp	r2, #0
    3548:	f173 0100 	sbcs.w	r1, r3, #0
    354c:	db02      	blt.n	3554 <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    354e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3552:	e009      	b.n	3568 <cbvprintf+0x7c0>
				value->uint = (uint_value_type)-sint;
    3554:	4252      	negs	r2, r2
    3556:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    355a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    355e:	f04f 092d 	mov.w	r9, #45	; 0x2d
    3562:	e001      	b.n	3568 <cbvprintf+0x7c0>
		switch (conv->specifier) {
    3564:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    3568:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    356c:	9300      	str	r3, [sp, #0]
    356e:	ab0c      	add	r3, sp, #48	; 0x30
    3570:	aa08      	add	r2, sp, #32
    3572:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3576:	f7ff fba7 	bl	2cc8 <encode_uint>
    357a:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    357c:	f1bb 0f00 	cmp.w	fp, #0
    3580:	f2c0 8090 	blt.w	36a4 <cbvprintf+0x8fc>
				size_t len = bpe - bps;
    3584:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3588:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    358c:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3590:	f36f 1286 	bfc	r2, #6, #1
    3594:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    3598:	459b      	cmp	fp, r3
    359a:	f240 8086 	bls.w	36aa <cbvprintf+0x902>
					conv->pad0_value = precision - (int)len;
    359e:	ebab 0303 	sub.w	r3, fp, r3
    35a2:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    35a4:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    35a8:	e04c      	b.n	3644 <cbvprintf+0x89c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    35aa:	9806      	ldr	r0, [sp, #24]
    35ac:	b930      	cbnz	r0, 35bc <cbvprintf+0x814>
		char sign = 0;
    35ae:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    35b2:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 3778 <cbvprintf+0x9d0>
			bps = "(nil)";
    35b6:	f1ab 0a05 	sub.w	sl, fp, #5
    35ba:	e043      	b.n	3644 <cbvprintf+0x89c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    35bc:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    35c0:	9300      	str	r3, [sp, #0]
    35c2:	ab0c      	add	r3, sp, #48	; 0x30
    35c4:	aa08      	add	r2, sp, #32
    35c6:	2100      	movs	r1, #0
    35c8:	f7ff fb7e 	bl	2cc8 <encode_uint>
    35cc:	4682      	mov	sl, r0
				conv->altform_0c = true;
    35ce:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    35d2:	f043 0310 	orr.w	r3, r3, #16
    35d6:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    35da:	2378      	movs	r3, #120	; 0x78
    35dc:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    35e0:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    35e4:	e7ca      	b.n	357c <cbvprintf+0x7d4>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    35e6:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    35e8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    35ec:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    35f0:	2b07      	cmp	r3, #7
    35f2:	d806      	bhi.n	3602 <cbvprintf+0x85a>
    35f4:	e8df f003 	tbb	[pc, r3]
    35f8:	100e0c04 	.word	0x100e0c04
    35fc:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    3600:	6014      	str	r4, [r2, #0]
		char sign = 0;
    3602:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3606:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    360a:	f04f 0a00 	mov.w	sl, #0
}
    360e:	e019      	b.n	3644 <cbvprintf+0x89c>
		*(signed char *)dp = (signed char)count;
    3610:	7014      	strb	r4, [r2, #0]
		break;
    3612:	e7f6      	b.n	3602 <cbvprintf+0x85a>
		*(short *)dp = (short)count;
    3614:	8014      	strh	r4, [r2, #0]
		break;
    3616:	e7f4      	b.n	3602 <cbvprintf+0x85a>
		*(long *)dp = (long)count;
    3618:	6014      	str	r4, [r2, #0]
		break;
    361a:	e7f2      	b.n	3602 <cbvprintf+0x85a>
		*(long long *)dp = (long long)count;
    361c:	4620      	mov	r0, r4
    361e:	17e1      	asrs	r1, r4, #31
    3620:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3624:	e7ed      	b.n	3602 <cbvprintf+0x85a>
		*(intmax_t *)dp = (intmax_t)count;
    3626:	4620      	mov	r0, r4
    3628:	17e1      	asrs	r1, r4, #31
    362a:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    362e:	e7e8      	b.n	3602 <cbvprintf+0x85a>
		*(size_t *)dp = (size_t)count;
    3630:	6014      	str	r4, [r2, #0]
		break;
    3632:	e7e6      	b.n	3602 <cbvprintf+0x85a>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3634:	6014      	str	r4, [r2, #0]
		break;
    3636:	e7e4      	b.n	3602 <cbvprintf+0x85a>
		switch (conv->specifier) {
    3638:	f8dd 9008 	ldr.w	r9, [sp, #8]
    363c:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3640:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3644:	f1ba 0f00 	cmp.w	sl, #0
    3648:	f000 808e 	beq.w	3768 <cbvprintf+0x9c0>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    364c:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3650:	f1b9 0f00 	cmp.w	r9, #0
    3654:	d000      	beq.n	3658 <cbvprintf+0x8b0>
			nj_len += 1U;
    3656:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    3658:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    365c:	f011 0f10 	tst.w	r1, #16
    3660:	d026      	beq.n	36b0 <cbvprintf+0x908>
			nj_len += 2U;
    3662:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    3664:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3666:	4413      	add	r3, r2
		if (conv->pad_fp) {
    3668:	f011 0f40 	tst.w	r1, #64	; 0x40
    366c:	d001      	beq.n	3672 <cbvprintf+0x8ca>
			nj_len += conv->pad0_pre_exp;
    366e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3670:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    3672:	2f00      	cmp	r7, #0
    3674:	dd32      	ble.n	36dc <cbvprintf+0x934>
			width -= (int)nj_len;
    3676:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    3678:	f89d 3020 	ldrb.w	r3, [sp, #32]
    367c:	f013 0f04 	tst.w	r3, #4
    3680:	d12c      	bne.n	36dc <cbvprintf+0x934>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    3682:	f013 0f40 	tst.w	r3, #64	; 0x40
    3686:	d018      	beq.n	36ba <cbvprintf+0x912>
					if (sign != 0) {
    3688:	f1b9 0f00 	cmp.w	r9, #0
    368c:	d018      	beq.n	36c0 <cbvprintf+0x918>
						OUTC(sign);
    368e:	4629      	mov	r1, r5
    3690:	4648      	mov	r0, r9
    3692:	47b0      	blx	r6
    3694:	2800      	cmp	r0, #0
    3696:	db6b      	blt.n	3770 <cbvprintf+0x9c8>
    3698:	3401      	adds	r4, #1
						sign = 0;
    369a:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    369e:	2330      	movs	r3, #48	; 0x30
    36a0:	9302      	str	r3, [sp, #8]
    36a2:	e00f      	b.n	36c4 <cbvprintf+0x91c>
		const char *bpe = buf + sizeof(buf);
    36a4:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    36a8:	e7cc      	b.n	3644 <cbvprintf+0x89c>
    36aa:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    36ae:	e7c9      	b.n	3644 <cbvprintf+0x89c>
		} else if (conv->altform_0) {
    36b0:	f011 0f08 	tst.w	r1, #8
    36b4:	d0d6      	beq.n	3664 <cbvprintf+0x8bc>
			nj_len += 1U;
    36b6:	3201      	adds	r2, #1
    36b8:	e7d4      	b.n	3664 <cbvprintf+0x8bc>
				char pad = ' ';
    36ba:	2320      	movs	r3, #32
    36bc:	9302      	str	r3, [sp, #8]
    36be:	e001      	b.n	36c4 <cbvprintf+0x91c>
					pad = '0';
    36c0:	2330      	movs	r3, #48	; 0x30
    36c2:	9302      	str	r3, [sp, #8]
    36c4:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    36c6:	1e5f      	subs	r7, r3, #1
    36c8:	2b00      	cmp	r3, #0
    36ca:	dd07      	ble.n	36dc <cbvprintf+0x934>
					OUTC(pad);
    36cc:	4629      	mov	r1, r5
    36ce:	9802      	ldr	r0, [sp, #8]
    36d0:	47b0      	blx	r6
    36d2:	2800      	cmp	r0, #0
    36d4:	db4c      	blt.n	3770 <cbvprintf+0x9c8>
    36d6:	3401      	adds	r4, #1
				while (width-- > 0) {
    36d8:	463b      	mov	r3, r7
    36da:	e7f4      	b.n	36c6 <cbvprintf+0x91e>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    36dc:	f1b9 0f00 	cmp.w	r9, #0
    36e0:	d005      	beq.n	36ee <cbvprintf+0x946>
			OUTC(sign);
    36e2:	4629      	mov	r1, r5
    36e4:	4648      	mov	r0, r9
    36e6:	47b0      	blx	r6
    36e8:	2800      	cmp	r0, #0
    36ea:	db41      	blt.n	3770 <cbvprintf+0x9c8>
    36ec:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    36ee:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    36f2:	f3c3 1200 	ubfx	r2, r3, #4, #1
    36f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    36fa:	4313      	orrs	r3, r2
    36fc:	d005      	beq.n	370a <cbvprintf+0x962>
				OUTC('0');
    36fe:	4629      	mov	r1, r5
    3700:	2030      	movs	r0, #48	; 0x30
    3702:	47b0      	blx	r6
    3704:	2800      	cmp	r0, #0
    3706:	db33      	blt.n	3770 <cbvprintf+0x9c8>
    3708:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    370a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    370e:	f013 0f10 	tst.w	r3, #16
    3712:	d006      	beq.n	3722 <cbvprintf+0x97a>
				OUTC(conv->specifier);
    3714:	4629      	mov	r1, r5
    3716:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    371a:	47b0      	blx	r6
    371c:	2800      	cmp	r0, #0
    371e:	db27      	blt.n	3770 <cbvprintf+0x9c8>
    3720:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    3722:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    3724:	f103 39ff 	add.w	r9, r3, #4294967295
    3728:	2b00      	cmp	r3, #0
    372a:	dd07      	ble.n	373c <cbvprintf+0x994>
				OUTC('0');
    372c:	4629      	mov	r1, r5
    372e:	2030      	movs	r0, #48	; 0x30
    3730:	47b0      	blx	r6
    3732:	2800      	cmp	r0, #0
    3734:	db1c      	blt.n	3770 <cbvprintf+0x9c8>
    3736:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    3738:	464b      	mov	r3, r9
    373a:	e7f3      	b.n	3724 <cbvprintf+0x97c>
			}

			OUTS(bps, bpe);
    373c:	465b      	mov	r3, fp
    373e:	4652      	mov	r2, sl
    3740:	4629      	mov	r1, r5
    3742:	4630      	mov	r0, r6
    3744:	f00a fd75 	bl	e232 <outs>
    3748:	2800      	cmp	r0, #0
    374a:	db11      	blt.n	3770 <cbvprintf+0x9c8>
    374c:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    374e:	2f00      	cmp	r7, #0
    3750:	dd07      	ble.n	3762 <cbvprintf+0x9ba>
			OUTC(' ');
    3752:	4629      	mov	r1, r5
    3754:	2020      	movs	r0, #32
    3756:	47b0      	blx	r6
    3758:	2800      	cmp	r0, #0
    375a:	db09      	blt.n	3770 <cbvprintf+0x9c8>
    375c:	3401      	adds	r4, #1
			--width;
    375e:	3f01      	subs	r7, #1
    3760:	e7f5      	b.n	374e <cbvprintf+0x9a6>
		fp = extract_conversion(conv, sp);
    3762:	46c2      	mov	sl, r8
    3764:	f7ff bb28 	b.w	2db8 <cbvprintf+0x10>
    3768:	46c2      	mov	sl, r8
    376a:	f7ff bb25 	b.w	2db8 <cbvprintf+0x10>
		}
	}

	return count;
    376e:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    3770:	b013      	add	sp, #76	; 0x4c
    3772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3776:	bf00      	nop
    3778:	00055381 	.word	0x00055381

0000377c <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    377c:	b508      	push	{r3, lr}
    377e:	4604      	mov	r4, r0
    3780:	f04f 0220 	mov.w	r2, #32
    3784:	f3ef 8311 	mrs	r3, BASEPRI
    3788:	f382 8812 	msr	BASEPRI_MAX, r2
    378c:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    3790:	f00b fb5a 	bl	ee48 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    3794:	4620      	mov	r0, r4
    3796:	f000 fd07 	bl	41a8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    379a:	4803      	ldr	r0, [pc, #12]	; (37a8 <sys_reboot+0x2c>)
    379c:	f00a fada 	bl	dd54 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    37a0:	f000 fa78 	bl	3c94 <arch_cpu_idle>
    37a4:	e7fc      	b.n	37a0 <sys_reboot+0x24>
    37a6:	bf00      	nop
    37a8:	00055384 	.word	0x00055384

000037ac <nordicsemi_nrf53_init>:

#define LOG_LEVEL CONFIG_SOC_LOG_LEVEL
LOG_MODULE_REGISTER(soc);

static int nordicsemi_nrf53_init(const struct device *arg)
{
    37ac:	b410      	push	{r4}
    37ae:	f04f 0320 	mov.w	r3, #32
    37b2:	f3ef 8411 	mrs	r4, BASEPRI
    37b6:	f383 8812 	msr	BASEPRI_MAX, r3
    37ba:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
    37be:	2101      	movs	r1, #1
    37c0:	4b12      	ldr	r3, [pc, #72]	; (380c <nordicsemi_nrf53_init+0x60>)
    37c2:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    37c6:	4a12      	ldr	r2, [pc, #72]	; (3810 <nordicsemi_nrf53_init+0x64>)
    37c8:	2302      	movs	r3, #2
    37ca:	f8c2 36d0 	str.w	r3, [r2, #1744]	; 0x6d0

#if defined(GPIO_PIN_CNF_MCUSEL_Msk)
NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    37ce:	4811      	ldr	r0, [pc, #68]	; (3814 <nordicsemi_nrf53_init+0x68>)
    37d0:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    37d4:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    37d8:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    37dc:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    37e0:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
    37e4:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    37e8:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    37ec:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    37f0:	f8c2 1704 	str.w	r1, [r2, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    37f4:	f8c2 1904 	str.w	r1, [r2, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    37f8:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
	__asm__ volatile(
    37fc:	f384 8811 	msr	BASEPRI, r4
    3800:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3804:	2000      	movs	r0, #0
    3806:	bc10      	pop	{r4}
    3808:	4770      	bx	lr
    380a:	bf00      	nop
    380c:	50001000 	.word	0x50001000
    3810:	50004000 	.word	0x50004000
    3814:	50842500 	.word	0x50842500

00003818 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3818:	b170      	cbz	r0, 3838 <arch_busy_wait+0x20>

void arch_busy_wait(uint32_t time_us)
{
    381a:	b508      	push	{r3, lr}
    381c:	4602      	mov	r2, r0

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    381e:	4b07      	ldr	r3, [pc, #28]	; (383c <arch_busy_wait+0x24>)
    3820:	681b      	ldr	r3, [r3, #0]
    3822:	4807      	ldr	r0, [pc, #28]	; (3840 <arch_busy_wait+0x28>)
    3824:	fba0 1303 	umull	r1, r3, r0, r3
    3828:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
    382a:	fb03 f002 	mul.w	r0, r3, r2
    382e:	4b05      	ldr	r3, [pc, #20]	; (3844 <arch_busy_wait+0x2c>)
    3830:	f043 0301 	orr.w	r3, r3, #1
    3834:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    3836:	bd08      	pop	{r3, pc}
    3838:	4770      	bx	lr
    383a:	bf00      	nop
    383c:	20000064 	.word	0x20000064
    3840:	431bde83 	.word	0x431bde83
    3844:	00011200 	.word	0x00011200

00003848 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    3848:	b084      	sub	sp, #16
    384a:	ab04      	add	r3, sp, #16
    384c:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    3850:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3854:	2b06      	cmp	r3, #6
    3856:	d001      	beq.n	385c <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    3858:	b004      	add	sp, #16
    385a:	4770      	bx	lr
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    385c:	4b03      	ldr	r3, [pc, #12]	; (386c <pm_power_state_set+0x24>)
    385e:	2201      	movs	r2, #1
    3860:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3864:	f3bf 8f4f 	dsb	sy
        __WFE();
    3868:	bf20      	wfe
    while (true)
    386a:	e7fd      	b.n	3868 <pm_power_state_set+0x20>
    386c:	50004000 	.word	0x50004000

00003870 <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    3870:	b1c1      	cbz	r1, 38a4 <tty_init+0x34>
{
    3872:	b508      	push	{r3, lr}
    3874:	4602      	mov	r2, r0
    3876:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    3878:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    387a:	2300      	movs	r3, #0
    387c:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    387e:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3880:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3882:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3884:	87d3      	strh	r3, [r2, #62]	; 0x3e
    3886:	8793      	strh	r3, [r2, #60]	; 0x3c
    3888:	83d3      	strh	r3, [r2, #30]
    388a:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    388c:	f04f 33ff 	mov.w	r3, #4294967295
    3890:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3892:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3894:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    3896:	b143      	cbz	r3, 38aa <tty_init+0x3a>
    3898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    389a:	b143      	cbz	r3, 38ae <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    389c:	4905      	ldr	r1, [pc, #20]	; (38b4 <tty_init+0x44>)
    389e:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    38a0:	2000      	movs	r0, #0
}
    38a2:	bd08      	pop	{r3, pc}
		return -ENODEV;
    38a4:	f06f 0012 	mvn.w	r0, #18
}
    38a8:	4770      	bx	lr
	return 0;
    38aa:	2000      	movs	r0, #0
    38ac:	e7f9      	b.n	38a2 <tty_init+0x32>
    38ae:	2000      	movs	r0, #0
    38b0:	e7f7      	b.n	38a2 <tty_init+0x32>
    38b2:	bf00      	nop
    38b4:	0000e45d 	.word	0x0000e45d

000038b8 <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    38b8:	b500      	push	{lr}
    38ba:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    38bc:	2201      	movs	r2, #1
    38be:	f10d 0107 	add.w	r1, sp, #7
    38c2:	4805      	ldr	r0, [pc, #20]	; (38d8 <console_getchar+0x20>)
    38c4:	f00a fe10 	bl	e4e8 <tty_read>
	if (res < 0) {
    38c8:	2800      	cmp	r0, #0
    38ca:	db01      	blt.n	38d0 <console_getchar+0x18>
		return res;
	}

	return c;
    38cc:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    38d0:	b003      	add	sp, #12
    38d2:	f85d fb04 	ldr.w	pc, [sp], #4
    38d6:	bf00      	nop
    38d8:	2001aef0 	.word	0x2001aef0

000038dc <console_init>:

int console_init(void)
{
    38dc:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    38de:	4810      	ldr	r0, [pc, #64]	; (3920 <console_init+0x44>)
    38e0:	f00c fa2e 	bl	fd40 <z_device_ready>
    38e4:	b1b0      	cbz	r0, 3914 <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    38e6:	490e      	ldr	r1, [pc, #56]	; (3920 <console_init+0x44>)
    38e8:	480e      	ldr	r0, [pc, #56]	; (3924 <console_init+0x48>)
    38ea:	f7ff ffc1 	bl	3870 <tty_init>

	if (ret) {
    38ee:	4604      	mov	r4, r0
    38f0:	b970      	cbnz	r0, 3910 <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    38f2:	4b0b      	ldr	r3, [pc, #44]	; (3920 <console_init+0x44>)
    38f4:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    38f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    38f8:	b17b      	cbz	r3, 391a <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    38fa:	4d0a      	ldr	r5, [pc, #40]	; (3924 <console_init+0x48>)
    38fc:	2210      	movs	r2, #16
    38fe:	490a      	ldr	r1, [pc, #40]	; (3928 <console_init+0x4c>)
    3900:	4628      	mov	r0, r5
    3902:	f00a fe32 	bl	e56a <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    3906:	2210      	movs	r2, #16
    3908:	4908      	ldr	r1, [pc, #32]	; (392c <console_init+0x50>)
    390a:	4628      	mov	r0, r5
    390c:	f00a fe12 	bl	e534 <tty_set_rx_buf>

	return 0;
}
    3910:	4620      	mov	r0, r4
    3912:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    3914:	f06f 0412 	mvn.w	r4, #18
    3918:	e7fa      	b.n	3910 <console_init+0x34>
			return -ENOTSUP;
    391a:	f06f 0485 	mvn.w	r4, #133	; 0x85
    391e:	e7f7      	b.n	3910 <console_init+0x34>
    3920:	00010eb0 	.word	0x00010eb0
    3924:	2001aef0 	.word	0x2001aef0
    3928:	2001af34 	.word	0x2001af34
    392c:	2001aee0 	.word	0x2001aee0

00003930 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    3930:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    3932:	4c04      	ldr	r4, [pc, #16]	; (3944 <__do_init_array_aux+0x14>)
    3934:	4b04      	ldr	r3, [pc, #16]	; (3948 <__do_init_array_aux+0x18>)
    3936:	429c      	cmp	r4, r3
    3938:	d203      	bcs.n	3942 <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    393a:	f854 3b04 	ldr.w	r3, [r4], #4
    393e:	4798      	blx	r3
		func++) {
    3940:	e7f8      	b.n	3934 <__do_init_array_aux+0x4>
	}
}
    3942:	bd10      	pop	{r4, pc}
    3944:	00011140 	.word	0x00011140
    3948:	00011140 	.word	0x00011140

0000394c <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    394c:	4b06      	ldr	r3, [pc, #24]	; (3968 <__do_global_ctors_aux+0x1c>)
    394e:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    3950:	b14b      	cbz	r3, 3966 <__do_global_ctors_aux+0x1a>
{
    3952:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    3954:	1e5c      	subs	r4, r3, #1
    3956:	4a04      	ldr	r2, [pc, #16]	; (3968 <__do_global_ctors_aux+0x1c>)
    3958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    395c:	4798      	blx	r3
    395e:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    3960:	2c00      	cmp	r4, #0
    3962:	d1f7      	bne.n	3954 <__do_global_ctors_aux+0x8>
	}
}
    3964:	bd10      	pop	{r4, pc}
    3966:	4770      	bx	lr
    3968:	00011138 	.word	0x00011138

0000396c <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    396c:	4b1b      	ldr	r3, [pc, #108]	; (39dc <pm_system_resume+0x70>)
    396e:	681b      	ldr	r3, [r3, #0]
    3970:	2b00      	cmp	r3, #0
    3972:	d132      	bne.n	39da <pm_system_resume+0x6e>
{
    3974:	b530      	push	{r4, r5, lr}
    3976:	b085      	sub	sp, #20
		post_ops_done = 1;
    3978:	4b18      	ldr	r3, [pc, #96]	; (39dc <pm_system_resume+0x70>)
    397a:	2201      	movs	r2, #1
    397c:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    397e:	4b18      	ldr	r3, [pc, #96]	; (39e0 <pm_system_resume+0x74>)
    3980:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3984:	ab04      	add	r3, sp, #16
    3986:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    398a:	4b16      	ldr	r3, [pc, #88]	; (39e4 <pm_system_resume+0x78>)
    398c:	b163      	cbz	r3, 39a8 <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    398e:	f00a fc6b 	bl	e268 <pm_power_state_exit_post_ops>
	__asm__ volatile(
    3992:	f04f 0320 	mov.w	r3, #32
    3996:	f3ef 8511 	mrs	r5, BASEPRI
    399a:	f383 8812 	msr	BASEPRI_MAX, r3
    399e:	f3bf 8f6f 	isb	sy
    39a2:	4b11      	ldr	r3, [pc, #68]	; (39e8 <pm_system_resume+0x7c>)
    39a4:	681c      	ldr	r4, [r3, #0]
    39a6:	e00a      	b.n	39be <pm_system_resume+0x52>
	__asm__ volatile(
    39a8:	2300      	movs	r3, #0
    39aa:	f383 8811 	msr	BASEPRI, r3
    39ae:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    39b2:	e7ee      	b.n	3992 <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    39b4:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    39b6:	b10c      	cbz	r4, 39bc <pm_system_resume+0x50>
	return node->next;
    39b8:	6823      	ldr	r3, [r4, #0]
    39ba:	b143      	cbz	r3, 39ce <pm_system_resume+0x62>
{
    39bc:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    39be:	b134      	cbz	r4, 39ce <pm_system_resume+0x62>
			callback = notifier->state_exit;
    39c0:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    39c2:	2b00      	cmp	r3, #0
    39c4:	d0f6      	beq.n	39b4 <pm_system_resume+0x48>
			callback(z_power_state.state);
    39c6:	4a06      	ldr	r2, [pc, #24]	; (39e0 <pm_system_resume+0x74>)
    39c8:	7810      	ldrb	r0, [r2, #0]
    39ca:	4798      	blx	r3
    39cc:	e7f2      	b.n	39b4 <pm_system_resume+0x48>
	__asm__ volatile(
    39ce:	f385 8811 	msr	BASEPRI, r5
    39d2:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    39d6:	b005      	add	sp, #20
    39d8:	bd30      	pop	{r4, r5, pc}
    39da:	4770      	bx	lr
    39dc:	20000008 	.word	0x20000008
    39e0:	2001af50 	.word	0x2001af50
    39e4:	0000e269 	.word	0x0000e269
    39e8:	2001af48 	.word	0x2001af48

000039ec <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    39ec:	b570      	push	{r4, r5, r6, lr}
    39ee:	b088      	sub	sp, #32
    39f0:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    39f2:	4c2a      	ldr	r4, [pc, #168]	; (3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>)
    39f4:	466d      	mov	r5, sp
    39f6:	4601      	mov	r1, r0
    39f8:	4628      	mov	r0, r5
    39fa:	f00a fdd2 	bl	e5a2 <pm_policy_next_state>
    39fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    3a02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    3a06:	7820      	ldrb	r0, [r4, #0]
    3a08:	2800      	cmp	r0, #0
    3a0a:	d045      	beq.n	3a98 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    3a0c:	4b24      	ldr	r3, [pc, #144]	; (3aa0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8>)
    3a0e:	2200      	movs	r2, #0
    3a10:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    3a12:	f1b6 3fff 	cmp.w	r6, #4294967295
    3a16:	d10c      	bne.n	3a32 <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    3a18:	f007 ffa2 	bl	b960 <k_sched_lock>
	__asm__ volatile(
    3a1c:	f04f 0320 	mov.w	r3, #32
    3a20:	f3ef 8511 	mrs	r5, BASEPRI
    3a24:	f383 8812 	msr	BASEPRI_MAX, r3
    3a28:	f3bf 8f6f 	isb	sy
	return list->head;
    3a2c:	4b1d      	ldr	r3, [pc, #116]	; (3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>)
    3a2e:	681c      	ldr	r4, [r3, #0]
    3a30:	e016      	b.n	3a60 <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    3a32:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    3a34:	0c59      	lsrs	r1, r3, #17
    3a36:	03d8      	lsls	r0, r3, #15
    3a38:	4c1b      	ldr	r4, [pc, #108]	; (3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>)
    3a3a:	4a1c      	ldr	r2, [pc, #112]	; (3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>)
    3a3c:	2300      	movs	r3, #0
    3a3e:	1900      	adds	r0, r0, r4
    3a40:	f04f 0400 	mov.w	r4, #0
    3a44:	eb44 0101 	adc.w	r1, r4, r1
    3a48:	f7fd fb4e 	bl	10e8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    3a4c:	2101      	movs	r1, #1
    3a4e:	1a30      	subs	r0, r6, r0
    3a50:	f00c fb91 	bl	10176 <z_set_timeout_expiry>
    3a54:	e7e0      	b.n	3a18 <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3a56:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    3a58:	b10c      	cbz	r4, 3a5e <pm_system_suspend+0x72>
	return node->next;
    3a5a:	6823      	ldr	r3, [r4, #0]
    3a5c:	b143      	cbz	r3, 3a70 <pm_system_suspend+0x84>
{
    3a5e:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3a60:	b134      	cbz	r4, 3a70 <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    3a62:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    3a64:	2b00      	cmp	r3, #0
    3a66:	d0f6      	beq.n	3a56 <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    3a68:	4a0c      	ldr	r2, [pc, #48]	; (3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>)
    3a6a:	7810      	ldrb	r0, [r2, #0]
    3a6c:	4798      	blx	r3
    3a6e:	e7f2      	b.n	3a56 <pm_system_suspend+0x6a>
	__asm__ volatile(
    3a70:	f385 8811 	msr	BASEPRI, r5
    3a74:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    3a78:	4b08      	ldr	r3, [pc, #32]	; (3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>)
    3a7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3a7e:	ab08      	add	r3, sp, #32
    3a80:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3a84:	4b0a      	ldr	r3, [pc, #40]	; (3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>)
    3a86:	b10b      	cbz	r3, 3a8c <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3a88:	f7ff fede 	bl	3848 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3a8c:	f7ff ff6e 	bl	396c <pm_system_resume>
	k_sched_unlock();
    3a90:	f008 f964 	bl	bd5c <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3a94:	4b01      	ldr	r3, [pc, #4]	; (3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>)
    3a96:	7818      	ldrb	r0, [r3, #0]
}
    3a98:	b008      	add	sp, #32
    3a9a:	bd70      	pop	{r4, r5, r6, pc}
    3a9c:	2001af50 	.word	0x2001af50
    3aa0:	20000008 	.word	0x20000008
    3aa4:	2001af48 	.word	0x2001af48
    3aa8:	000f423f 	.word	0x000f423f
    3aac:	000f4240 	.word	0x000f4240
    3ab0:	00003849 	.word	0x00003849

00003ab4 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3ab4:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3ab6:	4802      	ldr	r0, [pc, #8]	; (3ac0 <nrf_cc3xx_platform_abort_init+0xc>)
    3ab8:	f008 fcbc 	bl	c434 <nrf_cc3xx_platform_set_abort>
}
    3abc:	bd08      	pop	{r3, pc}
    3abe:	bf00      	nop
    3ac0:	000553b0 	.word	0x000553b0

00003ac4 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3ac4:	b308      	cbz	r0, 3b0a <mutex_unlock_platform+0x46>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3ac6:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3ac8:	6843      	ldr	r3, [r0, #4]
    3aca:	2b04      	cmp	r3, #4
    3acc:	d007      	beq.n	3ade <mutex_unlock_platform+0x1a>
    3ace:	2b08      	cmp	r3, #8
    3ad0:	d012      	beq.n	3af8 <mutex_unlock_platform+0x34>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3ad2:	b1fb      	cbz	r3, 3b14 <mutex_unlock_platform+0x50>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    3ad4:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3ad6:	f007 fe33 	bl	b740 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3ada:	2000      	movs	r0, #0
    3adc:	e014      	b.n	3b08 <mutex_unlock_platform+0x44>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    3ade:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3ae0:	2200      	movs	r2, #0
    3ae2:	e8d3 1fef 	ldaex	r1, [r3]
    3ae6:	2901      	cmp	r1, #1
    3ae8:	d103      	bne.n	3af2 <mutex_unlock_platform+0x2e>
    3aea:	e8c3 2fe0 	stlex	r0, r2, [r3]
    3aee:	2800      	cmp	r0, #0
    3af0:	d1f7      	bne.n	3ae2 <mutex_unlock_platform+0x1e>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3af2:	d10d      	bne.n	3b10 <mutex_unlock_platform+0x4c>
    3af4:	4610      	mov	r0, r2
    3af6:	e007      	b.n	3b08 <mutex_unlock_platform+0x44>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    3af8:	6803      	ldr	r3, [r0, #0]
    3afa:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    3afc:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3b00:	2000      	movs	r0, #0
    3b02:	4a05      	ldr	r2, [pc, #20]	; (3b18 <mutex_unlock_platform+0x54>)
    3b04:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    3b08:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3b0a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3b0e:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b10:	4802      	ldr	r0, [pc, #8]	; (3b1c <mutex_unlock_platform+0x58>)
    3b12:	e7f9      	b.n	3b08 <mutex_unlock_platform+0x44>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3b14:	4802      	ldr	r0, [pc, #8]	; (3b20 <mutex_unlock_platform+0x5c>)
    3b16:	e7f7      	b.n	3b08 <mutex_unlock_platform+0x44>
    3b18:	50030000 	.word	0x50030000
    3b1c:	ffff8fe9 	.word	0xffff8fe9
    3b20:	ffff8fea 	.word	0xffff8fea

00003b24 <mutex_lock_platform>:
    if(mutex == NULL) {
    3b24:	b370      	cbz	r0, 3b84 <mutex_lock_platform+0x60>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3b26:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    3b28:	6843      	ldr	r3, [r0, #4]
    3b2a:	2b04      	cmp	r3, #4
    3b2c:	d004      	beq.n	3b38 <mutex_lock_platform+0x14>
    3b2e:	2b08      	cmp	r3, #8
    3b30:	d00f      	beq.n	3b52 <mutex_lock_platform+0x2e>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3b32:	b9c3      	cbnz	r3, 3b66 <mutex_lock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3b34:	4815      	ldr	r0, [pc, #84]	; (3b8c <mutex_lock_platform+0x68>)
    3b36:	e00b      	b.n	3b50 <mutex_lock_platform+0x2c>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    3b38:	6803      	ldr	r3, [r0, #0]
    3b3a:	2201      	movs	r2, #1
    3b3c:	e8d3 1fef 	ldaex	r1, [r3]
    3b40:	2900      	cmp	r1, #0
    3b42:	d103      	bne.n	3b4c <mutex_lock_platform+0x28>
    3b44:	e8c3 2fe0 	stlex	r0, r2, [r3]
    3b48:	2800      	cmp	r0, #0
    3b4a:	d1f7      	bne.n	3b3c <mutex_lock_platform+0x18>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b4c:	d116      	bne.n	3b7c <mutex_lock_platform+0x58>
    3b4e:	2000      	movs	r0, #0
}
    3b50:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    3b52:	6803      	ldr	r3, [r0, #0]
    3b54:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    3b56:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3b5a:	4a0d      	ldr	r2, [pc, #52]	; (3b90 <mutex_lock_platform+0x6c>)
    3b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b60:	b973      	cbnz	r3, 3b80 <mutex_lock_platform+0x5c>
    3b62:	2000      	movs	r0, #0
    3b64:	e7f4      	b.n	3b50 <mutex_lock_platform+0x2c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    3b66:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    3b68:	f04f 32ff 	mov.w	r2, #4294967295
    3b6c:	f04f 33ff 	mov.w	r3, #4294967295
    3b70:	f007 fd5c 	bl	b62c <z_impl_k_mutex_lock>
        if (ret == 0) {
    3b74:	2800      	cmp	r0, #0
    3b76:	d0eb      	beq.n	3b50 <mutex_lock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    3b78:	4806      	ldr	r0, [pc, #24]	; (3b94 <mutex_lock_platform+0x70>)
    3b7a:	e7e9      	b.n	3b50 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b7c:	4805      	ldr	r0, [pc, #20]	; (3b94 <mutex_lock_platform+0x70>)
    3b7e:	e7e7      	b.n	3b50 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3b80:	4804      	ldr	r0, [pc, #16]	; (3b94 <mutex_lock_platform+0x70>)
    3b82:	e7e5      	b.n	3b50 <mutex_lock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    3b84:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    3b88:	4770      	bx	lr
    3b8a:	bf00      	nop
    3b8c:	ffff8fea 	.word	0xffff8fea
    3b90:	50030000 	.word	0x50030000
    3b94:	ffff8fe9 	.word	0xffff8fe9

00003b98 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3b98:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3b9a:	4604      	mov	r4, r0
    3b9c:	b190      	cbz	r0, 3bc4 <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3b9e:	6863      	ldr	r3, [r4, #4]
    3ba0:	2b04      	cmp	r3, #4
    3ba2:	d00e      	beq.n	3bc2 <mutex_free_platform+0x2a>
    3ba4:	2b08      	cmp	r3, #8
    3ba6:	d00c      	beq.n	3bc2 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3ba8:	b15b      	cbz	r3, 3bc2 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    3baa:	f013 0f02 	tst.w	r3, #2
    3bae:	d10e      	bne.n	3bce <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3bb0:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    3bb2:	2200      	movs	r2, #0
    3bb4:	601a      	str	r2, [r3, #0]
    3bb6:	605a      	str	r2, [r3, #4]
    3bb8:	609a      	str	r2, [r3, #8]
    3bba:	60da      	str	r2, [r3, #12]
    3bbc:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    3bbe:	2300      	movs	r3, #0
    3bc0:	6063      	str	r3, [r4, #4]
}
    3bc2:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3bc4:	4b05      	ldr	r3, [pc, #20]	; (3bdc <mutex_free_platform+0x44>)
    3bc6:	685b      	ldr	r3, [r3, #4]
    3bc8:	4805      	ldr	r0, [pc, #20]	; (3be0 <mutex_free_platform+0x48>)
    3bca:	4798      	blx	r3
    3bcc:	e7e7      	b.n	3b9e <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    3bce:	4621      	mov	r1, r4
    3bd0:	4804      	ldr	r0, [pc, #16]	; (3be4 <mutex_free_platform+0x4c>)
    3bd2:	f00c f902 	bl	fdda <k_mem_slab_free>
        mutex->mutex = NULL;
    3bd6:	2300      	movs	r3, #0
    3bd8:	6023      	str	r3, [r4, #0]
    3bda:	e7f0      	b.n	3bbe <mutex_free_platform+0x26>
    3bdc:	20000070 	.word	0x20000070
    3be0:	000553b8 	.word	0x000553b8
    3be4:	2001af5c 	.word	0x2001af5c

00003be8 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3be8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3bea:	4604      	mov	r4, r0
    3bec:	b178      	cbz	r0, 3c0e <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3bee:	6863      	ldr	r3, [r4, #4]
    3bf0:	2b04      	cmp	r3, #4
    3bf2:	d00b      	beq.n	3c0c <mutex_init_platform+0x24>
    3bf4:	2b08      	cmp	r3, #8
    3bf6:	d009      	beq.n	3c0c <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3bf8:	b90b      	cbnz	r3, 3bfe <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    3bfa:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    3bfc:	b163      	cbz	r3, 3c18 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    3bfe:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    3c00:	f00c f960 	bl	fec4 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    3c04:	6863      	ldr	r3, [r4, #4]
    3c06:	f043 0301 	orr.w	r3, r3, #1
    3c0a:	6063      	str	r3, [r4, #4]
}
    3c0c:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    3c0e:	4b10      	ldr	r3, [pc, #64]	; (3c50 <mutex_init_platform+0x68>)
    3c10:	685b      	ldr	r3, [r3, #4]
    3c12:	4810      	ldr	r0, [pc, #64]	; (3c54 <mutex_init_platform+0x6c>)
    3c14:	4798      	blx	r3
    3c16:	e7ea      	b.n	3bee <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    3c18:	f04f 32ff 	mov.w	r2, #4294967295
    3c1c:	f04f 33ff 	mov.w	r3, #4294967295
    3c20:	4621      	mov	r1, r4
    3c22:	480d      	ldr	r0, [pc, #52]	; (3c58 <mutex_init_platform+0x70>)
    3c24:	f007 fbda 	bl	b3dc <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    3c28:	b908      	cbnz	r0, 3c2e <mutex_init_platform+0x46>
    3c2a:	6823      	ldr	r3, [r4, #0]
    3c2c:	b91b      	cbnz	r3, 3c36 <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    3c2e:	4b08      	ldr	r3, [pc, #32]	; (3c50 <mutex_init_platform+0x68>)
    3c30:	685b      	ldr	r3, [r3, #4]
    3c32:	480a      	ldr	r0, [pc, #40]	; (3c5c <mutex_init_platform+0x74>)
    3c34:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    3c36:	6823      	ldr	r3, [r4, #0]
    3c38:	2200      	movs	r2, #0
    3c3a:	601a      	str	r2, [r3, #0]
    3c3c:	605a      	str	r2, [r3, #4]
    3c3e:	609a      	str	r2, [r3, #8]
    3c40:	60da      	str	r2, [r3, #12]
    3c42:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    3c44:	6863      	ldr	r3, [r4, #4]
    3c46:	f043 0302 	orr.w	r3, r3, #2
    3c4a:	6063      	str	r3, [r4, #4]
    3c4c:	e7d7      	b.n	3bfe <mutex_init_platform+0x16>
    3c4e:	bf00      	nop
    3c50:	20000070 	.word	0x20000070
    3c54:	000553b8 	.word	0x000553b8
    3c58:	2001af5c 	.word	0x2001af5c
    3c5c:	000553e0 	.word	0x000553e0

00003c60 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    3c60:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    3c62:	2340      	movs	r3, #64	; 0x40
    3c64:	2214      	movs	r2, #20
    3c66:	4904      	ldr	r1, [pc, #16]	; (3c78 <nrf_cc3xx_platform_mutex_init+0x18>)
    3c68:	4804      	ldr	r0, [pc, #16]	; (3c7c <nrf_cc3xx_platform_mutex_init+0x1c>)
    3c6a:	f00c f8a7 	bl	fdbc <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    3c6e:	4904      	ldr	r1, [pc, #16]	; (3c80 <nrf_cc3xx_platform_mutex_init+0x20>)
    3c70:	4804      	ldr	r0, [pc, #16]	; (3c84 <nrf_cc3xx_platform_mutex_init+0x24>)
    3c72:	f008 fc3d 	bl	c4f0 <nrf_cc3xx_platform_set_mutexes>
}
    3c76:	bd08      	pop	{r3, pc}
    3c78:	2001af7c 	.word	0x2001af7c
    3c7c:	2001af5c 	.word	0x2001af5c
    3c80:	00055420 	.word	0x00055420
    3c84:	00055410 	.word	0x00055410

00003c88 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3c88:	4901      	ldr	r1, [pc, #4]	; (3c90 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3c8a:	2210      	movs	r2, #16
	str	r2, [r1]
    3c8c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3c8e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3c90:	e000ed10 	.word	0xe000ed10

00003c94 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3c94:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3c96:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3c98:	f380 8811 	msr	BASEPRI, r0
	isb
    3c9c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    3ca0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3ca4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3ca6:	b662      	cpsie	i
	isb
    3ca8:	f3bf 8f6f 	isb	sy

	bx	lr
    3cac:	4770      	bx	lr
    3cae:	bf00      	nop

00003cb0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3cb0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3cb2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3cb4:	f381 8811 	msr	BASEPRI, r1

	wfe
    3cb8:	bf20      	wfe

	msr	BASEPRI, r0
    3cba:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3cbe:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3cc0:	4770      	bx	lr
    3cc2:	bf00      	nop

00003cc4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3cc4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3cc6:	2b00      	cmp	r3, #0
    3cc8:	db08      	blt.n	3cdc <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3cca:	f000 001f 	and.w	r0, r0, #31
    3cce:	095b      	lsrs	r3, r3, #5
    3cd0:	2201      	movs	r2, #1
    3cd2:	fa02 f000 	lsl.w	r0, r2, r0
    3cd6:	4a02      	ldr	r2, [pc, #8]	; (3ce0 <arch_irq_enable+0x1c>)
    3cd8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3cdc:	4770      	bx	lr
    3cde:	bf00      	nop
    3ce0:	e000e100 	.word	0xe000e100

00003ce4 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3ce4:	0942      	lsrs	r2, r0, #5
    3ce6:	4b05      	ldr	r3, [pc, #20]	; (3cfc <arch_irq_is_enabled+0x18>)
    3ce8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3cec:	f000 001f 	and.w	r0, r0, #31
    3cf0:	2301      	movs	r3, #1
    3cf2:	fa03 f000 	lsl.w	r0, r3, r0
}
    3cf6:	4010      	ands	r0, r2
    3cf8:	4770      	bx	lr
    3cfa:	bf00      	nop
    3cfc:	e000e100 	.word	0xe000e100

00003d00 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    3d00:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3d02:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3d04:	2b00      	cmp	r3, #0
    3d06:	db08      	blt.n	3d1a <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3d08:	0149      	lsls	r1, r1, #5
    3d0a:	b2c9      	uxtb	r1, r1
    3d0c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3d10:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    3d14:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    3d18:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3d1a:	f000 000f 	and.w	r0, r0, #15
    3d1e:	0149      	lsls	r1, r1, #5
    3d20:	b2c9      	uxtb	r1, r1
    3d22:	4b01      	ldr	r3, [pc, #4]	; (3d28 <z_arm_irq_priority_set+0x28>)
    3d24:	5419      	strb	r1, [r3, r0]
}
    3d26:	4770      	bx	lr
    3d28:	e000ed14 	.word	0xe000ed14

00003d2c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3d2c:	bf30      	wfi
    b z_SysNmiOnReset
    3d2e:	f7ff bffd 	b.w	3d2c <z_SysNmiOnReset>
    3d32:	bf00      	nop

00003d34 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    3d34:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3d36:	4b0b      	ldr	r3, [pc, #44]	; (3d64 <z_arm_prep_c+0x30>)
    3d38:	4a0b      	ldr	r2, [pc, #44]	; (3d68 <z_arm_prep_c+0x34>)
    3d3a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3d3e:	609a      	str	r2, [r3, #8]
    3d40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3d44:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3d48:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3d4c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3d50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3d54:	f007 fae2 	bl	b31c <z_bss_zero>
	z_data_copy();
    3d58:	f008 f970 	bl	c03c <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3d5c:	f000 f9da 	bl	4114 <z_arm_interrupt_init>
	z_cstart();
    3d60:	f007 fae8 	bl	b334 <z_cstart>
    3d64:	e000ed00 	.word	0xe000ed00
    3d68:	00000000 	.word	0x00000000

00003d6c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3d6c:	4a0a      	ldr	r2, [pc, #40]	; (3d98 <arch_swap+0x2c>)
    3d6e:	6893      	ldr	r3, [r2, #8]
    3d70:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    3d74:	4909      	ldr	r1, [pc, #36]	; (3d9c <arch_swap+0x30>)
    3d76:	6809      	ldr	r1, [r1, #0]
    3d78:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3d7c:	4908      	ldr	r1, [pc, #32]	; (3da0 <arch_swap+0x34>)
    3d7e:	684b      	ldr	r3, [r1, #4]
    3d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3d84:	604b      	str	r3, [r1, #4]
    3d86:	2300      	movs	r3, #0
    3d88:	f383 8811 	msr	BASEPRI, r3
    3d8c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3d90:	6893      	ldr	r3, [r2, #8]
}
    3d92:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    3d96:	4770      	bx	lr
    3d98:	2001b630 	.word	0x2001b630
    3d9c:	000579c4 	.word	0x000579c4
    3da0:	e000ed00 	.word	0xe000ed00

00003da4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3da4:	4914      	ldr	r1, [pc, #80]	; (3df8 <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3da6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3da8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    3dac:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    3dae:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3db2:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3db6:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3db8:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    3dbc:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3dc0:	4f0e      	ldr	r7, [pc, #56]	; (3dfc <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3dc2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3dc6:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    3dc8:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    3dca:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    3dcc:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    3dd0:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3dd2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3dd6:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3dda:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3dde:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3de2:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    3de6:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    3dea:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    3dec:	f00a fbf8 	bl	e5e0 <configure_builtin_stack_guard>
    pop {r2, lr}
    3df0:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3df4:	4770      	bx	lr
    3df6:	0000      	.short	0x0000
    ldr r1, =_kernel
    3df8:	2001b630 	.word	0x2001b630
    ldr v4, =_SCS_ICSR
    3dfc:	e000ed04 	.word	0xe000ed04

00003e00 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3e00:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3e04:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3e06:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3e0a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3e0e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3e10:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3e14:	2902      	cmp	r1, #2
    beq _oops
    3e16:	d0ff      	beq.n	3e18 <_oops>

00003e18 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3e18:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3e1a:	f00a fbcf 	bl	e5bc <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3e1e:	bd01      	pop	{r0, pc}

00003e20 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    3e20:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3e22:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    3e26:	490d      	ldr	r1, [pc, #52]	; (3e5c <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    3e28:	f021 0101 	bic.w	r1, r1, #1
    3e2c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    3e30:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3e34:	9b01      	ldr	r3, [sp, #4]
    3e36:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    3e3a:	9b02      	ldr	r3, [sp, #8]
    3e3c:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3e40:	9b03      	ldr	r3, [sp, #12]
    3e42:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3e46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3e4a:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    3e4e:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3e50:	2300      	movs	r3, #0
    3e52:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3e56:	bc10      	pop	{r4}
    3e58:	4770      	bx	lr
    3e5a:	bf00      	nop
    3e5c:	0000e033 	.word	0x0000e033

00003e60 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3e60:	4b09      	ldr	r3, [pc, #36]	; (3e88 <arch_switch_to_main_thread+0x28>)
    3e62:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    3e64:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    3e68:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    3e6c:	4610      	mov	r0, r2
    3e6e:	f381 8809 	msr	PSP, r1
    3e72:	2100      	movs	r1, #0
    3e74:	b663      	cpsie	if
    3e76:	f381 8811 	msr	BASEPRI, r1
    3e7a:	f3bf 8f6f 	isb	sy
    3e7e:	2200      	movs	r2, #0
    3e80:	2300      	movs	r3, #0
    3e82:	f00a f8d6 	bl	e032 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3e86:	bf00      	nop
    3e88:	2001b630 	.word	0x2001b630

00003e8c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3e8c:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    3e8e:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    3e90:	4a0b      	ldr	r2, [pc, #44]	; (3ec0 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    3e92:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    3e94:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3e96:	bf1e      	ittt	ne
	movne	r1, #0
    3e98:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3e9a:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    3e9c:	f00b ffea 	blne	fe74 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    3ea0:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    3ea2:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3ea6:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3eaa:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3eae:	4905      	ldr	r1, [pc, #20]	; (3ec4 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3eb0:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    3eb2:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3eb4:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3eb6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3eba:	4903      	ldr	r1, [pc, #12]	; (3ec8 <_isr_wrapper+0x3c>)
	bx r1
    3ebc:	4708      	bx	r1
    3ebe:	0000      	.short	0x0000
	ldr r2, =_kernel
    3ec0:	2001b630 	.word	0x2001b630
	ldr r1, =_sw_isr_table
    3ec4:	00010f10 	.word	0x00010f10
	ldr r1, =z_arm_int_exit
    3ec8:	00003ecd 	.word	0x00003ecd

00003ecc <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3ecc:	4b04      	ldr	r3, [pc, #16]	; (3ee0 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3ece:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3ed0:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    3ed2:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3ed4:	d003      	beq.n	3ede <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3ed6:	4903      	ldr	r1, [pc, #12]	; (3ee4 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3edc:	600a      	str	r2, [r1, #0]

00003ede <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3ede:	4770      	bx	lr
	ldr r3, =_kernel
    3ee0:	2001b630 	.word	0x2001b630
	ldr r1, =_SCS_ICSR
    3ee4:	e000ed04 	.word	0xe000ed04

00003ee8 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    3ee8:	b510      	push	{r4, lr}
    3eea:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3eec:	4b13      	ldr	r3, [pc, #76]	; (3f3c <mem_manage_fault+0x54>)
    3eee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3ef0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ef4:	f013 0f02 	tst.w	r3, #2
    3ef8:	d00b      	beq.n	3f12 <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    3efa:	4b10      	ldr	r3, [pc, #64]	; (3f3c <mem_manage_fault+0x54>)
    3efc:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f00:	f013 0f80 	tst.w	r3, #128	; 0x80
    3f04:	d005      	beq.n	3f12 <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    3f06:	b121      	cbz	r1, 3f12 <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3f08:	4a0c      	ldr	r2, [pc, #48]	; (3f3c <mem_manage_fault+0x54>)
    3f0a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3f10:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3f12:	4b0a      	ldr	r3, [pc, #40]	; (3f3c <mem_manage_fault+0x54>)
    3f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3f16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f1a:	f013 0f10 	tst.w	r3, #16
    3f1e:	d101      	bne.n	3f24 <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3f20:	4b06      	ldr	r3, [pc, #24]	; (3f3c <mem_manage_fault+0x54>)
    3f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    3f24:	4a05      	ldr	r2, [pc, #20]	; (3f3c <mem_manage_fault+0x54>)
    3f26:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f28:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    3f2c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    3f2e:	2101      	movs	r1, #1
    3f30:	f00a fb62 	bl	e5f8 <memory_fault_recoverable>
    3f34:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3f36:	2000      	movs	r0, #0
    3f38:	bd10      	pop	{r4, pc}
    3f3a:	bf00      	nop
    3f3c:	e000ed00 	.word	0xe000ed00

00003f40 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    3f40:	b510      	push	{r4, lr}
    3f42:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3f44:	4b12      	ldr	r3, [pc, #72]	; (3f90 <bus_fault+0x50>)
    3f46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f4c:	f413 7f00 	tst.w	r3, #512	; 0x200
    3f50:	d00b      	beq.n	3f6a <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    3f52:	4b0f      	ldr	r3, [pc, #60]	; (3f90 <bus_fault+0x50>)
    3f54:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f58:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3f5c:	d005      	beq.n	3f6a <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    3f5e:	b121      	cbz	r1, 3f6a <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3f60:	4a0b      	ldr	r2, [pc, #44]	; (3f90 <bus_fault+0x50>)
    3f62:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f64:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3f68:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3f6a:	4b09      	ldr	r3, [pc, #36]	; (3f90 <bus_fault+0x50>)
    3f6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f70:	f413 7f80 	tst.w	r3, #256	; 0x100
    3f74:	d101      	bne.n	3f7a <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3f76:	4b06      	ldr	r3, [pc, #24]	; (3f90 <bus_fault+0x50>)
    3f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3f7a:	4a05      	ldr	r2, [pc, #20]	; (3f90 <bus_fault+0x50>)
    3f7c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f7e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3f82:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3f84:	2101      	movs	r1, #1
    3f86:	f00a fb37 	bl	e5f8 <memory_fault_recoverable>
    3f8a:	7020      	strb	r0, [r4, #0]

	return reason;
}
    3f8c:	2000      	movs	r0, #0
    3f8e:	bd10      	pop	{r4, pc}
    3f90:	e000ed00 	.word	0xe000ed00

00003f94 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3f94:	4b0a      	ldr	r3, [pc, #40]	; (3fc0 <usage_fault+0x2c>)
    3f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3f98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    3f9a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3f9c:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    3fa0:	d10b      	bne.n	3fba <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3fa2:	4b07      	ldr	r3, [pc, #28]	; (3fc0 <usage_fault+0x2c>)
    3fa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3fa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3fa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3faa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3fae:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    3fb2:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    3fb6:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    3fb8:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    3fba:	2002      	movs	r0, #2
    3fbc:	e7f1      	b.n	3fa2 <usage_fault+0xe>
    3fbe:	bf00      	nop
    3fc0:	e000ed00 	.word	0xe000ed00

00003fc4 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    3fc4:	b510      	push	{r4, lr}
    3fc6:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    3fc8:	2300      	movs	r3, #0
    3fca:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3fcc:	4b1b      	ldr	r3, [pc, #108]	; (403c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>)
    3fce:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    3fd0:	f010 0002 	ands.w	r0, r0, #2
    3fd4:	d12d      	bne.n	4032 <CONFIG_FPROTECT_BLOCK_SIZE+0x32>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    3fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3fd8:	2b00      	cmp	r3, #0
    3fda:	db2b      	blt.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3fdc:	4b17      	ldr	r3, [pc, #92]	; (403c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>)
    3fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3fe0:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    3fe4:	d027      	beq.n	4036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3fe6:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    3fe8:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3fec:	f64d 7302 	movw	r3, #57090	; 0xdf02
    3ff0:	429a      	cmp	r2, r3
    3ff2:	d010      	beq.n	4016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    3ff4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    3ff8:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    3ffc:	781b      	ldrb	r3, [r3, #0]
    3ffe:	b963      	cbnz	r3, 401a <CONFIG_FPROTECT_BLOCK_SIZE+0x1a>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    4000:	4b0f      	ldr	r3, [pc, #60]	; (4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>)
    4002:	781b      	ldrb	r3, [r3, #0]
    4004:	b97b      	cbnz	r3, 4026 <CONFIG_FPROTECT_BLOCK_SIZE+0x26>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    4006:	4b0f      	ldr	r3, [pc, #60]	; (4044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>)
    4008:	881b      	ldrh	r3, [r3, #0]
    400a:	b29b      	uxth	r3, r3
    400c:	b193      	cbz	r3, 4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
			reason = usage_fault(esf);
    400e:	4620      	mov	r0, r4
    4010:	f7ff ffc0 	bl	3f94 <usage_fault>
    4014:	e00e      	b.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
			reason = esf->basic.r0;
    4016:	6820      	ldr	r0, [r4, #0]
    4018:	e00c      	b.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
			reason = mem_manage_fault(esf, 1, recoverable);
    401a:	460a      	mov	r2, r1
    401c:	2101      	movs	r1, #1
    401e:	4620      	mov	r0, r4
    4020:	f7ff ff62 	bl	3ee8 <mem_manage_fault>
    4024:	e006      	b.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
			reason = bus_fault(esf, 1, recoverable);
    4026:	460a      	mov	r2, r1
    4028:	2101      	movs	r1, #1
    402a:	4620      	mov	r0, r4
    402c:	f7ff ff88 	bl	3f40 <bus_fault>
    4030:	e000      	b.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4032:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    4034:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4036:	4618      	mov	r0, r3
	return reason;
    4038:	e7fc      	b.n	4034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
    403a:	bf00      	nop
    403c:	e000ed00 	.word	0xe000ed00
    4040:	e000ed29 	.word	0xe000ed29
    4044:	e000ed2a 	.word	0xe000ed2a

00004048 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    4048:	b5f0      	push	{r4, r5, r6, r7, lr}
    404a:	b08b      	sub	sp, #44	; 0x2c
    404c:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    404e:	4b25      	ldr	r3, [pc, #148]	; (40e4 <z_arm_fault+0x9c>)
    4050:	6859      	ldr	r1, [r3, #4]
    4052:	f3c1 0108 	ubfx	r1, r1, #0, #9
    4056:	2300      	movs	r3, #0
    4058:	f383 8811 	msr	BASEPRI, r3
    405c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    4060:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    4064:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    4068:	d115      	bne.n	4096 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    406a:	f002 030c 	and.w	r3, r2, #12
    406e:	2b08      	cmp	r3, #8
    4070:	d014      	beq.n	409c <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    4072:	f012 0f08 	tst.w	r2, #8
    4076:	d00b      	beq.n	4090 <z_arm_fault+0x48>
	*nested_exc = false;
    4078:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    407a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    407e:	4620      	mov	r0, r4
    4080:	f00a fabf 	bl	e602 <fault_handle>
    4084:	4606      	mov	r6, r0
	if (recoverable) {
    4086:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    408a:	b153      	cbz	r3, 40a2 <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    408c:	b00b      	add	sp, #44	; 0x2c
    408e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    4090:	4604      	mov	r4, r0
			*nested_exc = true;
    4092:	2701      	movs	r7, #1
    4094:	e7f1      	b.n	407a <z_arm_fault+0x32>
	*nested_exc = false;
    4096:	2700      	movs	r7, #0
		return NULL;
    4098:	463c      	mov	r4, r7
    409a:	e7ee      	b.n	407a <z_arm_fault+0x32>
	*nested_exc = false;
    409c:	2700      	movs	r7, #0
		return NULL;
    409e:	463c      	mov	r4, r7
    40a0:	e7eb      	b.n	407a <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    40a2:	ad01      	add	r5, sp, #4
    40a4:	6820      	ldr	r0, [r4, #0]
    40a6:	6861      	ldr	r1, [r4, #4]
    40a8:	68a2      	ldr	r2, [r4, #8]
    40aa:	68e3      	ldr	r3, [r4, #12]
    40ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    40ae:	6920      	ldr	r0, [r4, #16]
    40b0:	6961      	ldr	r1, [r4, #20]
    40b2:	69a2      	ldr	r2, [r4, #24]
    40b4:	69e3      	ldr	r3, [r4, #28]
    40b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    40b8:	b14f      	cbz	r7, 40ce <z_arm_fault+0x86>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    40ba:	9b08      	ldr	r3, [sp, #32]
    40bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
    40c0:	b95a      	cbnz	r2, 40da <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    40c2:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    40c6:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    40ca:	9308      	str	r3, [sp, #32]
    40cc:	e005      	b.n	40da <z_arm_fault+0x92>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    40ce:	9b08      	ldr	r3, [sp, #32]
    40d0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    40d4:	f023 0301 	bic.w	r3, r3, #1
    40d8:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    40da:	a901      	add	r1, sp, #4
    40dc:	4630      	mov	r0, r6
    40de:	f00a fa69 	bl	e5b4 <z_arm_fatal_error>
    40e2:	e7d3      	b.n	408c <z_arm_fault+0x44>
    40e4:	e000ed00 	.word	0xe000ed00

000040e8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    40e8:	4b04      	ldr	r3, [pc, #16]	; (40fc <z_arm_fault_init+0x14>)
    40ea:	695a      	ldr	r2, [r3, #20]
    40ec:	f042 0210 	orr.w	r2, r2, #16
    40f0:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    40f2:	695a      	ldr	r2, [r3, #20]
    40f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    40f8:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    40fa:	4770      	bx	lr
    40fc:	e000ed00 	.word	0xe000ed00

00004100 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    4100:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    4104:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    4108:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    410a:	4672      	mov	r2, lr
	bl z_arm_fault
    410c:	f7ff ff9c 	bl	4048 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    4110:	bd01      	pop	{r0, pc}
    4112:	bf00      	nop

00004114 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    4114:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    4116:	e006      	b.n	4126 <z_arm_interrupt_init+0x12>
    4118:	f002 010f 	and.w	r1, r2, #15
    411c:	4b09      	ldr	r3, [pc, #36]	; (4144 <z_arm_interrupt_init+0x30>)
    411e:	440b      	add	r3, r1
    4120:	2120      	movs	r1, #32
    4122:	7619      	strb	r1, [r3, #24]
    4124:	3201      	adds	r2, #1
    4126:	2a44      	cmp	r2, #68	; 0x44
    4128:	dc0a      	bgt.n	4140 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    412a:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    412c:	2b00      	cmp	r3, #0
    412e:	dbf3      	blt.n	4118 <z_arm_interrupt_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4130:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4134:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4138:	2120      	movs	r1, #32
    413a:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    413e:	e7f1      	b.n	4124 <z_arm_interrupt_init+0x10>
	}
}
    4140:	4770      	bx	lr
    4142:	bf00      	nop
    4144:	e000ecfc 	.word	0xe000ecfc

00004148 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    4148:	2000      	movs	r0, #0
    msr CONTROL, r0
    414a:	f380 8814 	msr	CONTROL, r0
    isb
    414e:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    4152:	2000      	movs	r0, #0
    msr MSPLIM, r0
    4154:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    4158:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    415c:	f00c fe66 	bl	10e2c <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    4160:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    4162:	490e      	ldr	r1, [pc, #56]	; (419c <__start+0x54>)
    str r0, [r1]
    4164:	6008      	str	r0, [r1, #0]
    dsb
    4166:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    416a:	480d      	ldr	r0, [pc, #52]	; (41a0 <__start+0x58>)
    msr msp, r0
    416c:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    4170:	f000 f83c 	bl	41ec <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4174:	2020      	movs	r0, #32
    msr BASEPRI, r0
    4176:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    417a:	480a      	ldr	r0, [pc, #40]	; (41a4 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    417c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    4180:	1840      	adds	r0, r0, r1
    msr PSP, r0
    4182:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    4186:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    418a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    418c:	4308      	orrs	r0, r1
    msr CONTROL, r0
    418e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    4192:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    4196:	f7ff fdcd 	bl	3d34 <z_arm_prep_c>
    419a:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    419c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    41a0:	20023860 	.word	0x20023860
    ldr r0, =z_interrupt_stacks
    41a4:	200239a0 	.word	0x200239a0

000041a8 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    41a8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    41ac:	4905      	ldr	r1, [pc, #20]	; (41c4 <sys_arch_reboot+0x1c>)
    41ae:	68ca      	ldr	r2, [r1, #12]
    41b0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    41b4:	4b04      	ldr	r3, [pc, #16]	; (41c8 <sys_arch_reboot+0x20>)
    41b6:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    41b8:	60cb      	str	r3, [r1, #12]
    41ba:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    41be:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    41c0:	e7fd      	b.n	41be <sys_arch_reboot+0x16>
    41c2:	bf00      	nop
    41c4:	e000ed00 	.word	0xe000ed00
    41c8:	05fa0004 	.word	0x05fa0004

000041cc <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    41cc:	4b06      	ldr	r3, [pc, #24]	; (41e8 <z_arm_clear_arm_mpu_config+0x1c>)
    41ce:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    41d0:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    41d4:	2300      	movs	r3, #0
    41d6:	4283      	cmp	r3, r0
    41d8:	da05      	bge.n	41e6 <z_arm_clear_arm_mpu_config+0x1a>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    41da:	4a03      	ldr	r2, [pc, #12]	; (41e8 <z_arm_clear_arm_mpu_config+0x1c>)
    41dc:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    41de:	2100      	movs	r1, #0
    41e0:	6111      	str	r1, [r2, #16]
    41e2:	3301      	adds	r3, #1
    41e4:	e7f7      	b.n	41d6 <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    41e6:	4770      	bx	lr
    41e8:	e000ed90 	.word	0xe000ed90

000041ec <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    41ec:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    41ee:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    41f0:	2400      	movs	r4, #0
    41f2:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    41f6:	f7ff ffe9 	bl	41cc <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    41fa:	4623      	mov	r3, r4
    41fc:	2b0f      	cmp	r3, #15
    41fe:	d809      	bhi.n	4214 <z_arm_init_arch_hw_at_boot+0x28>
		NVIC->ICER[i] = 0xFFFFFFFF;
    4200:	f103 0120 	add.w	r1, r3, #32
    4204:	4a0d      	ldr	r2, [pc, #52]	; (423c <z_arm_init_arch_hw_at_boot+0x50>)
    4206:	f04f 30ff 	mov.w	r0, #4294967295
    420a:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    420e:	3301      	adds	r3, #1
    4210:	b2db      	uxtb	r3, r3
    4212:	e7f3      	b.n	41fc <z_arm_init_arch_hw_at_boot+0x10>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    4214:	2300      	movs	r3, #0
    4216:	2b0f      	cmp	r3, #15
    4218:	d809      	bhi.n	422e <z_arm_init_arch_hw_at_boot+0x42>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    421a:	f103 0160 	add.w	r1, r3, #96	; 0x60
    421e:	4a07      	ldr	r2, [pc, #28]	; (423c <z_arm_init_arch_hw_at_boot+0x50>)
    4220:	f04f 30ff 	mov.w	r0, #4294967295
    4224:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    4228:	3301      	adds	r3, #1
    422a:	b2db      	uxtb	r3, r3
    422c:	e7f3      	b.n	4216 <z_arm_init_arch_hw_at_boot+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
    422e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    4230:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4234:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    4238:	bd10      	pop	{r4, pc}
    423a:	bf00      	nop
    423c:	e000e100 	.word	0xe000e100

00004240 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    4240:	b508      	push	{r3, lr}
	if (_current == thread) {
    4242:	4b08      	ldr	r3, [pc, #32]	; (4264 <z_impl_k_thread_abort+0x24>)
    4244:	689b      	ldr	r3, [r3, #8]
    4246:	4283      	cmp	r3, r0
    4248:	d002      	beq.n	4250 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    424a:	f007 fecf 	bl	bfec <z_thread_abort>
}
    424e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4250:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    4254:	2b00      	cmp	r3, #0
    4256:	d0f8      	beq.n	424a <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4258:	4a03      	ldr	r2, [pc, #12]	; (4268 <z_impl_k_thread_abort+0x28>)
    425a:	6853      	ldr	r3, [r2, #4]
    425c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4260:	6053      	str	r3, [r2, #4]
    4262:	e7f2      	b.n	424a <z_impl_k_thread_abort+0xa>
    4264:	2001b630 	.word	0x2001b630
    4268:	e000ed00 	.word	0xe000ed00

0000426c <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    426c:	b510      	push	{r4, lr}
    426e:	b084      	sub	sp, #16
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    4270:	4c09      	ldr	r4, [pc, #36]	; (4298 <z_arm_configure_static_mpu_regions+0x2c>)
    4272:	4623      	mov	r3, r4
    4274:	4a09      	ldr	r2, [pc, #36]	; (429c <z_arm_configure_static_mpu_regions+0x30>)
    4276:	2101      	movs	r1, #1
    4278:	4809      	ldr	r0, [pc, #36]	; (42a0 <z_arm_configure_static_mpu_regions+0x34>)
    427a:	f00a fa27 	bl	e6cc <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    427e:	2300      	movs	r3, #0
    4280:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    4282:	4b08      	ldr	r3, [pc, #32]	; (42a4 <z_arm_configure_static_mpu_regions+0x38>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4284:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    4286:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    4288:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    428a:	2101      	movs	r1, #1
    428c:	a801      	add	r0, sp, #4
    428e:	f00a fa21 	bl	e6d4 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    4292:	b004      	add	sp, #16
    4294:	bd10      	pop	{r4, pc}
    4296:	bf00      	nop
    4298:	20070000 	.word	0x20070000
    429c:	20000000 	.word	0x20000000
    42a0:	00055434 	.word	0x00055434
    42a4:	20000340 	.word	0x20000340

000042a8 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    42a8:	4b01      	ldr	r3, [pc, #4]	; (42b0 <mpu_init+0x8>)
    42aa:	4a02      	ldr	r2, [pc, #8]	; (42b4 <mpu_init+0xc>)
    42ac:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    42ae:	4770      	bx	lr
    42b0:	e000ed90 	.word	0xe000ed90
    42b4:	0044ffaa 	.word	0x0044ffaa

000042b8 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    42b8:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    42ba:	680b      	ldr	r3, [r1, #0]
    42bc:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    42c0:	7a0c      	ldrb	r4, [r1, #8]
    42c2:	f004 031f 	and.w	r3, r4, #31
    42c6:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    42c8:	68cb      	ldr	r3, [r1, #12]
    42ca:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    42ce:	0964      	lsrs	r4, r4, #5
    42d0:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    42d4:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    42d8:	4902      	ldr	r1, [pc, #8]	; (42e4 <region_init+0x2c>)
    42da:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    42dc:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    42de:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    42e0:	bc10      	pop	{r4}
    42e2:	4770      	bx	lr
    42e4:	e000ed90 	.word	0xe000ed90

000042e8 <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    42e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42ec:	b087      	sub	sp, #28
    42ee:	4681      	mov	r9, r0
    42f0:	9100      	str	r1, [sp, #0]
    42f2:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    42f4:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    42f6:	2700      	movs	r7, #0
    42f8:	e034      	b.n	4364 <mpu_configure_regions_and_partition+0x7c>
	return -EINVAL;
    42fa:	f06f 0615 	mvn.w	r6, #21
    42fe:	e053      	b.n	43a8 <mpu_configure_regions_and_partition+0xc0>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    4300:	45d8      	cmp	r8, fp
    4302:	d169      	bne.n	43d8 <mpu_configure_regions_and_partition+0xf0>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    4304:	4629      	mov	r1, r5
    4306:	b2f0      	uxtb	r0, r6
    4308:	f00a f9c5 	bl	e696 <mpu_configure_region>
    430c:	e029      	b.n	4362 <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = index;
    430e:	4b58      	ldr	r3, [pc, #352]	; (4470 <mpu_configure_regions_and_partition+0x188>)
    4310:	6098      	str	r0, [r3, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    4312:	68d9      	ldr	r1, [r3, #12]
    4314:	f001 011f 	and.w	r1, r1, #31
		| (base & MPU_RBAR_BASE_Msk);
    4318:	f022 021f 	bic.w	r2, r2, #31
    431c:	430a      	orrs	r2, r1
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    431e:	60da      	str	r2, [r3, #12]
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    4320:	4629      	mov	r1, r5
    4322:	b2e0      	uxtb	r0, r4
    4324:	f00a f9b7 	bl	e696 <mpu_configure_region>
    4328:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    432a:	f110 0f16 	cmn.w	r0, #22
    432e:	f000 8097 	beq.w	4460 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    4332:	3401      	adds	r4, #1
    4334:	e015      	b.n	4362 <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    4336:	3b01      	subs	r3, #1
	MPU->RNR = index;
    4338:	494d      	ldr	r1, [pc, #308]	; (4470 <mpu_configure_regions_and_partition+0x188>)
    433a:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    433c:	690a      	ldr	r2, [r1, #16]
    433e:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    4342:	f023 031f 	bic.w	r3, r3, #31
    4346:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4348:	610b      	str	r3, [r1, #16]

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    434a:	4629      	mov	r1, r5
    434c:	b2e0      	uxtb	r0, r4
    434e:	f00a f9a2 	bl	e696 <mpu_configure_region>
    4352:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    4354:	f110 0f16 	cmn.w	r0, #22
    4358:	f000 8082 	beq.w	4460 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    435c:	3401      	adds	r4, #1
    435e:	e000      	b.n	4362 <mpu_configure_regions_and_partition+0x7a>

			if (reg_index == -EINVAL) {
				return reg_index;
			}

			reg_index++;
    4360:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    4362:	3701      	adds	r7, #1
    4364:	9b00      	ldr	r3, [sp, #0]
    4366:	429f      	cmp	r7, r3
    4368:	da7a      	bge.n	4460 <mpu_configure_regions_and_partition+0x178>
		if (regions[i].size == 0U) {
    436a:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    436e:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    4372:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    4376:	f8d5 8004 	ldr.w	r8, [r5, #4]
    437a:	f1b8 0f00 	cmp.w	r8, #0
    437e:	d0f0      	beq.n	4362 <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    4380:	9b01      	ldr	r3, [sp, #4]
    4382:	b123      	cbz	r3, 438e <mpu_configure_regions_and_partition+0xa6>
			(!mpu_partition_is_valid(&regions[i]))) {
    4384:	4628      	mov	r0, r5
    4386:	f00a f969 	bl	e65c <mpu_partition_is_valid>
		if (do_sanity_check &&
    438a:	2800      	cmp	r0, #0
    438c:	d064      	beq.n	4458 <mpu_configure_regions_and_partition+0x170>
			get_region_index(regions[i].start, regions[i].size);
    438e:	f859 b00a 	ldr.w	fp, [r9, sl]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    4392:	4658      	mov	r0, fp
    4394:	f00a f958 	bl	e648 <arm_cmse_mpu_region_get>
    4398:	4606      	mov	r6, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    439a:	eb08 000b 	add.w	r0, r8, fp
    439e:	3801      	subs	r0, #1
    43a0:	f00a f952 	bl	e648 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    43a4:	4286      	cmp	r6, r0
    43a6:	d1a8      	bne.n	42fa <mpu_configure_regions_and_partition+0x12>
		if ((u_reg_index == -EINVAL) ||
    43a8:	f116 0f16 	cmn.w	r6, #22
    43ac:	d057      	beq.n	445e <mpu_configure_regions_and_partition+0x176>
			(u_reg_index > (reg_index - 1))) {
    43ae:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    43b0:	42b3      	cmp	r3, r6
    43b2:	db59      	blt.n	4468 <mpu_configure_regions_and_partition+0x180>
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
    43b4:	4630      	mov	r0, r6
	MPU->RNR = index;
    43b6:	4b2e      	ldr	r3, [pc, #184]	; (4470 <mpu_configure_regions_and_partition+0x188>)
    43b8:	609e      	str	r6, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    43ba:	68d9      	ldr	r1, [r3, #12]
    43bc:	f021 011f 	bic.w	r1, r1, #31
	MPU->RNR = index;
    43c0:	609e      	str	r6, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    43c2:	691b      	ldr	r3, [r3, #16]
    43c4:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    43c8:	f859 300a 	ldr.w	r3, [r9, sl]
    43cc:	686a      	ldr	r2, [r5, #4]
    43ce:	441a      	add	r2, r3
    43d0:	f102 3bff 	add.w	fp, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    43d4:	4299      	cmp	r1, r3
    43d6:	d093      	beq.n	4300 <mpu_configure_regions_and_partition+0x18>
		} else if (regions[i].start == u_reg_base) {
    43d8:	4299      	cmp	r1, r3
    43da:	d098      	beq.n	430e <mpu_configure_regions_and_partition+0x26>
		} else if (reg_last == u_reg_last) {
    43dc:	45d8      	cmp	r8, fp
    43de:	d0aa      	beq.n	4336 <mpu_configure_regions_and_partition+0x4e>
				regions[i].start - 1);
    43e0:	3b01      	subs	r3, #1
	MPU->RNR = index;
    43e2:	4923      	ldr	r1, [pc, #140]	; (4470 <mpu_configure_regions_and_partition+0x188>)
    43e4:	4606      	mov	r6, r0
    43e6:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    43e8:	690a      	ldr	r2, [r1, #16]
    43ea:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    43ee:	f023 031f 	bic.w	r3, r3, #31
    43f2:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    43f4:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, &regions[i]);
    43f6:	4629      	mov	r1, r5
    43f8:	b2e0      	uxtb	r0, r4
    43fa:	f00a f94c 	bl	e696 <mpu_configure_region>
    43fe:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    4400:	f110 0f16 	cmn.w	r0, #22
    4404:	d02c      	beq.n	4460 <mpu_configure_regions_and_partition+0x178>
			reg_index++;
    4406:	3001      	adds	r0, #1
	MPU->RNR = index;
    4408:	4b19      	ldr	r3, [pc, #100]	; (4470 <mpu_configure_regions_and_partition+0x188>)
    440a:	609e      	str	r6, [r3, #8]
	attr->rbar = MPU->RBAR &
    440c:	68d9      	ldr	r1, [r3, #12]
    440e:	f89d 2010 	ldrb.w	r2, [sp, #16]
    4412:	f361 0204 	bfi	r2, r1, #0, #5
    4416:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    441a:	691b      	ldr	r3, [r3, #16]
    441c:	f3c3 0342 	ubfx	r3, r3, #1, #3
    4420:	b2d2      	uxtb	r2, r2
    4422:	f363 1247 	bfi	r2, r3, #5, #3
    4426:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i].start +
    442a:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    442e:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    4430:	4413      	add	r3, r2
    4432:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    4434:	f023 031f 	bic.w	r3, r3, #31
    4438:	eba8 080b 	sub.w	r8, r8, fp
    443c:	4443      	add	r3, r8
    443e:	3b01      	subs	r3, #1
    4440:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    4444:	9305      	str	r3, [sp, #20]
				region_allocate_and_init(reg_index,
    4446:	a902      	add	r1, sp, #8
    4448:	b2c0      	uxtb	r0, r0
    444a:	f00a f919 	bl	e680 <region_allocate_and_init>
    444e:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    4450:	f110 0f16 	cmn.w	r0, #22
    4454:	d184      	bne.n	4360 <mpu_configure_regions_and_partition+0x78>
    4456:	e003      	b.n	4460 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    4458:	f06f 0415 	mvn.w	r4, #21
    445c:	e000      	b.n	4460 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    445e:	4634      	mov	r4, r6
		}
	}

	return reg_index;
}
    4460:	4620      	mov	r0, r4
    4462:	b007      	add	sp, #28
    4464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    4468:	f06f 0415 	mvn.w	r4, #21
    446c:	e7f8      	b.n	4460 <mpu_configure_regions_and_partition+0x178>
    446e:	bf00      	nop
    4470:	e000ed90 	.word	0xe000ed90

00004474 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    4474:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    4476:	4c03      	ldr	r4, [pc, #12]	; (4484 <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    4478:	2301      	movs	r3, #1
    447a:	7822      	ldrb	r2, [r4, #0]
    447c:	f7ff ff34 	bl	42e8 <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    4480:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    4482:	bd10      	pop	{r4, pc}
    4484:	2001b69d 	.word	0x2001b69d

00004488 <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    4488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    448c:	4607      	mov	r7, r0
    448e:	4688      	mov	r8, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    4490:	2400      	movs	r4, #0
    4492:	e003      	b.n	449c <mpu_mark_areas_for_dynamic_regions+0x14>
	return -EINVAL;
    4494:	f06f 0515 	mvn.w	r5, #21
    4498:	e017      	b.n	44ca <mpu_mark_areas_for_dynamic_regions+0x42>
	for (int i = 0; i < dyn_region_areas_num; i++) {
    449a:	3401      	adds	r4, #1
    449c:	45a0      	cmp	r8, r4
    449e:	dd3c      	ble.n	451a <mpu_mark_areas_for_dynamic_regions+0x92>
		if (dyn_region_areas[i].size == 0U) {
    44a0:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    44a4:	009a      	lsls	r2, r3, #2
    44a6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    44aa:	685e      	ldr	r6, [r3, #4]
    44ac:	2e00      	cmp	r6, #0
    44ae:	d0f4      	beq.n	449a <mpu_mark_areas_for_dynamic_regions+0x12>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    44b0:	f857 9002 	ldr.w	r9, [r7, r2]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    44b4:	4648      	mov	r0, r9
    44b6:	f00a f8c7 	bl	e648 <arm_cmse_mpu_region_get>
    44ba:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    44bc:	eb06 0009 	add.w	r0, r6, r9
    44c0:	3801      	subs	r0, #1
    44c2:	f00a f8c1 	bl	e648 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    44c6:	4285      	cmp	r5, r0
    44c8:	d1e4      	bne.n	4494 <mpu_mark_areas_for_dynamic_regions+0xc>
		dyn_reg_info[i].index =
    44ca:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    44ce:	4a16      	ldr	r2, [pc, #88]	; (4528 <mpu_mark_areas_for_dynamic_regions+0xa0>)
    44d0:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    44d4:	f115 0f16 	cmn.w	r5, #22
    44d8:	d020      	beq.n	451c <mpu_mark_areas_for_dynamic_regions+0x94>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    44da:	4b14      	ldr	r3, [pc, #80]	; (452c <mpu_mark_areas_for_dynamic_regions+0xa4>)
    44dc:	781b      	ldrb	r3, [r3, #0]
    44de:	42ab      	cmp	r3, r5
    44e0:	dd1f      	ble.n	4522 <mpu_mark_areas_for_dynamic_regions+0x9a>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    44e2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    44e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	MPU->RNR = index;
    44ea:	4a11      	ldr	r2, [pc, #68]	; (4530 <mpu_mark_areas_for_dynamic_regions+0xa8>)
    44ec:	6095      	str	r5, [r2, #8]
	MPU->RNR = index;
    44ee:	6095      	str	r5, [r2, #8]
	attr->rbar = MPU->RBAR &
    44f0:	68d5      	ldr	r5, [r2, #12]
    44f2:	7b18      	ldrb	r0, [r3, #12]
    44f4:	f365 0004 	bfi	r0, r5, #0, #5
    44f8:	7318      	strb	r0, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    44fa:	6910      	ldr	r0, [r2, #16]
    44fc:	f3c0 0042 	ubfx	r0, r0, #1, #3
    4500:	7b1d      	ldrb	r5, [r3, #12]
    4502:	f360 1547 	bfi	r5, r0, #5, #3
    4506:	731d      	strb	r5, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    4508:	68d1      	ldr	r1, [r2, #12]
    450a:	f021 011f 	bic.w	r1, r1, #31
    450e:	6059      	str	r1, [r3, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    4510:	6912      	ldr	r2, [r2, #16]
    4512:	f022 021f 	bic.w	r2, r2, #31
    4516:	611a      	str	r2, [r3, #16]
}
    4518:	e7bf      	b.n	449a <mpu_mark_areas_for_dynamic_regions+0x12>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    451a:	2500      	movs	r5, #0
}
    451c:	4628      	mov	r0, r5
    451e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    4522:	f06f 0515 	mvn.w	r5, #21
    4526:	e7f9      	b.n	451c <mpu_mark_areas_for_dynamic_regions+0x94>
    4528:	2001b47c 	.word	0x2001b47c
    452c:	2001b69d 	.word	0x2001b69d
    4530:	e000ed90 	.word	0xe000ed90

00004534 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    4534:	4b03      	ldr	r3, [pc, #12]	; (4544 <arm_core_mpu_enable+0x10>)
    4536:	2205      	movs	r2, #5
    4538:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    453a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    453e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    4542:	4770      	bx	lr
    4544:	e000ed90 	.word	0xe000ed90

00004548 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4548:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    454c:	4b01      	ldr	r3, [pc, #4]	; (4554 <arm_core_mpu_disable+0xc>)
    454e:	2200      	movs	r2, #0
    4550:	605a      	str	r2, [r3, #4]
}
    4552:	4770      	bx	lr
    4554:	e000ed90 	.word	0xe000ed90

00004558 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    4558:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    455a:	4b0e      	ldr	r3, [pc, #56]	; (4594 <z_arm_mpu_init+0x3c>)
    455c:	681d      	ldr	r5, [r3, #0]
    455e:	2d08      	cmp	r5, #8
    4560:	d815      	bhi.n	458e <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    4562:	f7ff fff1 	bl	4548 <arm_core_mpu_disable>
	}
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    4566:	f7ff fe9f 	bl	42a8 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    456a:	2400      	movs	r4, #0
    456c:	42a5      	cmp	r5, r4
    456e:	d908      	bls.n	4582 <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    4570:	4b08      	ldr	r3, [pc, #32]	; (4594 <z_arm_mpu_init+0x3c>)
    4572:	6859      	ldr	r1, [r3, #4]
    4574:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    4578:	4620      	mov	r0, r4
    457a:	f7ff fe9d 	bl	42b8 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    457e:	3401      	adds	r4, #1
    4580:	e7f4      	b.n	456c <z_arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4582:	4b05      	ldr	r3, [pc, #20]	; (4598 <z_arm_mpu_init+0x40>)
    4584:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    4586:	f7ff ffd5 	bl	4534 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    458a:	2000      	movs	r0, #0
}
    458c:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    458e:	f04f 30ff 	mov.w	r0, #4294967295
    4592:	e7fb      	b.n	458c <z_arm_mpu_init+0x34>
    4594:	00055458 	.word	0x00055458
    4598:	2001b69d 	.word	0x2001b69d

0000459c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    459c:	4b01      	ldr	r3, [pc, #4]	; (45a4 <__stdout_hook_install+0x8>)
    459e:	6018      	str	r0, [r3, #0]
}
    45a0:	4770      	bx	lr
    45a2:	bf00      	nop
    45a4:	20000030 	.word	0x20000030

000045a8 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    45a8:	b570      	push	{r4, r5, r6, lr}
    45aa:	4606      	mov	r6, r0
    45ac:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    45ae:	2400      	movs	r4, #0
    45b0:	e000      	b.n	45b4 <z_impl_zephyr_read_stdin+0xc>
    45b2:	3401      	adds	r4, #1
    45b4:	42ac      	cmp	r4, r5
    45b6:	da08      	bge.n	45ca <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    45b8:	4b05      	ldr	r3, [pc, #20]	; (45d0 <z_impl_zephyr_read_stdin+0x28>)
    45ba:	681b      	ldr	r3, [r3, #0]
    45bc:	4798      	blx	r3
    45be:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    45c0:	280a      	cmp	r0, #10
    45c2:	d001      	beq.n	45c8 <z_impl_zephyr_read_stdin+0x20>
    45c4:	280d      	cmp	r0, #13
    45c6:	d1f4      	bne.n	45b2 <z_impl_zephyr_read_stdin+0xa>
			i++;
    45c8:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    45ca:	4620      	mov	r0, r4
    45cc:	bd70      	pop	{r4, r5, r6, pc}
    45ce:	bf00      	nop
    45d0:	2000002c 	.word	0x2000002c

000045d4 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    45d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45d6:	4605      	mov	r5, r0
    45d8:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    45da:	2400      	movs	r4, #0
    45dc:	e004      	b.n	45e8 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    45de:	4b09      	ldr	r3, [pc, #36]	; (4604 <z_impl_zephyr_write_stdout+0x30>)
    45e0:	681b      	ldr	r3, [r3, #0]
    45e2:	7830      	ldrb	r0, [r6, #0]
    45e4:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    45e6:	3401      	adds	r4, #1
    45e8:	42bc      	cmp	r4, r7
    45ea:	da08      	bge.n	45fe <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    45ec:	192e      	adds	r6, r5, r4
    45ee:	5d2b      	ldrb	r3, [r5, r4]
    45f0:	2b0a      	cmp	r3, #10
    45f2:	d1f4      	bne.n	45de <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    45f4:	4b03      	ldr	r3, [pc, #12]	; (4604 <z_impl_zephyr_write_stdout+0x30>)
    45f6:	681b      	ldr	r3, [r3, #0]
    45f8:	200d      	movs	r0, #13
    45fa:	4798      	blx	r3
    45fc:	e7ef      	b.n	45de <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    45fe:	4638      	mov	r0, r7
    4600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4602:	bf00      	nop
    4604:	20000030 	.word	0x20000030

00004608 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    4608:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    460a:	2205      	movs	r2, #5
    460c:	4902      	ldr	r1, [pc, #8]	; (4618 <_exit+0x10>)
    460e:	2001      	movs	r0, #1
    4610:	f00a f871 	bl	e6f6 <_write>
	while (1) {
    4614:	e7fe      	b.n	4614 <_exit+0xc>
    4616:	bf00      	nop
    4618:	00055440 	.word	0x00055440

0000461c <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    461c:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    461e:	4b08      	ldr	r3, [pc, #32]	; (4640 <_sbrk+0x24>)
    4620:	6819      	ldr	r1, [r3, #0]
    4622:	4b08      	ldr	r3, [pc, #32]	; (4644 <_sbrk+0x28>)
    4624:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    4626:	440a      	add	r2, r1
    4628:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    462c:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
    4630:	429a      	cmp	r2, r3
    4632:	d202      	bcs.n	463a <_sbrk+0x1e>
		heap_sz += count;
    4634:	4b02      	ldr	r3, [pc, #8]	; (4640 <_sbrk+0x24>)
    4636:	601a      	str	r2, [r3, #0]
		ret = ptr;
    4638:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    463a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    463e:	4770      	bx	lr
    4640:	2001b490 	.word	0x2001b490
    4644:	200241a0 	.word	0x200241a0

00004648 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    4648:	4800      	ldr	r0, [pc, #0]	; (464c <get_hf_flags+0x4>)
    464a:	4770      	bx	lr
    464c:	2001b52c 	.word	0x2001b52c

00004650 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4650:	4b01      	ldr	r3, [pc, #4]	; (4658 <get_subsys+0x8>)
    4652:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4654:	1140      	asrs	r0, r0, #5
    4656:	4770      	bx	lr
    4658:	2001b4a4 	.word	0x2001b4a4

0000465c <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    465c:	b538      	push	{r3, r4, r5, lr}
    465e:	4605      	mov	r5, r0
    4660:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4662:	f7ff fff5 	bl	4650 <get_subsys>
    4666:	4601      	mov	r1, r0
    4668:	2240      	movs	r2, #64	; 0x40
    466a:	4803      	ldr	r0, [pc, #12]	; (4678 <onoff_stop+0x1c>)
    466c:	f00a f8ea 	bl	e844 <stop>
    4670:	4601      	mov	r1, r0
	notify(mgr, res);
    4672:	4628      	mov	r0, r5
    4674:	47a0      	blx	r4
}
    4676:	bd38      	pop	{r3, r4, r5, pc}
    4678:	00010e98 	.word	0x00010e98

0000467c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    467c:	b530      	push	{r4, r5, lr}
    467e:	b083      	sub	sp, #12
    4680:	4605      	mov	r5, r0
    4682:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4684:	f7ff ffe4 	bl	4650 <get_subsys>
    4688:	4601      	mov	r1, r0
    468a:	2340      	movs	r3, #64	; 0x40
    468c:	9300      	str	r3, [sp, #0]
    468e:	4623      	mov	r3, r4
    4690:	4a05      	ldr	r2, [pc, #20]	; (46a8 <onoff_start+0x2c>)
    4692:	4806      	ldr	r0, [pc, #24]	; (46ac <onoff_start+0x30>)
    4694:	f00a f8f0 	bl	e878 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4698:	1e01      	subs	r1, r0, #0
    469a:	db01      	blt.n	46a0 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    469c:	b003      	add	sp, #12
    469e:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    46a0:	4628      	mov	r0, r5
    46a2:	47a0      	blx	r4
}
    46a4:	e7fa      	b.n	469c <onoff_start+0x20>
    46a6:	bf00      	nop
    46a8:	0000e8c1 	.word	0x0000e8c1
    46ac:	00010e98 	.word	0x00010e98

000046b0 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    46b0:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    46b2:	2805      	cmp	r0, #5
    46b4:	d815      	bhi.n	46e2 <clock_event_handler+0x32>
    46b6:	e8df f000 	tbb	[pc, r0]
    46ba:	1a03      	.short	0x1a03
    46bc:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    46c0:	2100      	movs	r1, #0
    46c2:	480d      	ldr	r0, [pc, #52]	; (46f8 <clock_event_handler+0x48>)
    46c4:	f00a f849 	bl	e75a <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    46c8:	6883      	ldr	r3, [r0, #8]
    46ca:	f013 0f07 	tst.w	r3, #7
    46ce:	d108      	bne.n	46e2 <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    46d0:	2100      	movs	r1, #0
    46d2:	4809      	ldr	r0, [pc, #36]	; (46f8 <clock_event_handler+0x48>)
    46d4:	f00a f8a4 	bl	e820 <clkstarted_handle>
    46d8:	e003      	b.n	46e2 <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    46da:	2102      	movs	r1, #2
    46dc:	4806      	ldr	r0, [pc, #24]	; (46f8 <clock_event_handler+0x48>)
    46de:	f00a f89f 	bl	e820 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    46e2:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    46e4:	2103      	movs	r1, #3
    46e6:	4804      	ldr	r0, [pc, #16]	; (46f8 <clock_event_handler+0x48>)
    46e8:	f00a f89a 	bl	e820 <clkstarted_handle>
		break;
    46ec:	e7f9      	b.n	46e2 <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    46ee:	2101      	movs	r1, #1
    46f0:	4801      	ldr	r0, [pc, #4]	; (46f8 <clock_event_handler+0x48>)
    46f2:	f00a f895 	bl	e820 <clkstarted_handle>
}
    46f6:	e7f4      	b.n	46e2 <clock_event_handler+0x32>
    46f8:	00010e98 	.word	0x00010e98

000046fc <generic_hfclk_start>:
{
    46fc:	b510      	push	{r4, lr}
	__asm__ volatile(
    46fe:	f04f 0320 	mov.w	r3, #32
    4702:	f3ef 8411 	mrs	r4, BASEPRI
    4706:	f383 8812 	msr	BASEPRI_MAX, r3
    470a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    470e:	4a13      	ldr	r2, [pc, #76]	; (475c <generic_hfclk_start+0x60>)
    4710:	6813      	ldr	r3, [r2, #0]
    4712:	f043 0302 	orr.w	r3, r3, #2
    4716:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4718:	f013 0f01 	tst.w	r3, #1
    471c:	d108      	bne.n	4730 <generic_hfclk_start+0x34>
	bool already_started = false;
    471e:	2300      	movs	r3, #0
	__asm__ volatile(
    4720:	f384 8811 	msr	BASEPRI, r4
    4724:	f3bf 8f6f 	isb	sy
	if (already_started) {
    4728:	b99b      	cbnz	r3, 4752 <generic_hfclk_start+0x56>
	hfclk_start();
    472a:	f00a f8d1 	bl	e8d0 <hfclk_start>
}
    472e:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4730:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4734:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4738:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    473c:	f012 0f01 	tst.w	r2, #1
    4740:	d101      	bne.n	4746 <generic_hfclk_start+0x4a>
	bool already_started = false;
    4742:	2300      	movs	r3, #0
    4744:	e7ec      	b.n	4720 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    4746:	f7ff ff7f 	bl	4648 <get_hf_flags>
    474a:	f00a f856 	bl	e7fa <set_on_state>
			already_started = true;
    474e:	2301      	movs	r3, #1
    4750:	e7e6      	b.n	4720 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    4752:	2100      	movs	r1, #0
    4754:	4802      	ldr	r0, [pc, #8]	; (4760 <generic_hfclk_start+0x64>)
    4756:	f00a f863 	bl	e820 <clkstarted_handle>
		return;
    475a:	e7e8      	b.n	472e <generic_hfclk_start+0x32>
    475c:	2001b554 	.word	0x2001b554
    4760:	00010e98 	.word	0x00010e98

00004764 <generic_hfclk_stop>:
{
    4764:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4766:	4b08      	ldr	r3, [pc, #32]	; (4788 <generic_hfclk_stop+0x24>)
    4768:	e8d3 2fef 	ldaex	r2, [r3]
    476c:	f022 0102 	bic.w	r1, r2, #2
    4770:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4774:	2800      	cmp	r0, #0
    4776:	d1f7      	bne.n	4768 <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    4778:	f012 0f01 	tst.w	r2, #1
    477c:	d000      	beq.n	4780 <generic_hfclk_stop+0x1c>
}
    477e:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4780:	f00a f8ba 	bl	e8f8 <hfclk_stop>
    4784:	e7fb      	b.n	477e <generic_hfclk_stop+0x1a>
    4786:	bf00      	nop
    4788:	2001b554 	.word	0x2001b554

0000478c <api_blocking_start>:
{
    478c:	b500      	push	{lr}
    478e:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4790:	f8cd d000 	str.w	sp, [sp]
    4794:	f8cd d004 	str.w	sp, [sp, #4]
    4798:	2300      	movs	r3, #0
    479a:	9302      	str	r3, [sp, #8]
    479c:	2301      	movs	r3, #1
    479e:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    47a0:	466b      	mov	r3, sp
    47a2:	4a07      	ldr	r2, [pc, #28]	; (47c0 <api_blocking_start+0x34>)
    47a4:	f00a f884 	bl	e8b0 <api_start>
	if (err < 0) {
    47a8:	2800      	cmp	r0, #0
    47aa:	db05      	blt.n	47b8 <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    47ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    47b0:	2300      	movs	r3, #0
    47b2:	4668      	mov	r0, sp
    47b4:	f007 f82c 	bl	b810 <z_impl_k_sem_take>
}
    47b8:	b005      	add	sp, #20
    47ba:	f85d fb04 	ldr.w	pc, [sp], #4
    47be:	bf00      	nop
    47c0:	0000e921 	.word	0x0000e921

000047c4 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    47c4:	b570      	push	{r4, r5, r6, lr}
    47c6:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    47c8:	2200      	movs	r2, #0
    47ca:	2101      	movs	r1, #1
    47cc:	2005      	movs	r0, #5
    47ce:	f7ff fa97 	bl	3d00 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    47d2:	2005      	movs	r0, #5
    47d4:	f7ff fa76 	bl	3cc4 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    47d8:	4811      	ldr	r0, [pc, #68]	; (4820 <clk_init+0x5c>)
    47da:	f001 f92b 	bl	5a34 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    47de:	4b11      	ldr	r3, [pc, #68]	; (4824 <clk_init+0x60>)
    47e0:	4298      	cmp	r0, r3
    47e2:	d119      	bne.n	4818 <clk_init+0x54>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    47e4:	f00a fbbf 	bl	ef66 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    47e8:	2400      	movs	r4, #0
    47ea:	2c03      	cmp	r4, #3
    47ec:	d812      	bhi.n	4814 <clk_init+0x50>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    47ee:	4621      	mov	r1, r4
    47f0:	4630      	mov	r0, r6
    47f2:	f009 ffb2 	bl	e75a <get_sub_data>
    47f6:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    47f8:	4621      	mov	r1, r4
    47fa:	4630      	mov	r0, r6
    47fc:	f009 ffb8 	bl	e770 <get_onoff_manager>
    4800:	4909      	ldr	r1, [pc, #36]	; (4828 <clk_init+0x64>)
    4802:	f009 fb9e 	bl	df42 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    4806:	2800      	cmp	r0, #0
    4808:	db05      	blt.n	4816 <clk_init+0x52>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    480a:	2301      	movs	r3, #1
    480c:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    480e:	441c      	add	r4, r3
    4810:	b2e4      	uxtb	r4, r4
    4812:	e7ea      	b.n	47ea <clk_init+0x26>
	}

	return 0;
    4814:	2000      	movs	r0, #0
}
    4816:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    4818:	f06f 0004 	mvn.w	r0, #4
    481c:	e7fb      	b.n	4816 <clk_init+0x52>
    481e:	bf00      	nop
    4820:	000046b1 	.word	0x000046b1
    4824:	0bad0000 	.word	0x0bad0000
    4828:	000554bc 	.word	0x000554bc

0000482c <lfclk_spinwait>:
{
    482c:	b570      	push	{r4, r5, r6, lr}
    482e:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4830:	2801      	cmp	r0, #1
    4832:	d107      	bne.n	4844 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4834:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4838:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    483c:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4840:	2b02      	cmp	r3, #2
    4842:	d03f      	beq.n	48c4 <lfclk_spinwait+0x98>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4844:	f00b fb01 	bl	fe4a <k_is_in_isr>
    4848:	b920      	cbnz	r0, 4854 <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    484a:	4b30      	ldr	r3, [pc, #192]	; (490c <lfclk_spinwait+0xe0>)
    484c:	781b      	ldrb	r3, [r3, #0]
    484e:	b19b      	cbz	r3, 4878 <lfclk_spinwait+0x4c>
    4850:	2300      	movs	r3, #0
    4852:	e000      	b.n	4856 <lfclk_spinwait+0x2a>
    4854:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    4856:	461c      	mov	r4, r3
    4858:	b183      	cbz	r3, 487c <lfclk_spinwait+0x50>
	__asm__ volatile(
    485a:	f04f 0320 	mov.w	r3, #32
    485e:	f3ef 8611 	mrs	r6, BASEPRI
    4862:	f383 8812 	msr	BASEPRI_MAX, r3
    4866:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    486a:	b9a4      	cbnz	r4, 4896 <lfclk_spinwait+0x6a>
    p_reg->INTENCLR = mask;
    486c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4870:	2202      	movs	r2, #2
    4872:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    4876:	e00e      	b.n	4896 <lfclk_spinwait+0x6a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4878:	2301      	movs	r3, #1
    487a:	e7ec      	b.n	4856 <lfclk_spinwait+0x2a>
	int key = isr_mode ? irq_lock() : 0;
    487c:	2600      	movs	r6, #0
    487e:	e7f4      	b.n	486a <lfclk_spinwait+0x3e>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4880:	b30c      	cbz	r4, 48c6 <lfclk_spinwait+0x9a>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4882:	4630      	mov	r0, r6
    4884:	f7ff fa14 	bl	3cb0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4888:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    488c:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    4890:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4892:	2b01      	cmp	r3, #1
    4894:	d01c      	beq.n	48d0 <lfclk_spinwait+0xa4>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4896:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    489a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    489e:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    48a2:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    48a6:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    48aa:	d126      	bne.n	48fa <lfclk_spinwait+0xce>
    return false;
    48ac:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    48ae:	2a00      	cmp	r2, #0
    48b0:	d0e6      	beq.n	4880 <lfclk_spinwait+0x54>
    48b2:	2b02      	cmp	r3, #2
    48b4:	d001      	beq.n	48ba <lfclk_spinwait+0x8e>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    48b6:	2d01      	cmp	r5, #1
    48b8:	d1e2      	bne.n	4880 <lfclk_spinwait+0x54>
	if (isr_mode) {
    48ba:	b304      	cbz	r4, 48fe <lfclk_spinwait+0xd2>
	__asm__ volatile(
    48bc:	f386 8811 	msr	BASEPRI, r6
    48c0:	f3bf 8f6f 	isb	sy
}
    48c4:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_sleep(timeout);
    48c6:	2021      	movs	r0, #33	; 0x21
    48c8:	2100      	movs	r1, #0
    48ca:	f007 fb5d 	bl	bf88 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    48ce:	e7db      	b.n	4888 <lfclk_spinwait+0x5c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    48d0:	4b0f      	ldr	r3, [pc, #60]	; (4910 <lfclk_spinwait+0xe4>)
    48d2:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    48d4:	2b00      	cmp	r3, #0
    48d6:	d0de      	beq.n	4896 <lfclk_spinwait+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48d8:	4b0d      	ldr	r3, [pc, #52]	; (4910 <lfclk_spinwait+0xe4>)
    48da:	2200      	movs	r2, #0
    48dc:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    48de:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    48e0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    48e4:	2202      	movs	r2, #2
    48e6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    48ea:	4b0a      	ldr	r3, [pc, #40]	; (4914 <lfclk_spinwait+0xe8>)
    48ec:	2220      	movs	r2, #32
    48ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48f2:	4b09      	ldr	r3, [pc, #36]	; (4918 <lfclk_spinwait+0xec>)
    48f4:	2201      	movs	r2, #1
    48f6:	601a      	str	r2, [r3, #0]
}
    48f8:	e7cd      	b.n	4896 <lfclk_spinwait+0x6a>
                return true;
    48fa:	2201      	movs	r2, #1
    48fc:	e7d7      	b.n	48ae <lfclk_spinwait+0x82>
    p_reg->INTENSET = mask;
    48fe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4902:	2202      	movs	r2, #2
    4904:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4908:	e7dc      	b.n	48c4 <lfclk_spinwait+0x98>
    490a:	bf00      	nop
    490c:	2001b69f 	.word	0x2001b69f
    4910:	50005104 	.word	0x50005104
    4914:	e000e100 	.word	0xe000e100
    4918:	50005008 	.word	0x50005008

0000491c <z_nrf_clock_control_lf_on>:
{
    491c:	b510      	push	{r4, lr}
    491e:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4920:	4b0e      	ldr	r3, [pc, #56]	; (495c <z_nrf_clock_control_lf_on+0x40>)
    4922:	2101      	movs	r1, #1
    4924:	e8d3 2fef 	ldaex	r2, [r3]
    4928:	e8c3 1fe0 	stlex	r0, r1, [r3]
    492c:	2800      	cmp	r0, #0
    492e:	d1f9      	bne.n	4924 <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    4930:	b11a      	cbz	r2, 493a <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    4932:	1e63      	subs	r3, r4, #1
    4934:	2b01      	cmp	r3, #1
    4936:	d90c      	bls.n	4952 <z_nrf_clock_control_lf_on+0x36>
}
    4938:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    493a:	4809      	ldr	r0, [pc, #36]	; (4960 <z_nrf_clock_control_lf_on+0x44>)
    493c:	f009 ff18 	bl	e770 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4940:	4908      	ldr	r1, [pc, #32]	; (4964 <z_nrf_clock_control_lf_on+0x48>)
    4942:	2300      	movs	r3, #0
    4944:	604b      	str	r3, [r1, #4]
    4946:	60cb      	str	r3, [r1, #12]
    4948:	2301      	movs	r3, #1
    494a:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    494c:	f009 fb15 	bl	df7a <onoff_request>
    4950:	e7ef      	b.n	4932 <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    4952:	4620      	mov	r0, r4
    4954:	f7ff ff6a 	bl	482c <lfclk_spinwait>
		break;
    4958:	e7ee      	b.n	4938 <z_nrf_clock_control_lf_on+0x1c>
    495a:	bf00      	nop
    495c:	2001b558 	.word	0x2001b558
    4960:	00010e98 	.word	0x00010e98
    4964:	2001b494 	.word	0x2001b494

00004968 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    4968:	b538      	push	{r3, r4, r5, lr}
    496a:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    496c:	b2c5      	uxtb	r5, r0
    496e:	4b0b      	ldr	r3, [pc, #44]	; (499c <console_out+0x34>)
    4970:	681b      	ldr	r3, [r3, #0]
    4972:	4628      	mov	r0, r5
    4974:	4798      	blx	r3

	if (handled_by_debug_server) {
    4976:	2801      	cmp	r0, #1
    4978:	d007      	beq.n	498a <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    497a:	2c0a      	cmp	r4, #10
    497c:	d007      	beq.n	498e <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    497e:	4b08      	ldr	r3, [pc, #32]	; (49a0 <console_out+0x38>)
    4980:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4982:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4984:	685b      	ldr	r3, [r3, #4]
    4986:	4629      	mov	r1, r5
    4988:	4798      	blx	r3

	return c;
}
    498a:	4620      	mov	r0, r4
    498c:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    498e:	4b04      	ldr	r3, [pc, #16]	; (49a0 <console_out+0x38>)
    4990:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4992:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4994:	685b      	ldr	r3, [r3, #4]
    4996:	210d      	movs	r1, #13
    4998:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    499a:	e7f0      	b.n	497e <console_out+0x16>
    499c:	20000034 	.word	0x20000034
    49a0:	2001b55c 	.word	0x2001b55c

000049a4 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    49a4:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    49a6:	4c04      	ldr	r4, [pc, #16]	; (49b8 <uart_console_hook_install+0x14>)
    49a8:	4620      	mov	r0, r4
    49aa:	f7ff fdf7 	bl	459c <__stdout_hook_install>
	__printk_hook_install(console_out);
    49ae:	4620      	mov	r0, r4
    49b0:	f7fe f89c 	bl	2aec <__printk_hook_install>
}
    49b4:	bd10      	pop	{r4, pc}
    49b6:	bf00      	nop
    49b8:	00004969 	.word	0x00004969

000049bc <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    49bc:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    49be:	4806      	ldr	r0, [pc, #24]	; (49d8 <uart_console_init+0x1c>)
    49c0:	4b06      	ldr	r3, [pc, #24]	; (49dc <uart_console_init+0x20>)
    49c2:	6018      	str	r0, [r3, #0]
    49c4:	f00b f9bc 	bl	fd40 <z_device_ready>
    49c8:	b118      	cbz	r0, 49d2 <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    49ca:	f7ff ffeb 	bl	49a4 <uart_console_hook_install>

	return 0;
    49ce:	2000      	movs	r0, #0
}
    49d0:	bd08      	pop	{r3, pc}
		return -ENODEV;
    49d2:	f06f 0012 	mvn.w	r0, #18
    49d6:	e7fb      	b.n	49d0 <uart_console_init+0x14>
    49d8:	00010eb0 	.word	0x00010eb0
    49dc:	2001b55c 	.word	0x2001b55c

000049e0 <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    49e0:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    49e2:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    49e4:	f8d3 c004 	ldr.w	ip, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    49e8:	4b38      	ldr	r3, [pc, #224]	; (4acc <gpio_nrfx_config+0xec>)
    49ea:	4013      	ands	r3, r2
    49ec:	4c38      	ldr	r4, [pc, #224]	; (4ad0 <gpio_nrfx_config+0xf0>)
    49ee:	42a3      	cmp	r3, r4
    49f0:	d027      	beq.n	4a42 <gpio_nrfx_config+0x62>
    49f2:	d812      	bhi.n	4a1a <gpio_nrfx_config+0x3a>
    49f4:	2b06      	cmp	r3, #6
    49f6:	d026      	beq.n	4a46 <gpio_nrfx_config+0x66>
    49f8:	d904      	bls.n	4a04 <gpio_nrfx_config+0x24>
    49fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    49fe:	d109      	bne.n	4a14 <gpio_nrfx_config+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    4a00:	2501      	movs	r5, #1
    4a02:	e016      	b.n	4a32 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4a04:	b30b      	cbz	r3, 4a4a <gpio_nrfx_config+0x6a>
    4a06:	2b02      	cmp	r3, #2
    4a08:	d101      	bne.n	4a0e <gpio_nrfx_config+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    4a0a:	2504      	movs	r5, #4
    4a0c:	e011      	b.n	4a32 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4a0e:	f06f 0015 	mvn.w	r0, #21
    4a12:	e049      	b.n	4aa8 <gpio_nrfx_config+0xc8>
    4a14:	f06f 0015 	mvn.w	r0, #21
    4a18:	e046      	b.n	4aa8 <gpio_nrfx_config+0xc8>
    4a1a:	4c2e      	ldr	r4, [pc, #184]	; (4ad4 <gpio_nrfx_config+0xf4>)
    4a1c:	42a3      	cmp	r3, r4
    4a1e:	d016      	beq.n	4a4e <gpio_nrfx_config+0x6e>
    4a20:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    4a24:	d101      	bne.n	4a2a <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_H0H1;
    4a26:	2503      	movs	r5, #3
    4a28:	e003      	b.n	4a32 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4a2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    4a2e:	d149      	bne.n	4ac4 <gpio_nrfx_config+0xe4>
		drive = NRF_GPIO_PIN_S0H1;
    4a30:	2502      	movs	r5, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    4a32:	f012 0f10 	tst.w	r2, #16
    4a36:	d10c      	bne.n	4a52 <gpio_nrfx_config+0x72>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    4a38:	f012 0f20 	tst.w	r2, #32
    4a3c:	d036      	beq.n	4aac <gpio_nrfx_config+0xcc>
		pull = NRF_GPIO_PIN_PULLDOWN;
    4a3e:	2601      	movs	r6, #1
    4a40:	e008      	b.n	4a54 <gpio_nrfx_config+0x74>
		drive = NRF_GPIO_PIN_H0D1;
    4a42:	2507      	movs	r5, #7
    4a44:	e7f5      	b.n	4a32 <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_S0D1;
    4a46:	2506      	movs	r5, #6
    4a48:	e7f3      	b.n	4a32 <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4a4a:	2500      	movs	r5, #0
    4a4c:	e7f1      	b.n	4a32 <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_D0H1;
    4a4e:	2505      	movs	r5, #5
    4a50:	e7ef      	b.n	4a32 <gpio_nrfx_config+0x52>
		pull = NRF_GPIO_PIN_PULLUP;
    4a52:	2603      	movs	r6, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4a54:	f3c2 2440 	ubfx	r4, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    4a58:	f412 7f80 	tst.w	r2, #256	; 0x100
    4a5c:	bf0c      	ite	eq
    4a5e:	2701      	moveq	r7, #1
    4a60:	2700      	movne	r7, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4a62:	f412 7f00 	tst.w	r2, #512	; 0x200
    4a66:	d006      	beq.n	4a76 <gpio_nrfx_config+0x96>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    4a68:	f412 6f00 	tst.w	r2, #2048	; 0x800
    4a6c:	d020      	beq.n	4ab0 <gpio_nrfx_config+0xd0>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4a6e:	2301      	movs	r3, #1
    4a70:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    4a72:	f8cc 3008 	str.w	r3, [ip, #8]
	return port->config;
    4a76:	6843      	ldr	r3, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    4a78:	7a18      	ldrb	r0, [r3, #8]
    4a7a:	f001 031f 	and.w	r3, r1, #31
    4a7e:	ea43 1140 	orr.w	r1, r3, r0, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4a82:	0949      	lsrs	r1, r1, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4a84:	2901      	cmp	r1, #1
    4a86:	d01b      	beq.n	4ac0 <gpio_nrfx_config+0xe0>
        case 0: return NRF_P0;
    4a88:	4813      	ldr	r0, [pc, #76]	; (4ad8 <gpio_nrfx_config+0xf8>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    4a8a:	3380      	adds	r3, #128	; 0x80
    4a8c:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
    4a90:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4a94:	ea44 0247 	orr.w	r2, r4, r7, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4a98:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4a9c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4aa0:	430a      	orrs	r2, r1
    reg->PIN_CNF[pin_number] = cnf;
    4aa2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4aa6:	2000      	movs	r0, #0
}
    4aa8:	bcf0      	pop	{r4, r5, r6, r7}
    4aaa:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4aac:	2600      	movs	r6, #0
    4aae:	e7d1      	b.n	4a54 <gpio_nrfx_config+0x74>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    4ab0:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4ab4:	d0df      	beq.n	4a76 <gpio_nrfx_config+0x96>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4ab6:	2301      	movs	r3, #1
    4ab8:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    4aba:	f8cc 300c 	str.w	r3, [ip, #12]
}
    4abe:	e7da      	b.n	4a76 <gpio_nrfx_config+0x96>
        case 1: return NRF_P1;
    4ac0:	4806      	ldr	r0, [pc, #24]	; (4adc <gpio_nrfx_config+0xfc>)
    4ac2:	e7e2      	b.n	4a8a <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ac4:	f06f 0015 	mvn.w	r0, #21
    4ac8:	e7ee      	b.n	4aa8 <gpio_nrfx_config+0xc8>
    4aca:	bf00      	nop
    4acc:	00f00006 	.word	0x00f00006
    4ad0:	00100006 	.word	0x00100006
    4ad4:	00400002 	.word	0x00400002
    4ad8:	50842500 	.word	0x50842500
    4adc:	50842800 	.word	0x50842800

00004ae0 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    4ae0:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    4ae2:	6905      	ldr	r5, [r0, #16]
	return port->config;
    4ae4:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    4ae6:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4ae8:	696a      	ldr	r2, [r5, #20]
    4aea:	69ab      	ldr	r3, [r5, #24]
    4aec:	4313      	orrs	r3, r2
    4aee:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    4af2:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4af4:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    4af6:	e010      	b.n	4b1a <cfg_level_pins+0x3a>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4af8:	f04f 0c02 	mov.w	ip, #2
    4afc:	e01c      	b.n	4b38 <cfg_level_pins+0x58>
    4afe:	4f13      	ldr	r7, [pc, #76]	; (4b4c <cfg_level_pins+0x6c>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4b00:	3480      	adds	r4, #128	; 0x80
    4b02:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    4b06:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4b0a:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    4b0e:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    4b12:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    4b16:	3001      	adds	r0, #1
		bit <<= 1;
    4b18:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    4b1a:	b1a1      	cbz	r1, 4b46 <cfg_level_pins+0x66>
		if (level_pins & bit) {
    4b1c:	420b      	tst	r3, r1
    4b1e:	d0fa      	beq.n	4b16 <cfg_level_pins+0x36>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4b20:	7a34      	ldrb	r4, [r6, #8]
    4b22:	f000 021f 	and.w	r2, r0, #31
    4b26:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4b2a:	692c      	ldr	r4, [r5, #16]
    4b2c:	40c4      	lsrs	r4, r0
    4b2e:	f014 0f01 	tst.w	r4, #1
    4b32:	d1e1      	bne.n	4af8 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    4b34:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    4b38:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    4b3c:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b3e:	2a01      	cmp	r2, #1
    4b40:	d0dd      	beq.n	4afe <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    4b42:	4f03      	ldr	r7, [pc, #12]	; (4b50 <cfg_level_pins+0x70>)
    4b44:	e7dc      	b.n	4b00 <cfg_level_pins+0x20>
	}
}
    4b46:	bcf0      	pop	{r4, r5, r6, r7}
    4b48:	4770      	bx	lr
    4b4a:	bf00      	nop
    4b4c:	50842800 	.word	0x50842800
    4b50:	50842500 	.word	0x50842500

00004b54 <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    4b54:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b56:	468c      	mov	ip, r1
	return port->data;
    4b58:	6903      	ldr	r3, [r0, #16]
	return port->config;
    4b5a:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    4b5c:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    4b5e:	695a      	ldr	r2, [r3, #20]
    4b60:	6998      	ldr	r0, [r3, #24]
    4b62:	4302      	orrs	r2, r0
    4b64:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    4b68:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    4b6a:	6912      	ldr	r2, [r2, #16]

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    4b6c:	6918      	ldr	r0, [r3, #16]
    4b6e:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    4b70:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    4b74:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    4b76:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    4b78:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    4b7a:	e015      	b.n	4ba8 <check_level_trigger_pins+0x54>
        case 1: return NRF_P1;
    4b7c:	f8df e070 	ldr.w	lr, [pc, #112]	; 4bf0 <check_level_trigger_pins+0x9c>
    4b80:	e025      	b.n	4bce <check_level_trigger_pins+0x7a>
    *p_pin = pin_number & 0x1F;
    4b82:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4b86:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4b88:	2a01      	cmp	r2, #1
    4b8a:	d02d      	beq.n	4be8 <check_level_trigger_pins+0x94>
        case 0: return NRF_P0;
    4b8c:	f8df e064 	ldr.w	lr, [pc, #100]	; 4bf4 <check_level_trigger_pins+0xa0>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4b90:	f106 0280 	add.w	r2, r6, #128	; 0x80
    4b94:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    4b98:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4b9c:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    4ba0:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    4ba4:	3501      	adds	r5, #1
		bit <<= 1;
    4ba6:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    4ba8:	b30c      	cbz	r4, 4bee <check_level_trigger_pins+0x9a>
		if (check_pins & bit) {
    4baa:	4223      	tst	r3, r4
    4bac:	d0fa      	beq.n	4ba4 <check_level_trigger_pins+0x50>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4bae:	7a0e      	ldrb	r6, [r1, #8]
    4bb0:	f005 021f 	and.w	r2, r5, #31
    4bb4:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    4bb8:	423b      	tst	r3, r7
    4bba:	d1e2      	bne.n	4b82 <check_level_trigger_pins+0x2e>
    *p_pin = pin_number & 0x1F;
    4bbc:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    4bc0:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4bc4:	f1be 0f01 	cmp.w	lr, #1
    4bc8:	d0d8      	beq.n	4b7c <check_level_trigger_pins+0x28>
        case 0: return NRF_P0;
    4bca:	f8df e028 	ldr.w	lr, [pc, #40]	; 4bf4 <check_level_trigger_pins+0xa0>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4bce:	3680      	adds	r6, #128	; 0x80
    4bd0:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4bd4:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    4bd8:	2e02      	cmp	r6, #2
    4bda:	d1d2      	bne.n	4b82 <check_level_trigger_pins+0x2e>
					*sense_levels |= bit;
    4bdc:	f8dc 6000 	ldr.w	r6, [ip]
    4be0:	431e      	orrs	r6, r3
    4be2:	f8cc 6000 	str.w	r6, [ip]
    4be6:	e7cc      	b.n	4b82 <check_level_trigger_pins+0x2e>
        case 1: return NRF_P1;
    4be8:	f8df e004 	ldr.w	lr, [pc, #4]	; 4bf0 <check_level_trigger_pins+0x9c>
    4bec:	e7d0      	b.n	4b90 <check_level_trigger_pins+0x3c>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    4bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bf0:	50842800 	.word	0x50842800
    4bf4:	50842500 	.word	0x50842500

00004bf8 <gpiote_pin_cleanup>:
{
    4bf8:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    4bfa:	4b14      	ldr	r3, [pc, #80]	; (4c4c <gpiote_pin_cleanup+0x54>)
    4bfc:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    4c00:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4c02:	2300      	movs	r3, #0
    4c04:	e000      	b.n	4c08 <gpiote_pin_cleanup+0x10>
    4c06:	3301      	adds	r3, #1
    4c08:	2b07      	cmp	r3, #7
    4c0a:	d81d      	bhi.n	4c48 <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4c0c:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    4c10:	490e      	ldr	r1, [pc, #56]	; (4c4c <gpiote_pin_cleanup+0x54>)
    4c12:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    4c16:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    4c1a:	4290      	cmp	r0, r2
    4c1c:	d1f3      	bne.n	4c06 <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    4c1e:	fa24 f203 	lsr.w	r2, r4, r3
    4c22:	f012 0f01 	tst.w	r2, #1
    4c26:	d0ee      	beq.n	4c06 <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    4c28:	460a      	mov	r2, r1
    4c2a:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    4c2e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    4c32:	f021 0101 	bic.w	r1, r1, #1
    4c36:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    4c3a:	2101      	movs	r1, #1
    4c3c:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    4c3e:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    4c42:	b2d8      	uxtb	r0, r3
    4c44:	f001 f968 	bl	5f18 <nrfx_gpiote_channel_free>
}
    4c48:	bd10      	pop	{r4, pc}
    4c4a:	bf00      	nop
    4c4c:	5000d000 	.word	0x5000d000

00004c50 <gpiote_channel_alloc>:
{
    4c50:	b570      	push	{r4, r5, r6, lr}
    4c52:	b082      	sub	sp, #8
    4c54:	4604      	mov	r4, r0
    4c56:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    4c58:	f10d 0007 	add.w	r0, sp, #7
    4c5c:	f001 f978 	bl	5f50 <nrfx_gpiote_channel_alloc>
    4c60:	4b1c      	ldr	r3, [pc, #112]	; (4cd4 <gpiote_channel_alloc+0x84>)
    4c62:	4298      	cmp	r0, r3
    4c64:	d132      	bne.n	4ccc <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    4c66:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4c6a:	f103 0240 	add.w	r2, r3, #64	; 0x40
    4c6e:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4c70:	4e19      	ldr	r6, [pc, #100]	; (4cd8 <gpiote_channel_alloc+0x88>)
    4c72:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4c76:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4c7a:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    4c7e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    4c82:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4c86:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    4c8a:	0224      	lsls	r4, r4, #8
    4c8c:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    4c90:	042d      	lsls	r5, r5, #16
    4c92:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4c96:	432c      	orrs	r4, r5
    4c98:	430c      	orrs	r4, r1
    4c9a:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    4c9e:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4ca2:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ca6:	2000      	movs	r0, #0
    4ca8:	6018      	str	r0, [r3, #0]
    4caa:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    4cac:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4cb0:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4cb4:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    4cb8:	f042 0201 	orr.w	r2, r2, #1
    4cbc:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    4cc0:	2301      	movs	r3, #1
    4cc2:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    4cc4:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    4cc8:	b002      	add	sp, #8
    4cca:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    4ccc:	f06f 0012 	mvn.w	r0, #18
    4cd0:	e7fa      	b.n	4cc8 <gpiote_channel_alloc+0x78>
    4cd2:	bf00      	nop
    4cd4:	0bad0000 	.word	0x0bad0000
    4cd8:	5000d000 	.word	0x5000d000

00004cdc <gpiote_pin_int_cfg>:
{
    4cdc:	b570      	push	{r4, r5, r6, lr}
    4cde:	460d      	mov	r5, r1
	return port->data;
    4ce0:	6906      	ldr	r6, [r0, #16]
	return port->config;
    4ce2:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4ce4:	7a1b      	ldrb	r3, [r3, #8]
    4ce6:	f001 041f 	and.w	r4, r1, #31
    4cea:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    4cee:	4620      	mov	r0, r4
    4cf0:	f7ff ff82 	bl	4bf8 <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    4cf4:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    4cf8:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4cfa:	2b01      	cmp	r3, #1
    4cfc:	d01f      	beq.n	4d3e <gpiote_pin_int_cfg+0x62>
        case 0: return NRF_P0;
    4cfe:	4a1f      	ldr	r2, [pc, #124]	; (4d7c <gpiote_pin_int_cfg+0xa0>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4d00:	f100 0180 	add.w	r1, r0, #128	; 0x80
    4d04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    4d08:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4d0c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    4d10:	68f3      	ldr	r3, [r6, #12]
    4d12:	40eb      	lsrs	r3, r5
    4d14:	f013 0f01 	tst.w	r3, #1
    4d18:	d02e      	beq.n	4d78 <gpiote_pin_int_cfg+0x9c>
		if (data->trig_edge & BIT(pin)) {
    4d1a:	6973      	ldr	r3, [r6, #20]
    4d1c:	40eb      	lsrs	r3, r5
    4d1e:	f013 0f01 	tst.w	r3, #1
    4d22:	d015      	beq.n	4d50 <gpiote_pin_int_cfg+0x74>
				if (data->double_edge & BIT(pin)) {
    4d24:	69b3      	ldr	r3, [r6, #24]
    4d26:	40eb      	lsrs	r3, r5
    4d28:	f013 0f01 	tst.w	r3, #1
    4d2c:	d109      	bne.n	4d42 <gpiote_pin_int_cfg+0x66>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    4d2e:	6931      	ldr	r1, [r6, #16]
    4d30:	fa21 f505 	lsr.w	r5, r1, r5
    4d34:	f015 0f01 	tst.w	r5, #1
    4d38:	d008      	beq.n	4d4c <gpiote_pin_int_cfg+0x70>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    4d3a:	2101      	movs	r1, #1
    4d3c:	e002      	b.n	4d44 <gpiote_pin_int_cfg+0x68>
        case 1: return NRF_P1;
    4d3e:	4a10      	ldr	r2, [pc, #64]	; (4d80 <gpiote_pin_int_cfg+0xa4>)
    4d40:	e7de      	b.n	4d00 <gpiote_pin_int_cfg+0x24>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    4d42:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    4d44:	4620      	mov	r0, r4
    4d46:	f7ff ff83 	bl	4c50 <gpiote_channel_alloc>
    4d4a:	e016      	b.n	4d7a <gpiote_pin_int_cfg+0x9e>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    4d4c:	2102      	movs	r1, #2
    4d4e:	e7f9      	b.n	4d44 <gpiote_pin_int_cfg+0x68>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    4d50:	6931      	ldr	r1, [r6, #16]
    4d52:	fa21 f505 	lsr.w	r5, r1, r5
    4d56:	f015 0f01 	tst.w	r5, #1
    4d5a:	d10b      	bne.n	4d74 <gpiote_pin_int_cfg+0x98>
	return NRF_GPIO_PIN_SENSE_LOW;
    4d5c:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    4d5e:	3080      	adds	r0, #128	; 0x80
    4d60:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    4d64:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    4d68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    4d6c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    4d70:	2000      	movs	r0, #0
}
    4d72:	e002      	b.n	4d7a <gpiote_pin_int_cfg+0x9e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    4d74:	2102      	movs	r1, #2
    4d76:	e7f2      	b.n	4d5e <gpiote_pin_int_cfg+0x82>
	int res = 0;
    4d78:	2000      	movs	r0, #0
}
    4d7a:	bd70      	pop	{r4, r5, r6, pc}
    4d7c:	50842500 	.word	0x50842500
    4d80:	50842800 	.word	0x50842800

00004d84 <gpio_nrfx_pin_interrupt_configure>:
{
    4d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    4d86:	6904      	ldr	r4, [r0, #16]
	return port->config;
    4d88:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4d8a:	7a2e      	ldrb	r6, [r5, #8]
    4d8c:	f001 051f 	and.w	r5, r1, #31
    4d90:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    4d94:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4d98:	d025      	beq.n	4de6 <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4d9a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    4d9e:	d034      	beq.n	4e0a <gpio_nrfx_pin_interrupt_configure+0x86>
    4da0:	68e5      	ldr	r5, [r4, #12]
    4da2:	2601      	movs	r6, #1
    4da4:	408e      	lsls	r6, r1
    4da6:	4335      	orrs	r5, r6
    4da8:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4daa:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    4dae:	d032      	beq.n	4e16 <gpio_nrfx_pin_interrupt_configure+0x92>
    4db0:	6962      	ldr	r2, [r4, #20]
    4db2:	2501      	movs	r5, #1
    4db4:	408d      	lsls	r5, r1
    4db6:	ea22 0205 	bic.w	r2, r2, r5
    4dba:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4dbc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    4dc0:	d02e      	beq.n	4e20 <gpio_nrfx_pin_interrupt_configure+0x9c>
    4dc2:	69a2      	ldr	r2, [r4, #24]
    4dc4:	2501      	movs	r5, #1
    4dc6:	408d      	lsls	r5, r1
    4dc8:	ea22 0205 	bic.w	r2, r2, r5
    4dcc:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4dce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    4dd2:	d02a      	beq.n	4e2a <gpio_nrfx_pin_interrupt_configure+0xa6>
    4dd4:	6923      	ldr	r3, [r4, #16]
    4dd6:	2201      	movs	r2, #1
    4dd8:	408a      	lsls	r2, r1
    4dda:	ea23 0302 	bic.w	r3, r3, r2
    4dde:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    4de0:	f7ff ff7c 	bl	4cdc <gpiote_pin_int_cfg>
}
    4de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    4de6:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    4dea:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4dec:	2d01      	cmp	r5, #1
    4dee:	d00a      	beq.n	4e06 <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    4df0:	4f10      	ldr	r7, [pc, #64]	; (4e34 <gpio_nrfx_pin_interrupt_configure+0xb0>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4df2:	f106 0580 	add.w	r5, r6, #128	; 0x80
    4df6:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4dfa:	f015 0f01 	tst.w	r5, #1
    4dfe:	d0cc      	beq.n	4d9a <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    4e00:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4e04:	e7ee      	b.n	4de4 <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    4e06:	4f0c      	ldr	r7, [pc, #48]	; (4e38 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    4e08:	e7f3      	b.n	4df2 <gpio_nrfx_pin_interrupt_configure+0x6e>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    4e0a:	68e5      	ldr	r5, [r4, #12]
    4e0c:	2601      	movs	r6, #1
    4e0e:	408e      	lsls	r6, r1
    4e10:	ea25 0506 	bic.w	r5, r5, r6
    4e14:	e7c8      	b.n	4da8 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    4e16:	6962      	ldr	r2, [r4, #20]
    4e18:	2501      	movs	r5, #1
    4e1a:	408d      	lsls	r5, r1
    4e1c:	432a      	orrs	r2, r5
    4e1e:	e7cc      	b.n	4dba <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    4e20:	69a2      	ldr	r2, [r4, #24]
    4e22:	2501      	movs	r5, #1
    4e24:	408d      	lsls	r5, r1
    4e26:	432a      	orrs	r2, r5
    4e28:	e7d0      	b.n	4dcc <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    4e2a:	6923      	ldr	r3, [r4, #16]
    4e2c:	2201      	movs	r2, #1
    4e2e:	408a      	lsls	r2, r1
    4e30:	4313      	orrs	r3, r2
    4e32:	e7d4      	b.n	4dde <gpio_nrfx_pin_interrupt_configure+0x5a>
    4e34:	50842500 	.word	0x50842500
    4e38:	50842800 	.word	0x50842800

00004e3c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4e3c:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    4e3e:	4b0b      	ldr	r3, [pc, #44]	; (4e6c <gpio_nrfx_init+0x30>)
    4e40:	781b      	ldrb	r3, [r3, #0]
    4e42:	b10b      	cbz	r3, 4e48 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    4e44:	2000      	movs	r0, #0
    4e46:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    4e48:	4b08      	ldr	r3, [pc, #32]	; (4e6c <gpio_nrfx_init+0x30>)
    4e4a:	2201      	movs	r2, #1
    4e4c:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4e4e:	2200      	movs	r2, #0
    4e50:	2105      	movs	r1, #5
    4e52:	200d      	movs	r0, #13
    4e54:	f7fe ff54 	bl	3d00 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    4e58:	200d      	movs	r0, #13
    4e5a:	f7fe ff33 	bl	3cc4 <arch_irq_enable>
    4e5e:	4b04      	ldr	r3, [pc, #16]	; (4e70 <gpio_nrfx_init+0x34>)
    4e60:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4e64:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4e68:	e7ec      	b.n	4e44 <gpio_nrfx_init+0x8>
    4e6a:	bf00      	nop
    4e6c:	2001b69e 	.word	0x2001b69e
    4e70:	5000d000 	.word	0x5000d000

00004e74 <gpiote_event_handler>:
{
    4e74:	b570      	push	{r4, r5, r6, lr}
    4e76:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    4e78:	2300      	movs	r3, #0
    4e7a:	9302      	str	r3, [sp, #8]
    4e7c:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    4e7e:	9300      	str	r3, [sp, #0]
    4e80:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4e82:	4b46      	ldr	r3, [pc, #280]	; (4f9c <gpiote_event_handler+0x128>)
    4e84:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    4e86:	b90c      	cbnz	r4, 4e8c <gpiote_event_handler+0x18>
{
    4e88:	2100      	movs	r1, #0
    4e8a:	e011      	b.n	4eb0 <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    4e8c:	4d44      	ldr	r5, [pc, #272]	; (4fa0 <gpiote_event_handler+0x12c>)
    4e8e:	4669      	mov	r1, sp
    4e90:	4628      	mov	r0, r5
    4e92:	f7ff fe5f 	bl	4b54 <check_level_trigger_pins>
		fired_triggers[0] =
    4e96:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    4e98:	a901      	add	r1, sp, #4
    4e9a:	f105 0018 	add.w	r0, r5, #24
    4e9e:	f7ff fe59 	bl	4b54 <check_level_trigger_pins>
		fired_triggers[1] =
    4ea2:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ea4:	4b3d      	ldr	r3, [pc, #244]	; (4f9c <gpiote_event_handler+0x128>)
    4ea6:	2200      	movs	r2, #0
    4ea8:	601a      	str	r2, [r3, #0]
    4eaa:	681b      	ldr	r3, [r3, #0]
}
    4eac:	e7ec      	b.n	4e88 <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    4eae:	3101      	adds	r1, #1
    4eb0:	2907      	cmp	r1, #7
    4eb2:	d82d      	bhi.n	4f10 <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    4eb4:	f101 0340 	add.w	r3, r1, #64	; 0x40
    4eb8:	009b      	lsls	r3, r3, #2
    4eba:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    4ebc:	2301      	movs	r3, #1
    4ebe:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    4ec0:	4838      	ldr	r0, [pc, #224]	; (4fa4 <gpiote_event_handler+0x130>)
    4ec2:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    4ec6:	4203      	tst	r3, r0
    4ec8:	d0f1      	beq.n	4eae <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4eca:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4ece:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    4ed2:	681b      	ldr	r3, [r3, #0]
    4ed4:	2b00      	cmp	r3, #0
    4ed6:	d0ea      	beq.n	4eae <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4ed8:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    4edc:	4831      	ldr	r0, [pc, #196]	; (4fa4 <gpiote_event_handler+0x130>)
    4ede:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    4ee2:	f3c0 3340 	ubfx	r3, r0, #13, #1
    4ee6:	f3c0 2004 	ubfx	r0, r0, #8, #5
    4eea:	2501      	movs	r5, #1
    4eec:	fa05 f000 	lsl.w	r0, r5, r0
    4ef0:	ad04      	add	r5, sp, #16
    4ef2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    4ef6:	f853 5c08 	ldr.w	r5, [r3, #-8]
    4efa:	4305      	orrs	r5, r0
    4efc:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    4f00:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    4f04:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4f08:	2200      	movs	r2, #0
    4f0a:	601a      	str	r2, [r3, #0]
    4f0c:	681b      	ldr	r3, [r3, #0]
}
    4f0e:	e7ce      	b.n	4eae <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    4f10:	9e02      	ldr	r6, [sp, #8]
    4f12:	b92e      	cbnz	r6, 4f20 <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    4f14:	9e03      	ldr	r6, [sp, #12]
    4f16:	b9ee      	cbnz	r6, 4f54 <gpiote_event_handler+0xe0>
	if (port_event) {
    4f18:	2c00      	cmp	r4, #0
    4f1a:	d135      	bne.n	4f88 <gpiote_event_handler+0x114>
}
    4f1c:	b004      	add	sp, #16
    4f1e:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    4f20:	4b21      	ldr	r3, [pc, #132]	; (4fa8 <gpiote_event_handler+0x134>)
    4f22:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4f24:	b119      	cbz	r1, 4f2e <gpiote_event_handler+0xba>
    4f26:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f28:	b149      	cbz	r1, 4f3e <gpiote_event_handler+0xca>
	return node->next;
    4f2a:	680d      	ldr	r5, [r1, #0]
    4f2c:	e007      	b.n	4f3e <gpiote_event_handler+0xca>
    4f2e:	460d      	mov	r5, r1
    4f30:	e005      	b.n	4f3e <gpiote_event_handler+0xca>
    4f32:	b16d      	cbz	r5, 4f50 <gpiote_event_handler+0xdc>
    4f34:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f36:	b105      	cbz	r5, 4f3a <gpiote_event_handler+0xc6>
	return node->next;
    4f38:	682b      	ldr	r3, [r5, #0]
    4f3a:	4629      	mov	r1, r5
    4f3c:	461d      	mov	r5, r3
    4f3e:	2900      	cmp	r1, #0
    4f40:	d0e8      	beq.n	4f14 <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    4f42:	688a      	ldr	r2, [r1, #8]
    4f44:	4032      	ands	r2, r6
    4f46:	d0f4      	beq.n	4f32 <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    4f48:	684b      	ldr	r3, [r1, #4]
    4f4a:	4815      	ldr	r0, [pc, #84]	; (4fa0 <gpiote_event_handler+0x12c>)
    4f4c:	4798      	blx	r3
    4f4e:	e7f0      	b.n	4f32 <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4f50:	462b      	mov	r3, r5
    4f52:	e7f2      	b.n	4f3a <gpiote_event_handler+0xc6>
	return list->head;
    4f54:	4b15      	ldr	r3, [pc, #84]	; (4fac <gpiote_event_handler+0x138>)
    4f56:	6859      	ldr	r1, [r3, #4]
    4f58:	b119      	cbz	r1, 4f62 <gpiote_event_handler+0xee>
    4f5a:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f5c:	b149      	cbz	r1, 4f72 <gpiote_event_handler+0xfe>
	return node->next;
    4f5e:	680d      	ldr	r5, [r1, #0]
    4f60:	e007      	b.n	4f72 <gpiote_event_handler+0xfe>
    4f62:	460d      	mov	r5, r1
    4f64:	e005      	b.n	4f72 <gpiote_event_handler+0xfe>
    4f66:	b16d      	cbz	r5, 4f84 <gpiote_event_handler+0x110>
    4f68:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    4f6a:	b105      	cbz	r5, 4f6e <gpiote_event_handler+0xfa>
	return node->next;
    4f6c:	682b      	ldr	r3, [r5, #0]
    4f6e:	4629      	mov	r1, r5
    4f70:	461d      	mov	r5, r3
    4f72:	2900      	cmp	r1, #0
    4f74:	d0d0      	beq.n	4f18 <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    4f76:	688a      	ldr	r2, [r1, #8]
    4f78:	4032      	ands	r2, r6
    4f7a:	d0f4      	beq.n	4f66 <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    4f7c:	684b      	ldr	r3, [r1, #4]
    4f7e:	480c      	ldr	r0, [pc, #48]	; (4fb0 <gpiote_event_handler+0x13c>)
    4f80:	4798      	blx	r3
    4f82:	e7f0      	b.n	4f66 <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4f84:	462b      	mov	r3, r5
    4f86:	e7f2      	b.n	4f6e <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    4f88:	4c05      	ldr	r4, [pc, #20]	; (4fa0 <gpiote_event_handler+0x12c>)
    4f8a:	4620      	mov	r0, r4
    4f8c:	f7ff fda8 	bl	4ae0 <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    4f90:	f104 0018 	add.w	r0, r4, #24
    4f94:	f7ff fda4 	bl	4ae0 <cfg_level_pins>
}
    4f98:	e7c0      	b.n	4f1c <gpiote_event_handler+0xa8>
    4f9a:	bf00      	nop
    4f9c:	5000d17c 	.word	0x5000d17c
    4fa0:	00010ee0 	.word	0x00010ee0
    4fa4:	5000d000 	.word	0x5000d000
    4fa8:	2001b560 	.word	0x2001b560
    4fac:	2001b57c 	.word	0x2001b57c
    4fb0:	00010ef8 	.word	0x00010ef8

00004fb4 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    4fb4:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    4fb6:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    4fb8:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    4fbc:	d06f      	beq.n	509e <baudrate_set+0xea>
    4fbe:	d83a      	bhi.n	5036 <baudrate_set+0x82>
    4fc0:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    4fc4:	d06e      	beq.n	50a4 <baudrate_set+0xf0>
    4fc6:	d90a      	bls.n	4fde <baudrate_set+0x2a>
    4fc8:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    4fcc:	d075      	beq.n	50ba <baudrate_set+0x106>
    4fce:	d924      	bls.n	501a <baudrate_set+0x66>
    4fd0:	f647 2312 	movw	r3, #31250	; 0x7a12
    4fd4:	4299      	cmp	r1, r3
    4fd6:	d12b      	bne.n	5030 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    4fd8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    4fdc:	e013      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    4fde:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    4fe2:	d061      	beq.n	50a8 <baudrate_set+0xf4>
    4fe4:	d907      	bls.n	4ff6 <baudrate_set+0x42>
    4fe6:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    4fea:	d063      	beq.n	50b4 <baudrate_set+0x100>
    4fec:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    4ff0:	d110      	bne.n	5014 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    4ff2:	4b3c      	ldr	r3, [pc, #240]	; (50e4 <baudrate_set+0x130>)
    4ff4:	e007      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    4ff6:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    4ffa:	d058      	beq.n	50ae <baudrate_set+0xfa>
    4ffc:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    5000:	d105      	bne.n	500e <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    5002:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    5006:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    500a:	2000      	movs	r0, #0
    500c:	4770      	bx	lr
	switch (baudrate) {
    500e:	f06f 0015 	mvn.w	r0, #21
    5012:	4770      	bx	lr
    5014:	f06f 0015 	mvn.w	r0, #21
    5018:	4770      	bx	lr
    501a:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    501e:	d04e      	beq.n	50be <baudrate_set+0x10a>
    5020:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    5024:	d101      	bne.n	502a <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    5026:	4b30      	ldr	r3, [pc, #192]	; (50e8 <baudrate_set+0x134>)
    5028:	e7ed      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    502a:	f06f 0015 	mvn.w	r0, #21
    502e:	4770      	bx	lr
    5030:	f06f 0015 	mvn.w	r0, #21
    5034:	4770      	bx	lr
    5036:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    503a:	d042      	beq.n	50c2 <baudrate_set+0x10e>
    503c:	d909      	bls.n	5052 <baudrate_set+0x9e>
    503e:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    5042:	d046      	beq.n	50d2 <baudrate_set+0x11e>
    5044:	d91f      	bls.n	5086 <baudrate_set+0xd2>
    5046:	4b29      	ldr	r3, [pc, #164]	; (50ec <baudrate_set+0x138>)
    5048:	4299      	cmp	r1, r3
    504a:	d148      	bne.n	50de <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    504c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5050:	e7d9      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    5052:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    5056:	d037      	beq.n	50c8 <baudrate_set+0x114>
    5058:	d905      	bls.n	5066 <baudrate_set+0xb2>
    505a:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    505e:	d10f      	bne.n	5080 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    5060:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    5064:	e7cf      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    5066:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    506a:	4299      	cmp	r1, r3
    506c:	d02e      	beq.n	50cc <baudrate_set+0x118>
    506e:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    5072:	d102      	bne.n	507a <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    5074:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    5078:	e7c5      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    507a:	f06f 0015 	mvn.w	r0, #21
    507e:	4770      	bx	lr
    5080:	f06f 0015 	mvn.w	r0, #21
    5084:	4770      	bx	lr
    5086:	4b1a      	ldr	r3, [pc, #104]	; (50f0 <baudrate_set+0x13c>)
    5088:	4299      	cmp	r1, r3
    508a:	d025      	beq.n	50d8 <baudrate_set+0x124>
    508c:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    5090:	d102      	bne.n	5098 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    5092:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    5096:	e7b6      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    5098:	f06f 0015 	mvn.w	r0, #21
    509c:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    509e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    50a2:	e7b0      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    50a4:	4b13      	ldr	r3, [pc, #76]	; (50f4 <baudrate_set+0x140>)
    50a6:	e7ae      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    50a8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    50ac:	e7ab      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    50ae:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    50b2:	e7a8      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    50b4:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    50b8:	e7a5      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    50ba:	4b0f      	ldr	r3, [pc, #60]	; (50f8 <baudrate_set+0x144>)
    50bc:	e7a3      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    50be:	4b0f      	ldr	r3, [pc, #60]	; (50fc <baudrate_set+0x148>)
    50c0:	e7a1      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    50c2:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    50c6:	e79e      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    50c8:	4b0d      	ldr	r3, [pc, #52]	; (5100 <baudrate_set+0x14c>)
    50ca:	e79c      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    50cc:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    50d0:	e799      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    50d2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    50d6:	e796      	b.n	5006 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    50d8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    50dc:	e793      	b.n	5006 <baudrate_set+0x52>
	switch (baudrate) {
    50de:	f06f 0015 	mvn.w	r0, #21
}
    50e2:	4770      	bx	lr
    50e4:	0013b000 	.word	0x0013b000
    50e8:	004ea000 	.word	0x004ea000
    50ec:	000f4240 	.word	0x000f4240
    50f0:	0003d090 	.word	0x0003d090
    50f4:	00275000 	.word	0x00275000
    50f8:	0075c000 	.word	0x0075c000
    50fc:	003af000 	.word	0x003af000
    5100:	013a9000 	.word	0x013a9000

00005104 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    5104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5108:	4605      	mov	r5, r0
    510a:	460f      	mov	r7, r1
	return dev->data;
    510c:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5110:	f00a fe9b 	bl	fe4a <k_is_in_isr>
    5114:	b920      	cbnz	r0, 5120 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    5116:	4b16      	ldr	r3, [pc, #88]	; (5170 <uarte_nrfx_poll_out+0x6c>)
    5118:	781b      	ldrb	r3, [r3, #0]
    511a:	b1ab      	cbz	r3, 5148 <uarte_nrfx_poll_out+0x44>
    511c:	2300      	movs	r3, #0
    511e:	e000      	b.n	5122 <uarte_nrfx_poll_out+0x1e>
    5120:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    5122:	b19b      	cbz	r3, 514c <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    5124:	f04f 0320 	mov.w	r3, #32
    5128:	f3ef 8411 	mrs	r4, BASEPRI
    512c:	f383 8812 	msr	BASEPRI_MAX, r3
    5130:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    5134:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    5136:	4628      	mov	r0, r5
    5138:	f009 fd31 	bl	eb9e <is_tx_ready>
    513c:	b950      	cbnz	r0, 5154 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    513e:	f384 8811 	msr	BASEPRI, r4
    5142:	f3bf 8f6f 	isb	sy
}
    5146:	e7ed      	b.n	5124 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5148:	2301      	movs	r3, #1
    514a:	e7ea      	b.n	5122 <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    514c:	4628      	mov	r0, r5
    514e:	f009 fe43 	bl	edd8 <wait_tx_ready>
    5152:	4606      	mov	r6, r0
	}

	data->char_out = c;
    5154:	4641      	mov	r1, r8
    5156:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    515a:	2201      	movs	r2, #1
    515c:	4628      	mov	r0, r5
    515e:	f009 fd38 	bl	ebd2 <tx_start>
	__asm__ volatile(
    5162:	f386 8811 	msr	BASEPRI, r6
    5166:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    516a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    516e:	bf00      	nop
    5170:	2001b69f 	.word	0x2001b69f

00005174 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    5174:	b538      	push	{r3, r4, r5, lr}
    5176:	4605      	mov	r5, r0
    5178:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    517a:	f101 0016 	add.w	r0, r1, #22
    517e:	f000 fe7d 	bl	5e7c <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    5182:	4b0a      	ldr	r3, [pc, #40]	; (51ac <endtx_stoptx_ppi_init+0x38>)
    5184:	4298      	cmp	r0, r3
    5186:	d10e      	bne.n	51a6 <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    5188:	7da3      	ldrb	r3, [r4, #22]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    518a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    518e:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    5192:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    5196:	7da2      	ldrb	r2, [r4, #22]
    5198:	2301      	movs	r3, #1
    519a:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    519c:	4a04      	ldr	r2, [pc, #16]	; (51b0 <endtx_stoptx_ppi_init+0x3c>)
    519e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    51a2:	2000      	movs	r0, #0
}
    51a4:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    51a6:	f06f 0004 	mvn.w	r0, #4
    51aa:	e7fb      	b.n	51a4 <endtx_stoptx_ppi_init+0x30>
    51ac:	0bad0000 	.word	0x0bad0000
    51b0:	50017000 	.word	0x50017000

000051b4 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    51b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    51b6:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    51b8:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    51ba:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    51bc:	2300      	movs	r3, #0
    51be:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    51c2:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    51c4:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    51c6:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    51ca:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    51cc:	2b01      	cmp	r3, #1
    51ce:	f000 80a0 	beq.w	5312 <uarte_instance_init+0x15e>
        case 0: return NRF_P0;
    51d2:	4a5a      	ldr	r2, [pc, #360]	; (533c <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    51d4:	2301      	movs	r3, #1
    51d6:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    51d8:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(cfg->pseltxd);
    51da:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    51dc:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    51e0:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    51e2:	2b01      	cmp	r3, #1
    51e4:	f000 8097 	beq.w	5316 <uarte_instance_init+0x162>
        case 0: return NRF_P0;
    51e8:	4954      	ldr	r1, [pc, #336]	; (533c <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    51ea:	3280      	adds	r2, #128	; 0x80
    51ec:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    51f0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    51f4:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    51f8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    51fc:	68e3      	ldr	r3, [r4, #12]
    51fe:	f1b3 3fff 	cmp.w	r3, #4294967295
    5202:	d010      	beq.n	5226 <uarte_instance_init+0x72>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    5204:	7e27      	ldrb	r7, [r4, #24]
    *p_pin = pin_number & 0x1F;
    5206:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    520a:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    520c:	2b01      	cmp	r3, #1
    520e:	f000 8084 	beq.w	531a <uarte_instance_init+0x166>
        case 0: return NRF_P0;
    5212:	494a      	ldr	r1, [pc, #296]	; (533c <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5214:	3280      	adds	r2, #128	; 0x80
    5216:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    521a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    521e:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    5222:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    5226:	68a2      	ldr	r2, [r4, #8]
    5228:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    522a:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    522e:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    5232:	6923      	ldr	r3, [r4, #16]
    5234:	f1b3 3fff 	cmp.w	r3, #4294967295
    5238:	d00f      	beq.n	525a <uarte_instance_init+0xa6>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    523a:	7e67      	ldrb	r7, [r4, #25]
    *p_pin = pin_number & 0x1F;
    523c:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5240:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5242:	2b01      	cmp	r3, #1
    5244:	d06b      	beq.n	531e <uarte_instance_init+0x16a>
        case 0: return NRF_P0;
    5246:	493d      	ldr	r1, [pc, #244]	; (533c <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5248:	3280      	adds	r2, #128	; 0x80
    524a:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    524e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    5252:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    5256:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    525a:	6963      	ldr	r3, [r4, #20]
    525c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5260:	d018      	beq.n	5294 <uarte_instance_init+0xe0>
    *p_pin = pin_number & 0x1F;
    5262:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5266:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5268:	2b01      	cmp	r3, #1
    526a:	d05a      	beq.n	5322 <uarte_instance_init+0x16e>
        case 0: return NRF_P0;
    526c:	4933      	ldr	r1, [pc, #204]	; (533c <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    526e:	2301      	movs	r3, #1
    5270:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    5272:	608b      	str	r3, [r1, #8]
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    5274:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    5276:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    527a:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    527c:	2b01      	cmp	r3, #1
    527e:	d052      	beq.n	5326 <uarte_instance_init+0x172>
        case 0: return NRF_P0;
    5280:	492e      	ldr	r1, [pc, #184]	; (533c <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5282:	3280      	adds	r2, #128	; 0x80
    5284:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5288:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    528c:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    5290:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    5294:	6962      	ldr	r2, [r4, #20]
    5296:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    5298:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    529c:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    52a0:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    52a2:	3104      	adds	r1, #4
    52a4:	f009 fbff 	bl	eaa6 <uarte_nrfx_configure>
	if (err) {
    52a8:	4607      	mov	r7, r0
    52aa:	bb80      	cbnz	r0, 530e <uarte_instance_init+0x15a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    52ac:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    52ae:	f013 0f08 	tst.w	r3, #8
    52b2:	d13a      	bne.n	532a <uarte_instance_init+0x176>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    52b4:	2308      	movs	r3, #8
    52b6:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    52ba:	68e3      	ldr	r3, [r4, #12]
    52bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    52c0:	d00c      	beq.n	52dc <uarte_instance_init+0x128>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52c2:	2300      	movs	r3, #0
    52c4:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    52c8:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    52cc:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    52d0:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    52d4:	2301      	movs	r3, #1
    52d6:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52da:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    52dc:	6863      	ldr	r3, [r4, #4]
    52de:	f013 0f08 	tst.w	r3, #8
    52e2:	d103      	bne.n	52ec <uarte_instance_init+0x138>
    p_reg->INTENSET = mask;
    52e4:	f44f 7380 	mov.w	r3, #256	; 0x100
    52e8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    52ec:	6863      	ldr	r3, [r4, #4]
    52ee:	f013 0f10 	tst.w	r3, #16
    52f2:	d003      	beq.n	52fc <uarte_instance_init+0x148>
    52f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    52f8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    52fc:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    52fe:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5302:	2300      	movs	r3, #0
    5304:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5308:	2301      	movs	r3, #1
    530a:	60ab      	str	r3, [r5, #8]
    530c:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    530e:	4638      	mov	r0, r7
    5310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    5312:	4a0b      	ldr	r2, [pc, #44]	; (5340 <uarte_instance_init+0x18c>)
    5314:	e75e      	b.n	51d4 <uarte_instance_init+0x20>
    5316:	490a      	ldr	r1, [pc, #40]	; (5340 <uarte_instance_init+0x18c>)
    5318:	e767      	b.n	51ea <uarte_instance_init+0x36>
    531a:	4909      	ldr	r1, [pc, #36]	; (5340 <uarte_instance_init+0x18c>)
    531c:	e77a      	b.n	5214 <uarte_instance_init+0x60>
    531e:	4908      	ldr	r1, [pc, #32]	; (5340 <uarte_instance_init+0x18c>)
    5320:	e792      	b.n	5248 <uarte_instance_init+0x94>
    5322:	4907      	ldr	r1, [pc, #28]	; (5340 <uarte_instance_init+0x18c>)
    5324:	e7a3      	b.n	526e <uarte_instance_init+0xba>
    5326:	4906      	ldr	r1, [pc, #24]	; (5340 <uarte_instance_init+0x18c>)
    5328:	e7ab      	b.n	5282 <uarte_instance_init+0xce>
		err = endtx_stoptx_ppi_init(uarte, data);
    532a:	4631      	mov	r1, r6
    532c:	4628      	mov	r0, r5
    532e:	f7ff ff21 	bl	5174 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5332:	2800      	cmp	r0, #0
    5334:	dabe      	bge.n	52b4 <uarte_instance_init+0x100>
			return err;
    5336:	4607      	mov	r7, r0
    5338:	e7e9      	b.n	530e <uarte_instance_init+0x15a>
    533a:	bf00      	nop
    533c:	50842500 	.word	0x50842500
    5340:	50842800 	.word	0x50842800

00005344 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    5344:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    5348:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    534c:	4b01      	ldr	r3, [pc, #4]	; (5354 <set_comparator+0x10>)
    534e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    5352:	4770      	bx	lr
    5354:	50015000 	.word	0x50015000

00005358 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    5358:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    535c:	4b01      	ldr	r3, [pc, #4]	; (5364 <get_comparator+0xc>)
    535e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    5362:	4770      	bx	lr
    5364:	50015000 	.word	0x50015000

00005368 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5368:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    536c:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    536e:	4a02      	ldr	r2, [pc, #8]	; (5378 <event_enable+0x10>)
    5370:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    5374:	4770      	bx	lr
    5376:	bf00      	nop
    5378:	50015000 	.word	0x50015000

0000537c <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    537c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5380:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    5382:	4a02      	ldr	r2, [pc, #8]	; (538c <event_disable+0x10>)
    5384:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    5388:	4770      	bx	lr
    538a:	bf00      	nop
    538c:	50015000 	.word	0x50015000

00005390 <counter>:
     return p_reg->COUNTER;
    5390:	4b01      	ldr	r3, [pc, #4]	; (5398 <counter+0x8>)
    5392:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    5396:	4770      	bx	lr
    5398:	50015000 	.word	0x50015000

0000539c <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    539c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    539e:	2301      	movs	r3, #1
    53a0:	4083      	lsls	r3, r0
    53a2:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    53a4:	4a0d      	ldr	r2, [pc, #52]	; (53dc <compare_int_lock+0x40>)
    53a6:	e8d2 1fef 	ldaex	r1, [r2]
    53aa:	ea01 0c04 	and.w	ip, r1, r4
    53ae:	e8c2 cfee 	stlex	lr, ip, [r2]
    53b2:	f1be 0f00 	cmp.w	lr, #0
    53b6:	d1f6      	bne.n	53a6 <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    53b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    53bc:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    53c0:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    53c4:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    53c8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    53cc:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    53d0:	420b      	tst	r3, r1
}
    53d2:	bf14      	ite	ne
    53d4:	2001      	movne	r0, #1
    53d6:	2000      	moveq	r0, #0
    53d8:	bd10      	pop	{r4, pc}
    53da:	bf00      	nop
    53dc:	2001b5bc 	.word	0x2001b5bc

000053e0 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    53e0:	b570      	push	{r4, r5, r6, lr}
    53e2:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    53e4:	f009 fd44 	bl	ee70 <full_int_lock>
    53e8:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    53ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    53ee:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    53f0:	4a15      	ldr	r2, [pc, #84]	; (5448 <channel_processing_check_and_clear+0x68>)
    53f2:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    53f6:	4213      	tst	r3, r2
    53f8:	d105      	bne.n	5406 <channel_processing_check_and_clear+0x26>
	bool result = false;
    53fa:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    53fc:	4628      	mov	r0, r5
    53fe:	f009 fd40 	bl	ee82 <full_int_unlock>

	return result;
}
    5402:	4630      	mov	r0, r6
    5404:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    5406:	2301      	movs	r3, #1
    5408:	40a3      	lsls	r3, r4
    540a:	43db      	mvns	r3, r3
    540c:	4a0f      	ldr	r2, [pc, #60]	; (544c <channel_processing_check_and_clear+0x6c>)
    540e:	e8d2 1fef 	ldaex	r1, [r2]
    5412:	ea01 0003 	and.w	r0, r1, r3
    5416:	e8c2 0fe6 	stlex	r6, r0, [r2]
    541a:	2e00      	cmp	r6, #0
    541c:	d1f7      	bne.n	540e <channel_processing_check_and_clear+0x2e>
    541e:	b959      	cbnz	r1, 5438 <channel_processing_check_and_clear+0x58>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5420:	f104 0350 	add.w	r3, r4, #80	; 0x50
    5424:	009b      	lsls	r3, r3, #2
    5426:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5428:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    542c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5430:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    5432:	b113      	cbz	r3, 543a <channel_processing_check_and_clear+0x5a>
    5434:	2301      	movs	r3, #1
    5436:	e000      	b.n	543a <channel_processing_check_and_clear+0x5a>
    5438:	2301      	movs	r3, #1
		if (result) {
    543a:	461e      	mov	r6, r3
    543c:	2b00      	cmp	r3, #0
    543e:	d0dd      	beq.n	53fc <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    5440:	4620      	mov	r0, r4
    5442:	f009 fd06 	bl	ee52 <event_clear>
    5446:	e7d9      	b.n	53fc <channel_processing_check_and_clear+0x1c>
    5448:	50015000 	.word	0x50015000
    544c:	2001b5b8 	.word	0x2001b5b8

00005450 <compare_int_unlock>:
	if (key) {
    5450:	b901      	cbnz	r1, 5454 <compare_int_unlock+0x4>
}
    5452:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    5454:	2301      	movs	r3, #1
    5456:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5458:	4a0e      	ldr	r2, [pc, #56]	; (5494 <compare_int_unlock+0x44>)
    545a:	e8d2 1fef 	ldaex	r1, [r2]
    545e:	4319      	orrs	r1, r3
    5460:	e8c2 1fec 	stlex	ip, r1, [r2]
    5464:	f1bc 0f00 	cmp.w	ip, #0
    5468:	d1f7      	bne.n	545a <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    546a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    546e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    5470:	4a09      	ldr	r2, [pc, #36]	; (5498 <compare_int_unlock+0x48>)
    5472:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5476:	4b09      	ldr	r3, [pc, #36]	; (549c <compare_int_unlock+0x4c>)
    5478:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    547c:	fa23 f000 	lsr.w	r0, r3, r0
    5480:	f010 0f01 	tst.w	r0, #1
    5484:	d0e5      	beq.n	5452 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5486:	4b06      	ldr	r3, [pc, #24]	; (54a0 <compare_int_unlock+0x50>)
    5488:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    548c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    5490:	e7df      	b.n	5452 <compare_int_unlock+0x2>
    5492:	bf00      	nop
    5494:	2001b5bc 	.word	0x2001b5bc
    5498:	50015000 	.word	0x50015000
    549c:	2001b5b8 	.word	0x2001b5b8
    54a0:	e000e100 	.word	0xe000e100

000054a4 <sys_clock_timeout_handler>:
{
    54a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54a6:	4607      	mov	r7, r0
    54a8:	4614      	mov	r4, r2
    54aa:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    54ac:	4610      	mov	r0, r2
    54ae:	4619      	mov	r1, r3
    54b0:	f009 fcdb 	bl	ee6a <absolute_time_to_cc>
    54b4:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    54b6:	4b15      	ldr	r3, [pc, #84]	; (550c <sys_clock_timeout_handler+0x68>)
    54b8:	681a      	ldr	r2, [r3, #0]
    54ba:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    54bc:	601c      	str	r4, [r3, #0]
    54be:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    54c0:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    54c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    54c8:	d308      	bcc.n	54dc <sys_clock_timeout_handler+0x38>
	return false;
    54ca:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    54cc:	f006 fec2 	bl	c254 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    54d0:	4638      	mov	r0, r7
    54d2:	f7ff ff41 	bl	5358 <get_comparator>
    54d6:	42a8      	cmp	r0, r5
    54d8:	d00c      	beq.n	54f4 <sys_clock_timeout_handler+0x50>
}
    54da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    54dc:	4b0c      	ldr	r3, [pc, #48]	; (5510 <sys_clock_timeout_handler+0x6c>)
    54de:	6819      	ldr	r1, [r3, #0]
    54e0:	0a0b      	lsrs	r3, r1, #8
    54e2:	060a      	lsls	r2, r1, #24
    54e4:	1952      	adds	r2, r2, r5
    54e6:	f143 0300 	adc.w	r3, r3, #0
    54ea:	490a      	ldr	r1, [pc, #40]	; (5514 <sys_clock_timeout_handler+0x70>)
    54ec:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    54f0:	2401      	movs	r4, #1
    54f2:	e7eb      	b.n	54cc <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    54f4:	b11c      	cbz	r4, 54fe <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    54f6:	4638      	mov	r0, r7
    54f8:	f7ff ff36 	bl	5368 <event_enable>
}
    54fc:	e7ed      	b.n	54da <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    54fe:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    5502:	4638      	mov	r0, r7
    5504:	f7ff ff1e 	bl	5344 <set_comparator>
    5508:	e7f5      	b.n	54f6 <sys_clock_timeout_handler+0x52>
    550a:	bf00      	nop
    550c:	20000358 	.word	0x20000358
    5510:	2001b5c0 	.word	0x2001b5c0
    5514:	20000340 	.word	0x20000340

00005518 <z_nrf_rtc_timer_read>:
{
    5518:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    551a:	4b0d      	ldr	r3, [pc, #52]	; (5550 <z_nrf_rtc_timer_read+0x38>)
    551c:	681b      	ldr	r3, [r3, #0]
    551e:	0a1d      	lsrs	r5, r3, #8
    5520:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    5522:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    5526:	f7ff ff33 	bl	5390 <counter>
    552a:	4603      	mov	r3, r0
	val += cntr;
    552c:	1820      	adds	r0, r4, r0
    552e:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    5532:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    5536:	d20a      	bcs.n	554e <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    5538:	4b06      	ldr	r3, [pc, #24]	; (5554 <z_nrf_rtc_timer_read+0x3c>)
    553a:	e9d3 2300 	ldrd	r2, r3, [r3]
    553e:	4299      	cmp	r1, r3
    5540:	bf08      	it	eq
    5542:	4290      	cmpeq	r0, r2
    5544:	d203      	bcs.n	554e <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    5546:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    554a:	f141 0100 	adc.w	r1, r1, #0
}
    554e:	bd38      	pop	{r3, r4, r5, pc}
    5550:	2001b5c0 	.word	0x2001b5c0
    5554:	20000340 	.word	0x20000340

00005558 <compare_set_nolocks>:
{
    5558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    555c:	4606      	mov	r6, r0
    555e:	4614      	mov	r4, r2
    5560:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    5562:	4610      	mov	r0, r2
    5564:	4619      	mov	r1, r3
    5566:	f009 fc80 	bl	ee6a <absolute_time_to_cc>
    556a:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    556c:	f7ff ffd4 	bl	5518 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5570:	42a9      	cmp	r1, r5
    5572:	bf08      	it	eq
    5574:	42a0      	cmpeq	r0, r4
    5576:	d21e      	bcs.n	55b6 <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    5578:	ebb4 0800 	subs.w	r8, r4, r0
    557c:	eb65 0901 	sbc.w	r9, r5, r1
    5580:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5584:	2300      	movs	r3, #0
    5586:	454b      	cmp	r3, r9
    5588:	bf08      	it	eq
    558a:	4542      	cmpeq	r2, r8
    558c:	d32a      	bcc.n	55e4 <compare_set_nolocks+0x8c>
		if (target_time != cc_data[chan].target_time) {
    558e:	4b17      	ldr	r3, [pc, #92]	; (55ec <compare_set_nolocks+0x94>)
    5590:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    5594:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5598:	42ab      	cmp	r3, r5
    559a:	bf08      	it	eq
    559c:	42a2      	cmpeq	r2, r4
    559e:	d014      	beq.n	55ca <compare_set_nolocks+0x72>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    55a0:	4639      	mov	r1, r7
    55a2:	4630      	mov	r0, r6
    55a4:	f009 fc72 	bl	ee8c <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    55a8:	4639      	mov	r1, r7
    55aa:	f009 fc4e 	bl	ee4a <counter_sub>
    55ae:	1824      	adds	r4, r4, r0
    55b0:	f145 0500 	adc.w	r5, r5, #0
    55b4:	e009      	b.n	55ca <compare_set_nolocks+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    55b6:	2301      	movs	r3, #1
    55b8:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    55ba:	4a0d      	ldr	r2, [pc, #52]	; (55f0 <compare_set_nolocks+0x98>)
    55bc:	e8d2 1fef 	ldaex	r1, [r2]
    55c0:	4319      	orrs	r1, r3
    55c2:	e8c2 1fe0 	stlex	r0, r1, [r2]
    55c6:	2800      	cmp	r0, #0
    55c8:	d1f8      	bne.n	55bc <compare_set_nolocks+0x64>
	cc_data[chan].target_time = target_time;
    55ca:	4b08      	ldr	r3, [pc, #32]	; (55ec <compare_set_nolocks+0x94>)
    55cc:	0132      	lsls	r2, r6, #4
    55ce:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    55d2:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    55d6:	9908      	ldr	r1, [sp, #32]
    55d8:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    55da:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55dc:	6073      	str	r3, [r6, #4]
	return ret;
    55de:	2000      	movs	r0, #0
}
    55e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    55e4:	f06f 0015 	mvn.w	r0, #21
    55e8:	e7fa      	b.n	55e0 <compare_set_nolocks+0x88>
    55ea:	bf00      	nop
    55ec:	20000348 	.word	0x20000348
    55f0:	2001b5b8 	.word	0x2001b5b8

000055f4 <process_channel>:

static void process_channel(int32_t chan)
{
    55f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    55f8:	b082      	sub	sp, #8
    55fa:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    55fc:	f7ff fef0 	bl	53e0 <channel_processing_check_and_clear>
    5600:	b910      	cbnz	r0, 5608 <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    5602:	b002      	add	sp, #8
    5604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    5608:	f7ff ff86 	bl	5518 <z_nrf_rtc_timer_read>
    560c:	4606      	mov	r6, r0
    560e:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    5610:	f009 fc2e 	bl	ee70 <full_int_lock>
    5614:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    5616:	4b13      	ldr	r3, [pc, #76]	; (5664 <process_channel+0x70>)
    5618:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    561c:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    5620:	454f      	cmp	r7, r9
    5622:	bf08      	it	eq
    5624:	4546      	cmpeq	r6, r8
    5626:	d20b      	bcs.n	5640 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    5628:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    562a:	4650      	mov	r0, sl
    562c:	f009 fc29 	bl	ee82 <full_int_unlock>
		if (handler) {
    5630:	2e00      	cmp	r6, #0
    5632:	d0e6      	beq.n	5602 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    5634:	9500      	str	r5, [sp, #0]
    5636:	4642      	mov	r2, r8
    5638:	464b      	mov	r3, r9
    563a:	4620      	mov	r0, r4
    563c:	47b0      	blx	r6
}
    563e:	e7e0      	b.n	5602 <process_channel+0xe>
			handler = cc_data[chan].callback;
    5640:	4a08      	ldr	r2, [pc, #32]	; (5664 <process_channel+0x70>)
    5642:	0123      	lsls	r3, r4, #4
    5644:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    5648:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    564a:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    564c:	2000      	movs	r0, #0
    564e:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5650:	f04f 32ff 	mov.w	r2, #4294967295
    5654:	f04f 33ff 	mov.w	r3, #4294967295
    5658:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    565c:	4620      	mov	r0, r4
    565e:	f7ff fe8d 	bl	537c <event_disable>
    5662:	e7e2      	b.n	562a <process_channel+0x36>
    5664:	20000348 	.word	0x20000348

00005668 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    5668:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    566a:	4b0d      	ldr	r3, [pc, #52]	; (56a0 <rtc_nrf_isr+0x38>)
    566c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5670:	f013 0f02 	tst.w	r3, #2
    5674:	d00a      	beq.n	568c <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5676:	4b0b      	ldr	r3, [pc, #44]	; (56a4 <rtc_nrf_isr+0x3c>)
    5678:	681b      	ldr	r3, [r3, #0]
    567a:	b13b      	cbz	r3, 568c <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    567c:	4b09      	ldr	r3, [pc, #36]	; (56a4 <rtc_nrf_isr+0x3c>)
    567e:	2200      	movs	r2, #0
    5680:	601a      	str	r2, [r3, #0]
    5682:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    5684:	4a08      	ldr	r2, [pc, #32]	; (56a8 <rtc_nrf_isr+0x40>)
    5686:	6813      	ldr	r3, [r2, #0]
    5688:	3301      	adds	r3, #1
    568a:	6013      	str	r3, [r2, #0]
{
    568c:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    568e:	2c00      	cmp	r4, #0
    5690:	dd00      	ble.n	5694 <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    5692:	bd10      	pop	{r4, pc}
		process_channel(chan);
    5694:	4620      	mov	r0, r4
    5696:	f7ff ffad 	bl	55f4 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    569a:	3401      	adds	r4, #1
    569c:	e7f7      	b.n	568e <rtc_nrf_isr+0x26>
    569e:	bf00      	nop
    56a0:	50015000 	.word	0x50015000
    56a4:	50015104 	.word	0x50015104
    56a8:	2001b5c0 	.word	0x2001b5c0

000056ac <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    56ac:	b530      	push	{r4, r5, lr}
    56ae:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    56b0:	2300      	movs	r3, #0
    56b2:	4a1f      	ldr	r2, [pc, #124]	; (5730 <sys_clock_driver_init+0x84>)
    56b4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    56b8:	2b00      	cmp	r3, #0
    56ba:	dd27      	ble.n	570c <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    56bc:	4c1c      	ldr	r4, [pc, #112]	; (5730 <sys_clock_driver_init+0x84>)
    56be:	2502      	movs	r5, #2
    56c0:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    56c4:	4b1b      	ldr	r3, [pc, #108]	; (5734 <sys_clock_driver_init+0x88>)
    56c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    56ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    56ce:	2200      	movs	r2, #0
    56d0:	2101      	movs	r1, #1
    56d2:	2015      	movs	r0, #21
    56d4:	f7fe fb14 	bl	3d00 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    56d8:	2015      	movs	r0, #21
    56da:	f7fe faf3 	bl	3cc4 <arch_irq_enable>
    56de:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    56e2:	2301      	movs	r3, #1
    56e4:	4a14      	ldr	r2, [pc, #80]	; (5738 <sys_clock_driver_init+0x8c>)
    56e6:	6013      	str	r3, [r2, #0]
    56e8:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    56ea:	4a14      	ldr	r2, [pc, #80]	; (573c <sys_clock_driver_init+0x90>)
    56ec:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    56ee:	2400      	movs	r4, #0
    56f0:	9401      	str	r4, [sp, #4]
    56f2:	4b13      	ldr	r3, [pc, #76]	; (5740 <sys_clock_driver_init+0x94>)
    56f4:	9300      	str	r3, [sp, #0]
    56f6:	4a13      	ldr	r2, [pc, #76]	; (5744 <sys_clock_driver_init+0x98>)
    56f8:	2300      	movs	r3, #0
    56fa:	4620      	mov	r0, r4
    56fc:	f009 fc01 	bl	ef02 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    5700:	4628      	mov	r0, r5
    5702:	f7ff f90b 	bl	491c <z_nrf_clock_control_lf_on>

	return 0;
}
    5706:	4620      	mov	r0, r4
    5708:	b003      	add	sp, #12
    570a:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    570c:	4a0e      	ldr	r2, [pc, #56]	; (5748 <sys_clock_driver_init+0x9c>)
    570e:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5712:	f04f 30ff 	mov.w	r0, #4294967295
    5716:	f04f 31ff 	mov.w	r1, #4294967295
    571a:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    571e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5722:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    5724:	4902      	ldr	r1, [pc, #8]	; (5730 <sys_clock_driver_init+0x84>)
    5726:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    572a:	3301      	adds	r3, #1
    572c:	e7c4      	b.n	56b8 <sys_clock_driver_init+0xc>
    572e:	bf00      	nop
    5730:	50015000 	.word	0x50015000
    5734:	e000e100 	.word	0xe000e100
    5738:	50015008 	.word	0x50015008
    573c:	2001b5bc 	.word	0x2001b5bc
    5740:	000054a5 	.word	0x000054a5
    5744:	007fffff 	.word	0x007fffff
    5748:	20000348 	.word	0x20000348

0000574c <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    574c:	b510      	push	{r4, lr}
    574e:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5750:	f1b0 3fff 	cmp.w	r0, #4294967295
    5754:	d007      	beq.n	5766 <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5756:	1e44      	subs	r4, r0, #1
    5758:	2c00      	cmp	r4, #0
    575a:	dd07      	ble.n	576c <sys_clock_set_timeout+0x20>
    575c:	4b11      	ldr	r3, [pc, #68]	; (57a4 <sys_clock_set_timeout+0x58>)
    575e:	429c      	cmp	r4, r3
    5760:	dd05      	ble.n	576e <sys_clock_set_timeout+0x22>
    5762:	4c11      	ldr	r4, [pc, #68]	; (57a8 <sys_clock_set_timeout+0x5c>)
    5764:	e003      	b.n	576e <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5766:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    576a:	e7f4      	b.n	5756 <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    576c:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    576e:	f7ff fed3 	bl	5518 <z_nrf_rtc_timer_read>
    5772:	4b0e      	ldr	r3, [pc, #56]	; (57ac <sys_clock_set_timeout+0x60>)
    5774:	e9d3 2300 	ldrd	r2, r3, [r3]
    5778:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    577a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    577e:	d300      	bcc.n	5782 <sys_clock_set_timeout+0x36>
		ticks = 0;
    5780:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5782:	4404      	add	r4, r0
    5784:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    5786:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    578a:	d300      	bcc.n	578e <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    578c:	4c06      	ldr	r4, [pc, #24]	; (57a8 <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    578e:	2000      	movs	r0, #0
    5790:	9001      	str	r0, [sp, #4]
    5792:	4907      	ldr	r1, [pc, #28]	; (57b0 <sys_clock_set_timeout+0x64>)
    5794:	9100      	str	r1, [sp, #0]
    5796:	1912      	adds	r2, r2, r4
    5798:	f143 0300 	adc.w	r3, r3, #0
    579c:	f009 fbb1 	bl	ef02 <compare_set>
}
    57a0:	b002      	add	sp, #8
    57a2:	bd10      	pop	{r4, pc}
    57a4:	007ffffe 	.word	0x007ffffe
    57a8:	007fffff 	.word	0x007fffff
    57ac:	20000358 	.word	0x20000358
    57b0:	000054a5 	.word	0x000054a5

000057b4 <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    57b4:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    57b6:	f7ff feaf 	bl	5518 <z_nrf_rtc_timer_read>
    57ba:	4b02      	ldr	r3, [pc, #8]	; (57c4 <sys_clock_elapsed+0x10>)
    57bc:	681b      	ldr	r3, [r3, #0]
}
    57be:	1ac0      	subs	r0, r0, r3
    57c0:	bd08      	pop	{r3, pc}
    57c2:	bf00      	nop
    57c4:	20000358 	.word	0x20000358

000057c8 <nrf53_errata_42>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    57c8:	4b08      	ldr	r3, [pc, #32]	; (57ec <nrf53_errata_42+0x24>)
    57ca:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    57cc:	3304      	adds	r3, #4
    57ce:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    57d0:	2a07      	cmp	r2, #7
    57d2:	d001      	beq.n	57d8 <nrf53_errata_42+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    57d4:	2000      	movs	r0, #0
    57d6:	4770      	bx	lr
                    switch(var2)
    57d8:	3b02      	subs	r3, #2
    57da:	2b00      	cmp	r3, #0
    57dc:	d804      	bhi.n	57e8 <nrf53_errata_42+0x20>
    57de:	e8df f003 	tbb	[pc, r3]
    57e2:	01          	.byte	0x01
    57e3:	00          	.byte	0x00
                if (var1 == 0x07)
    57e4:	2001      	movs	r0, #1
    57e6:	4770      	bx	lr
                            return false;
    57e8:	2000      	movs	r0, #0
    #endif
}
    57ea:	4770      	bx	lr
    57ec:	00ff0130 	.word	0x00ff0130

000057f0 <nrf53_errata_46>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    57f0:	4b0a      	ldr	r3, [pc, #40]	; (581c <nrf53_errata_46+0x2c>)
    57f2:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    57f4:	3304      	adds	r3, #4
    57f6:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    57f8:	2a07      	cmp	r2, #7
    57fa:	d001      	beq.n	5800 <nrf53_errata_46+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    57fc:	2000      	movs	r0, #0
    57fe:	4770      	bx	lr
                    switch(var2)
    5800:	2b04      	cmp	r3, #4
    5802:	d007      	beq.n	5814 <nrf53_errata_46+0x24>
    5804:	d808      	bhi.n	5818 <nrf53_errata_46+0x28>
    5806:	3b02      	subs	r3, #2
    5808:	2b01      	cmp	r3, #1
    580a:	d801      	bhi.n	5810 <nrf53_errata_46+0x20>
    580c:	2001      	movs	r0, #1
    #endif
}
    580e:	4770      	bx	lr
                            return false;
    5810:	2000      	movs	r0, #0
    5812:	4770      	bx	lr
                            return false;
    5814:	2000      	movs	r0, #0
    5816:	4770      	bx	lr
                            return false;
    5818:	2000      	movs	r0, #0
    581a:	4770      	bx	lr
    581c:	00ff0130 	.word	0x00ff0130

00005820 <nrf53_errata_49>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5820:	4b08      	ldr	r3, [pc, #32]	; (5844 <nrf53_errata_49+0x24>)
    5822:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5824:	3304      	adds	r3, #4
    5826:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5828:	2a07      	cmp	r2, #7
    582a:	d001      	beq.n	5830 <nrf53_errata_49+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    582c:	2000      	movs	r0, #0
    582e:	4770      	bx	lr
                    switch(var2)
    5830:	3b02      	subs	r3, #2
    5832:	2b00      	cmp	r3, #0
    5834:	d804      	bhi.n	5840 <nrf53_errata_49+0x20>
    5836:	e8df f003 	tbb	[pc, r3]
    583a:	01          	.byte	0x01
    583b:	00          	.byte	0x00
                if (var1 == 0x07)
    583c:	2001      	movs	r0, #1
    583e:	4770      	bx	lr
                            return false;
    5840:	2000      	movs	r0, #0
    #endif
}
    5842:	4770      	bx	lr
    5844:	00ff0130 	.word	0x00ff0130

00005848 <nrf53_errata_55>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5848:	4b03      	ldr	r3, [pc, #12]	; (5858 <nrf53_errata_55+0x10>)
    584a:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    584c:	2b07      	cmp	r3, #7
    584e:	d001      	beq.n	5854 <nrf53_errata_55+0xc>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    5850:	2000      	movs	r0, #0
    5852:	4770      	bx	lr
                            return true;
    5854:	2001      	movs	r0, #1
    #endif
}
    5856:	4770      	bx	lr
    5858:	00ff0130 	.word	0x00ff0130

0000585c <nrf53_errata_64>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    585c:	4b08      	ldr	r3, [pc, #32]	; (5880 <nrf53_errata_64+0x24>)
    585e:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5860:	3304      	adds	r3, #4
    5862:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5864:	2a07      	cmp	r2, #7
    5866:	d001      	beq.n	586c <nrf53_errata_64+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5868:	2000      	movs	r0, #0
    586a:	4770      	bx	lr
                    switch(var2)
    586c:	3b02      	subs	r3, #2
    586e:	2b00      	cmp	r3, #0
    5870:	d804      	bhi.n	587c <nrf53_errata_64+0x20>
    5872:	e8df f003 	tbb	[pc, r3]
    5876:	01          	.byte	0x01
    5877:	00          	.byte	0x00
                if (var1 == 0x07)
    5878:	2001      	movs	r0, #1
    587a:	4770      	bx	lr
                            return false;
    587c:	2000      	movs	r0, #0
    #endif
}
    587e:	4770      	bx	lr
    5880:	00ff0130 	.word	0x00ff0130

00005884 <nrf53_errata_69>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5884:	4b08      	ldr	r3, [pc, #32]	; (58a8 <nrf53_errata_69+0x24>)
    5886:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5888:	3304      	adds	r3, #4
    588a:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    588c:	2a07      	cmp	r2, #7
    588e:	d001      	beq.n	5894 <nrf53_errata_69+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5890:	2000      	movs	r0, #0
    5892:	4770      	bx	lr
                    switch(var2)
    5894:	3b02      	subs	r3, #2
    5896:	2b00      	cmp	r3, #0
    5898:	d804      	bhi.n	58a4 <nrf53_errata_69+0x20>
    589a:	e8df f003 	tbb	[pc, r3]
    589e:	01          	.byte	0x01
    589f:	00          	.byte	0x00
                if (var1 == 0x07)
    58a0:	2001      	movs	r0, #1
    58a2:	4770      	bx	lr
                            return false;
    58a4:	2000      	movs	r0, #0
    #endif
}
    58a6:	4770      	bx	lr
    58a8:	00ff0130 	.word	0x00ff0130

000058ac <nrf53_errata_97>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    58ac:	4b08      	ldr	r3, [pc, #32]	; (58d0 <nrf53_errata_97+0x24>)
    58ae:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    58b0:	3304      	adds	r3, #4
    58b2:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    58b4:	2a07      	cmp	r2, #7
    58b6:	d001      	beq.n	58bc <nrf53_errata_97+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    58b8:	2000      	movs	r0, #0
    58ba:	4770      	bx	lr
                    switch(var2)
    58bc:	3b02      	subs	r3, #2
    58be:	2b00      	cmp	r3, #0
    58c0:	d804      	bhi.n	58cc <nrf53_errata_97+0x20>
    58c2:	e8df f003 	tbb	[pc, r3]
    58c6:	01          	.byte	0x01
    58c7:	00          	.byte	0x00
                if (var1 == 0x07)
    58c8:	2001      	movs	r0, #1
    58ca:	4770      	bx	lr
                            return false;
    58cc:	2000      	movs	r0, #0
    #endif
}
    58ce:	4770      	bx	lr
    58d0:	00ff0130 	.word	0x00ff0130

000058d4 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    58d4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    58d8:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    58dc:	f002 0203 	and.w	r2, r2, #3
    58e0:	4b02      	ldr	r3, [pc, #8]	; (58ec <SystemCoreClockUpdate+0x18>)
    58e2:	40d3      	lsrs	r3, r2
    58e4:	4a02      	ldr	r2, [pc, #8]	; (58f0 <SystemCoreClockUpdate+0x1c>)
    58e6:	6013      	str	r3, [r2, #0]
#endif
}
    58e8:	4770      	bx	lr
    58ea:	bf00      	nop
    58ec:	07a12000 	.word	0x07a12000
    58f0:	20000064 	.word	0x20000064

000058f4 <SystemInit>:

void SystemInit(void)
{
    58f4:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    58f6:	f7ff ffd9 	bl	58ac <nrf53_errata_97>
    58fa:	b158      	cbz	r0, 5914 <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    58fc:	4b3b      	ldr	r3, [pc, #236]	; (59ec <SystemInit+0xf8>)
    58fe:	681b      	ldr	r3, [r3, #0]
    5900:	b943      	cbnz	r3, 5914 <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    5902:	4b3a      	ldr	r3, [pc, #232]	; (59ec <SystemInit+0xf8>)
    5904:	220d      	movs	r2, #13
    5906:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    5908:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    590c:	2201      	movs	r2, #1
    590e:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    5910:	2200      	movs	r2, #0
    5912:	601a      	str	r2, [r3, #0]
{
    5914:	2200      	movs	r2, #0
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5916:	2a1f      	cmp	r2, #31
    5918:	d815      	bhi.n	5946 <SystemInit+0x52>
    591a:	f102 0360 	add.w	r3, r2, #96	; 0x60
    591e:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5922:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    5926:	f1b3 3fff 	cmp.w	r3, #4294967295
    592a:	d00c      	beq.n	5946 <SystemInit+0x52>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    592c:	f102 0360 	add.w	r3, r2, #96	; 0x60
    5930:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5934:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    5938:	00db      	lsls	r3, r3, #3
    593a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    593e:	685b      	ldr	r3, [r3, #4]
    5940:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5942:	3201      	adds	r2, #1
    5944:	e7e7      	b.n	5916 <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    5946:	f7ff ff89 	bl	585c <nrf53_errata_64>
    594a:	b128      	cbz	r0, 5958 <SystemInit+0x64>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    594c:	4b28      	ldr	r3, [pc, #160]	; (59f0 <SystemInit+0xfc>)
    594e:	2229      	movs	r2, #41	; 0x29
    5950:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    5952:	3330      	adds	r3, #48	; 0x30
    5954:	2203      	movs	r2, #3
    5956:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    5958:	f7ff ff36 	bl	57c8 <nrf53_errata_42>
    595c:	b138      	cbz	r0, 596e <SystemInit+0x7a>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    595e:	4b25      	ldr	r3, [pc, #148]	; (59f4 <SystemInit+0x100>)
    5960:	4a25      	ldr	r2, [pc, #148]	; (59f8 <SystemInit+0x104>)
    5962:	601a      	str	r2, [r3, #0]
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    5964:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5968:	2201      	movs	r2, #1
    596a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    596e:	f7ff ff3f 	bl	57f0 <nrf53_errata_46>
    5972:	b110      	cbz	r0, 597a <SystemInit+0x86>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    5974:	4b21      	ldr	r3, [pc, #132]	; (59fc <SystemInit+0x108>)
    5976:	2200      	movs	r2, #0
    5978:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    597a:	f7ff ff51 	bl	5820 <nrf53_errata_49>
    597e:	b168      	cbz	r0, 599c <SystemInit+0xa8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    5980:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5984:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5988:	f013 0f01 	tst.w	r3, #1
    598c:	d006      	beq.n	599c <SystemInit+0xa8>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    598e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5992:	2200      	movs	r2, #0
    5994:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    5998:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    599c:	f7ff ff54 	bl	5848 <nrf53_errata_55>
    59a0:	b160      	cbz	r0, 59bc <SystemInit+0xc8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    59a2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    59a6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    59aa:	f013 0f01 	tst.w	r3, #1
    59ae:	d005      	beq.n	59bc <SystemInit+0xc8>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    59b0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    59b4:	f06f 0201 	mvn.w	r2, #1
    59b8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    59bc:	f7ff ff62 	bl	5884 <nrf53_errata_69>
    59c0:	b110      	cbz	r0, 59c8 <SystemInit+0xd4>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    59c2:	4b0b      	ldr	r3, [pc, #44]	; (59f0 <SystemInit+0xfc>)
    59c4:	2265      	movs	r2, #101	; 0x65
    59c6:	601a      	str	r2, [r3, #0]

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    59c8:	4a0d      	ldr	r2, [pc, #52]	; (5a00 <SystemInit+0x10c>)
    59ca:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    59ce:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    59d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    59d6:	4a0b      	ldr	r2, [pc, #44]	; (5a04 <SystemInit+0x110>)
    59d8:	6811      	ldr	r1, [r2, #0]
    59da:	4b0b      	ldr	r3, [pc, #44]	; (5a08 <SystemInit+0x114>)
    59dc:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    59e0:	69d2      	ldr	r2, [r2, #28]
    59e2:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    59e6:	f7ff ff75 	bl	58d4 <SystemCoreClockUpdate>
}
    59ea:	bd08      	pop	{r3, pc}
    59ec:	50004a20 	.word	0x50004a20
    59f0:	5000470c 	.word	0x5000470c
    59f4:	50039530 	.word	0x50039530
    59f8:	beef0044 	.word	0xbeef0044
    59fc:	5003254c 	.word	0x5003254c
    5a00:	e000ed00 	.word	0xe000ed00
    5a04:	00ff8000 	.word	0x00ff8000
    5a08:	50006000 	.word	0x50006000

00005a0c <nrf53_errata_4>:
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5a0c:	4b08      	ldr	r3, [pc, #32]	; (5a30 <nrf53_errata_4+0x24>)
    5a0e:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5a10:	3304      	adds	r3, #4
    5a12:	681b      	ldr	r3, [r3, #0]
                if (var1 == 0x07)
    5a14:	2a07      	cmp	r2, #7
    5a16:	d001      	beq.n	5a1c <nrf53_errata_4+0x10>
        return false;
    5a18:	2000      	movs	r0, #0
    5a1a:	4770      	bx	lr
                    switch(var2)
    5a1c:	3b02      	subs	r3, #2
    5a1e:	2b00      	cmp	r3, #0
    5a20:	d804      	bhi.n	5a2c <nrf53_errata_4+0x20>
    5a22:	e8df f003 	tbb	[pc, r3]
    5a26:	01          	.byte	0x01
    5a27:	00          	.byte	0x00
                if (var1 == 0x07)
    5a28:	2001      	movs	r0, #1
    5a2a:	4770      	bx	lr
                            return false;
    5a2c:	2000      	movs	r0, #0
}
    5a2e:	4770      	bx	lr
    5a30:	00ff0130 	.word	0x00ff0130

00005a34 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5a34:	4b05      	ldr	r3, [pc, #20]	; (5a4c <nrfx_clock_init+0x18>)
    5a36:	791b      	ldrb	r3, [r3, #4]
    5a38:	b92b      	cbnz	r3, 5a46 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    5a3a:	4b04      	ldr	r3, [pc, #16]	; (5a4c <nrfx_clock_init+0x18>)
    5a3c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    5a3e:	2201      	movs	r2, #1
    5a40:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5a42:	4803      	ldr	r0, [pc, #12]	; (5a50 <nrfx_clock_init+0x1c>)
    5a44:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5a46:	4803      	ldr	r0, [pc, #12]	; (5a54 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5a48:	4770      	bx	lr
    5a4a:	bf00      	nop
    5a4c:	2001b5c4 	.word	0x2001b5c4
    5a50:	0bad0000 	.word	0x0bad0000
    5a54:	0bad000c 	.word	0x0bad000c

00005a58 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5a58:	2803      	cmp	r0, #3
    5a5a:	d84e      	bhi.n	5afa <nrfx_clock_start+0xa2>
    5a5c:	e8df f000 	tbb	[pc, r0]
    5a60:	40322702 	.word	0x40322702
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5a64:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5a68:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5a6c:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5a70:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    5a74:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    5a78:	d111      	bne.n	5a9e <nrfx_clock_start+0x46>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5a7a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a7e:	2201      	movs	r2, #1
    5a80:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a84:	4b1d      	ldr	r3, [pc, #116]	; (5afc <nrfx_clock_start+0xa4>)
    5a86:	2200      	movs	r2, #0
    5a88:	601a      	str	r2, [r3, #0]
    5a8a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5a8c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5a90:	2202      	movs	r2, #2
    5a92:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a96:	3308      	adds	r3, #8
    5a98:	2201      	movs	r2, #1
    5a9a:	601a      	str	r2, [r3, #0]
}
    5a9c:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    5a9e:	2b02      	cmp	r3, #2
    5aa0:	d1eb      	bne.n	5a7a <nrfx_clock_start+0x22>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5aa2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5aa6:	2202      	movs	r2, #2
    5aa8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    5aac:	e7ea      	b.n	5a84 <nrfx_clock_start+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5aae:	4b14      	ldr	r3, [pc, #80]	; (5b00 <nrfx_clock_start+0xa8>)
    5ab0:	2200      	movs	r2, #0
    5ab2:	601a      	str	r2, [r3, #0]
    5ab4:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5ab6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5aba:	2201      	movs	r2, #1
    5abc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ac0:	601a      	str	r2, [r3, #0]
}
    5ac2:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ac4:	4b0f      	ldr	r3, [pc, #60]	; (5b04 <nrfx_clock_start+0xac>)
    5ac6:	2200      	movs	r2, #0
    5ac8:	601a      	str	r2, [r3, #0]
    5aca:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5acc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ad0:	f44f 7200 	mov.w	r2, #512	; 0x200
    5ad4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ad8:	3320      	adds	r3, #32
    5ada:	2201      	movs	r2, #1
    5adc:	601a      	str	r2, [r3, #0]
}
    5ade:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ae0:	4b09      	ldr	r3, [pc, #36]	; (5b08 <nrfx_clock_start+0xb0>)
    5ae2:	2200      	movs	r2, #0
    5ae4:	601a      	str	r2, [r3, #0]
    5ae6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5ae8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5aec:	f44f 7280 	mov.w	r2, #256	; 0x100
    5af0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5af4:	3318      	adds	r3, #24
    5af6:	2201      	movs	r2, #1
    5af8:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    5afa:	4770      	bx	lr
    5afc:	50005104 	.word	0x50005104
    5b00:	50005100 	.word	0x50005100
    5b04:	50005124 	.word	0x50005124
    5b08:	50005120 	.word	0x50005120

00005b0c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    5b0c:	b570      	push	{r4, r5, r6, lr}
    5b0e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5b10:	2803      	cmp	r0, #3
    5b12:	f200 80cd 	bhi.w	5cb0 <nrfx_clock_stop+0x1a4>
    5b16:	e8df f000 	tbb	[pc, r0]
    5b1a:	1402      	.short	0x1402
    5b1c:	3021      	.short	0x3021
    p_reg->INTENCLR = mask;
    5b1e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b22:	2202      	movs	r2, #2
    5b24:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b28:	f503 7382 	add.w	r3, r3, #260	; 0x104
    5b2c:	2200      	movs	r2, #0
    5b2e:	601a      	str	r2, [r3, #0]
    5b30:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b32:	4b60      	ldr	r3, [pc, #384]	; (5cb4 <nrfx_clock_stop+0x1a8>)
    5b34:	2201      	movs	r2, #1
    5b36:	601a      	str	r2, [r3, #0]
            NRFX_ASSERT(0);
            return;
    }

    bool stopped;
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5b38:	2c01      	cmp	r4, #1
    5b3a:	d02d      	beq.n	5b98 <nrfx_clock_stop+0x8c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
                       (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)), 10000, 1, stopped);
    }
    else
    {
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5b3c:	f242 7510 	movw	r5, #10000	; 0x2710
    5b40:	e0a1      	b.n	5c86 <nrfx_clock_stop+0x17a>
    p_reg->INTENCLR = mask;
    5b42:	2301      	movs	r3, #1
    5b44:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5b48:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b4c:	f502 7280 	add.w	r2, r2, #256	; 0x100
    5b50:	2100      	movs	r1, #0
    5b52:	6011      	str	r1, [r2, #0]
    5b54:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b56:	4a58      	ldr	r2, [pc, #352]	; (5cb8 <nrfx_clock_stop+0x1ac>)
    5b58:	6013      	str	r3, [r2, #0]
}
    5b5a:	e7ed      	b.n	5b38 <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    5b5c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b60:	f44f 7200 	mov.w	r2, #512	; 0x200
    5b64:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b68:	f503 7392 	add.w	r3, r3, #292	; 0x124
    5b6c:	2200      	movs	r2, #0
    5b6e:	601a      	str	r2, [r3, #0]
    5b70:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b72:	4b52      	ldr	r3, [pc, #328]	; (5cbc <nrfx_clock_stop+0x1b0>)
    5b74:	2201      	movs	r2, #1
    5b76:	601a      	str	r2, [r3, #0]
}
    5b78:	e7de      	b.n	5b38 <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    5b7a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5b7e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b82:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b86:	f503 7390 	add.w	r3, r3, #288	; 0x120
    5b8a:	2200      	movs	r2, #0
    5b8c:	601a      	str	r2, [r3, #0]
    5b8e:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b90:	4b4b      	ldr	r3, [pc, #300]	; (5cc0 <nrfx_clock_stop+0x1b4>)
    5b92:	2201      	movs	r2, #1
    5b94:	601a      	str	r2, [r3, #0]
}
    5b96:	e7cf      	b.n	5b38 <nrfx_clock_stop+0x2c>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5b98:	4626      	mov	r6, r4
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    5b9a:	f242 7510 	movw	r5, #10000	; 0x2710
    5b9e:	e035      	b.n	5c0c <nrfx_clock_stop+0x100>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5ba0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ba4:	f8d3 6418 	ldr.w	r6, [r3, #1048]	; 0x418
    5ba8:	f006 0603 	and.w	r6, r6, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5bac:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5bb0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5bb4:	d13a      	bne.n	5c2c <nrfx_clock_stop+0x120>
    return false;
    5bb6:	2300      	movs	r3, #0
    5bb8:	e01f      	b.n	5bfa <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5bba:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5bbe:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
    5bc2:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5bc6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5bca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5bce:	d12f      	bne.n	5c30 <nrfx_clock_stop+0x124>
    return false;
    5bd0:	2300      	movs	r3, #0
    5bd2:	e012      	b.n	5bfa <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    5bd4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5bd8:	f8d3 645c 	ldr.w	r6, [r3, #1116]	; 0x45c
    5bdc:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5be0:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    5be4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5be8:	d124      	bne.n	5c34 <nrfx_clock_stop+0x128>
    return false;
    5bea:	2300      	movs	r3, #0
    5bec:	e005      	b.n	5bfa <nrfx_clock_stop+0xee>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    5bee:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5bf2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    5bf6:	f3c3 4300 	ubfx	r3, r3, #16, #1
    5bfa:	2b00      	cmp	r3, #0
    5bfc:	d058      	beq.n	5cb0 <nrfx_clock_stop+0x1a4>
    5bfe:	2e01      	cmp	r6, #1
    5c00:	d156      	bne.n	5cb0 <nrfx_clock_stop+0x1a4>
    5c02:	2001      	movs	r0, #1
    5c04:	f009 f9ab 	bl	ef5e <nrfx_busy_wait>
    5c08:	3d01      	subs	r5, #1
    5c0a:	d051      	beq.n	5cb0 <nrfx_clock_stop+0x1a4>
    switch (domain)
    5c0c:	2c03      	cmp	r4, #3
    5c0e:	d80b      	bhi.n	5c28 <nrfx_clock_stop+0x11c>
    5c10:	a301      	add	r3, pc, #4	; (adr r3, 5c18 <nrfx_clock_stop+0x10c>)
    5c12:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    5c16:	bf00      	nop
    5c18:	00005ba1 	.word	0x00005ba1
    5c1c:	00005bbb 	.word	0x00005bbb
    5c20:	00005bd5 	.word	0x00005bd5
    5c24:	00005bef 	.word	0x00005bef
    5c28:	2300      	movs	r3, #0
    5c2a:	e7e6      	b.n	5bfa <nrfx_clock_stop+0xee>
                return true;
    5c2c:	2301      	movs	r3, #1
    5c2e:	e7e4      	b.n	5bfa <nrfx_clock_stop+0xee>
                return true;
    5c30:	2301      	movs	r3, #1
    5c32:	e7e2      	b.n	5bfa <nrfx_clock_stop+0xee>
                return true;
    5c34:	2301      	movs	r3, #1
    5c36:	e7e0      	b.n	5bfa <nrfx_clock_stop+0xee>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5c38:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c3c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5c40:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c44:	d12e      	bne.n	5ca4 <nrfx_clock_stop+0x198>
    return false;
    5c46:	2300      	movs	r3, #0
    5c48:	e017      	b.n	5c7a <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5c4a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c4e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5c52:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c56:	d127      	bne.n	5ca8 <nrfx_clock_stop+0x19c>
    return false;
    5c58:	2300      	movs	r3, #0
    5c5a:	e00e      	b.n	5c7a <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    5c5c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c60:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    5c64:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c68:	d120      	bne.n	5cac <nrfx_clock_stop+0x1a0>
    return false;
    5c6a:	2300      	movs	r3, #0
    5c6c:	e005      	b.n	5c7a <nrfx_clock_stop+0x16e>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    5c6e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5c72:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    5c76:	f3c3 4300 	ubfx	r3, r3, #16, #1
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    5c7a:	b1cb      	cbz	r3, 5cb0 <nrfx_clock_stop+0x1a4>
    5c7c:	2001      	movs	r0, #1
    5c7e:	f009 f96e 	bl	ef5e <nrfx_busy_wait>
    5c82:	3d01      	subs	r5, #1
    5c84:	d014      	beq.n	5cb0 <nrfx_clock_stop+0x1a4>
    switch (domain)
    5c86:	2c03      	cmp	r4, #3
    5c88:	d80a      	bhi.n	5ca0 <nrfx_clock_stop+0x194>
    5c8a:	a301      	add	r3, pc, #4	; (adr r3, 5c90 <nrfx_clock_stop+0x184>)
    5c8c:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    5c90:	00005c39 	.word	0x00005c39
    5c94:	00005c4b 	.word	0x00005c4b
    5c98:	00005c5d 	.word	0x00005c5d
    5c9c:	00005c6f 	.word	0x00005c6f
    5ca0:	2300      	movs	r3, #0
    5ca2:	e7ea      	b.n	5c7a <nrfx_clock_stop+0x16e>
                return true;
    5ca4:	2301      	movs	r3, #1
    5ca6:	e7e8      	b.n	5c7a <nrfx_clock_stop+0x16e>
                return true;
    5ca8:	2301      	movs	r3, #1
    5caa:	e7e6      	b.n	5c7a <nrfx_clock_stop+0x16e>
                return true;
    5cac:	2301      	movs	r3, #1
    5cae:	e7e4      	b.n	5c7a <nrfx_clock_stop+0x16e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5cb0:	bd70      	pop	{r4, r5, r6, pc}
    5cb2:	bf00      	nop
    5cb4:	5000500c 	.word	0x5000500c
    5cb8:	50005004 	.word	0x50005004
    5cbc:	50005024 	.word	0x50005024
    5cc0:	5000501c 	.word	0x5000501c

00005cc4 <nrfx_clock_divider_set>:
}

#if defined(CLOCK_FEATURE_HFCLK_DIVIDE_PRESENT) || NRF_CLOCK_HAS_HFCLK192M
nrfx_err_t nrfx_clock_divider_set(nrf_clock_domain_t domain,
                                  nrf_clock_hfclk_div_t div)
{
    5cc4:	b510      	push	{r4, lr}
    5cc6:	460c      	mov	r4, r1
    switch(domain)
    5cc8:	2801      	cmp	r0, #1
    5cca:	d003      	beq.n	5cd4 <nrfx_clock_divider_set+0x10>
    5ccc:	2802      	cmp	r0, #2
    5cce:	d05a      	beq.n	5d86 <nrfx_clock_divider_set+0xc2>
    5cd0:	4834      	ldr	r0, [pc, #208]	; (5da4 <nrfx_clock_divider_set+0xe0>)
#endif
        default:
            NRFX_ASSERT(0);
            return NRFX_ERROR_NOT_SUPPORTED;
    }
}
    5cd2:	bd10      	pop	{r4, pc}
            switch (div)
    5cd4:	b359      	cbz	r1, 5d2e <nrfx_clock_divider_set+0x6a>
    5cd6:	2901      	cmp	r1, #1
    5cd8:	d15f      	bne.n	5d9a <nrfx_clock_divider_set+0xd6>
                    if (nrf53_errata_4())
    5cda:	f7ff fe97 	bl	5a0c <nrf53_errata_4>
    5cde:	b1f8      	cbz	r0, 5d20 <nrfx_clock_divider_set+0x5c>
	__asm__ volatile(
    5ce0:	f04f 0320 	mov.w	r3, #32
    5ce4:	f3ef 8211 	mrs	r2, BASEPRI
    5ce8:	f383 8812 	msr	BASEPRI_MAX, r3
    5cec:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
    5cf0:	f3bf 8f4f 	dsb	sy

#if defined(CLOCK_FEATURE_HFCLK_DIVIDE_PRESENT)
NRF_STATIC_INLINE
void nrf_clock_hfclk_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLKCTRL = (((uint8_t)(divider) << CLOCK_HFCLKCTRL_HCLK_Pos) &
    5cf4:	f004 0403 	and.w	r4, r4, #3
    5cf8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5cfc:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
                        *(volatile uint32_t *)0x5084450C = 0x0;
    5d00:	2300      	movs	r3, #0
    5d02:	4929      	ldr	r1, [pc, #164]	; (5da8 <nrfx_clock_divider_set+0xe4>)
    5d04:	600b      	str	r3, [r1, #0]
                        *(volatile uint32_t *)0x50026548 = 0x0;
    5d06:	4929      	ldr	r1, [pc, #164]	; (5dac <nrfx_clock_divider_set+0xe8>)
    5d08:	600b      	str	r3, [r1, #0]
                        *(volatile uint32_t *)0x50081EE4 = 0x0D;
    5d0a:	4b29      	ldr	r3, [pc, #164]	; (5db0 <nrfx_clock_divider_set+0xec>)
    5d0c:	210d      	movs	r1, #13
    5d0e:	6019      	str	r1, [r3, #0]
	__asm__ volatile(
    5d10:	f382 8811 	msr	BASEPRI, r2
    5d14:	f3bf 8f6f 	isb	sy
            SystemCoreClockUpdate();
    5d18:	f7ff fddc 	bl	58d4 <SystemCoreClockUpdate>
            return NRFX_SUCCESS;
    5d1c:	4825      	ldr	r0, [pc, #148]	; (5db4 <nrfx_clock_divider_set+0xf0>)
    5d1e:	e7d8      	b.n	5cd2 <nrfx_clock_divider_set+0xe>
    5d20:	f004 0403 	and.w	r4, r4, #3
    5d24:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d28:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
                        CLOCK_HFCLKCTRL_HCLK_Msk);
}
    5d2c:	e7f4      	b.n	5d18 <nrfx_clock_divider_set+0x54>
                    if (nrf53_errata_4())
    5d2e:	f7ff fe6d 	bl	5a0c <nrf53_errata_4>
    5d32:	b308      	cbz	r0, 5d78 <nrfx_clock_divider_set+0xb4>
	__asm__ volatile(
    5d34:	f04f 0220 	mov.w	r2, #32
    5d38:	f3ef 8311 	mrs	r3, BASEPRI
    5d3c:	f382 8812 	msr	BASEPRI_MAX, r2
    5d40:	f3bf 8f6f 	isb	sy
    5d44:	f3bf 8f4f 	dsb	sy
                        *(volatile uint32_t *)0x5084450C = 0x4040;
    5d48:	4a17      	ldr	r2, [pc, #92]	; (5da8 <nrfx_clock_divider_set+0xe4>)
    5d4a:	f244 0140 	movw	r1, #16448	; 0x4040
    5d4e:	6011      	str	r1, [r2, #0]
                        *(volatile uint32_t *)0x50026548 = 0x40;
    5d50:	4a16      	ldr	r2, [pc, #88]	; (5dac <nrfx_clock_divider_set+0xe8>)
    5d52:	2140      	movs	r1, #64	; 0x40
    5d54:	6011      	str	r1, [r2, #0]
                        *(volatile uint32_t *)0x50081EE4 = 0x4D;
    5d56:	f502 22b7 	add.w	r2, r2, #374784	; 0x5b800
    5d5a:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
    5d5e:	214d      	movs	r1, #77	; 0x4d
    5d60:	6011      	str	r1, [r2, #0]
    p_reg->HFCLKCTRL = (((uint8_t)(divider) << CLOCK_HFCLKCTRL_HCLK_Pos) &
    5d62:	f004 0403 	and.w	r4, r4, #3
    5d66:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5d6a:	f8c2 4558 	str.w	r4, [r2, #1368]	; 0x558
	__asm__ volatile(
    5d6e:	f383 8811 	msr	BASEPRI, r3
    5d72:	f3bf 8f6f 	isb	sy
}
    5d76:	e7cf      	b.n	5d18 <nrfx_clock_divider_set+0x54>
    5d78:	f004 0403 	and.w	r4, r4, #3
    5d7c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d80:	f8c3 4558 	str.w	r4, [r3, #1368]	; 0x558
}
    5d84:	e7c8      	b.n	5d18 <nrfx_clock_divider_set+0x54>
            if (div > NRF_CLOCK_HFCLK_DIV_4)
    5d86:	2902      	cmp	r1, #2
    5d88:	d809      	bhi.n	5d9e <nrfx_clock_divider_set+0xda>

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
    5d8a:	f001 0403 	and.w	r4, r1, #3
    5d8e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5d92:	f8c3 45b8 	str.w	r4, [r3, #1464]	; 0x5b8
            return NRFX_SUCCESS;
    5d96:	4807      	ldr	r0, [pc, #28]	; (5db4 <nrfx_clock_divider_set+0xf0>)
    5d98:	e79b      	b.n	5cd2 <nrfx_clock_divider_set+0xe>
    5d9a:	4807      	ldr	r0, [pc, #28]	; (5db8 <nrfx_clock_divider_set+0xf4>)
    5d9c:	e799      	b.n	5cd2 <nrfx_clock_divider_set+0xe>
                return NRFX_ERROR_INVALID_PARAM;
    5d9e:	4806      	ldr	r0, [pc, #24]	; (5db8 <nrfx_clock_divider_set+0xf4>)
    5da0:	e797      	b.n	5cd2 <nrfx_clock_divider_set+0xe>
    5da2:	bf00      	nop
    5da4:	0bad0003 	.word	0x0bad0003
    5da8:	5084450c 	.word	0x5084450c
    5dac:	50026548 	.word	0x50026548
    5db0:	50081ee4 	.word	0x50081ee4
    5db4:	0bad0000 	.word	0x0bad0000
    5db8:	0bad0004 	.word	0x0bad0004

00005dbc <nrfx_power_clock_irq_handler>:
#endif

void nrfx_clock_irq_handler(void)
{
    5dbc:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5dbe:	4b2a      	ldr	r3, [pc, #168]	; (5e68 <nrfx_power_clock_irq_handler+0xac>)
    5dc0:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5dc2:	b15b      	cbz	r3, 5ddc <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dc4:	4b28      	ldr	r3, [pc, #160]	; (5e68 <nrfx_power_clock_irq_handler+0xac>)
    5dc6:	2000      	movs	r0, #0
    5dc8:	6018      	str	r0, [r3, #0]
    5dca:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5dcc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5dd0:	2201      	movs	r2, #1
    5dd2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5dd6:	4b25      	ldr	r3, [pc, #148]	; (5e6c <nrfx_power_clock_irq_handler+0xb0>)
    5dd8:	681b      	ldr	r3, [r3, #0]
    5dda:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5ddc:	4b24      	ldr	r3, [pc, #144]	; (5e70 <nrfx_power_clock_irq_handler+0xb4>)
    5dde:	681b      	ldr	r3, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5de0:	b1b3      	cbz	r3, 5e10 <nrfx_power_clock_irq_handler+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5de2:	4b23      	ldr	r3, [pc, #140]	; (5e70 <nrfx_power_clock_irq_handler+0xb4>)
    5de4:	2200      	movs	r2, #0
    5de6:	601a      	str	r2, [r3, #0]
    5de8:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5dea:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5dee:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5df2:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5df6:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    5dfa:	2b01      	cmp	r3, #1
    5dfc:	d02b      	beq.n	5e56 <nrfx_power_clock_irq_handler+0x9a>
    p_reg->INTENCLR = mask;
    5dfe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e02:	2202      	movs	r2, #2
    5e04:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5e08:	4b18      	ldr	r3, [pc, #96]	; (5e6c <nrfx_power_clock_irq_handler+0xb0>)
    5e0a:	681b      	ldr	r3, [r3, #0]
    5e0c:	2001      	movs	r0, #1
    5e0e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5e10:	4b18      	ldr	r3, [pc, #96]	; (5e74 <nrfx_power_clock_irq_handler+0xb8>)
    5e12:	681b      	ldr	r3, [r3, #0]
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    5e14:	b16b      	cbz	r3, 5e32 <nrfx_power_clock_irq_handler+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e16:	4b17      	ldr	r3, [pc, #92]	; (5e74 <nrfx_power_clock_irq_handler+0xb8>)
    5e18:	2200      	movs	r2, #0
    5e1a:	601a      	str	r2, [r3, #0]
    5e1c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5e1e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e22:	f44f 7280 	mov.w	r2, #256	; 0x100
    5e26:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    5e2a:	4b10      	ldr	r3, [pc, #64]	; (5e6c <nrfx_power_clock_irq_handler+0xb0>)
    5e2c:	681b      	ldr	r3, [r3, #0]
    5e2e:	2004      	movs	r0, #4
    5e30:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5e32:	4b11      	ldr	r3, [pc, #68]	; (5e78 <nrfx_power_clock_irq_handler+0xbc>)
    5e34:	681b      	ldr	r3, [r3, #0]
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    5e36:	b16b      	cbz	r3, 5e54 <nrfx_power_clock_irq_handler+0x98>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e38:	4b0f      	ldr	r3, [pc, #60]	; (5e78 <nrfx_power_clock_irq_handler+0xbc>)
    5e3a:	2200      	movs	r2, #0
    5e3c:	601a      	str	r2, [r3, #0]
    5e3e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5e40:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e44:	f44f 7200 	mov.w	r2, #512	; 0x200
    5e48:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    5e4c:	4b07      	ldr	r3, [pc, #28]	; (5e6c <nrfx_power_clock_irq_handler+0xb0>)
    5e4e:	681b      	ldr	r3, [r3, #0]
    5e50:	2005      	movs	r0, #5
    5e52:	4798      	blx	r3
    }
#endif
}
    5e54:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    5e56:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e5a:	2202      	movs	r2, #2
    5e5c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e60:	3308      	adds	r3, #8
    5e62:	2201      	movs	r2, #1
    5e64:	601a      	str	r2, [r3, #0]
}
    5e66:	e7d3      	b.n	5e10 <nrfx_power_clock_irq_handler+0x54>
    5e68:	50005100 	.word	0x50005100
    5e6c:	2001b5c4 	.word	0x2001b5c4
    5e70:	50005104 	.word	0x50005104
    5e74:	50005120 	.word	0x50005120
    5e78:	50005124 	.word	0x50005124

00005e7c <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = 0;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    5e7c:	b470      	push	{r4, r5, r6}
	__asm__ volatile(
    5e7e:	f04f 0320 	mov.w	r3, #32
    5e82:	f3ef 8611 	mrs	r6, BASEPRI
    5e86:	f383 8812 	msr	BASEPRI_MAX, r3
    5e8a:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code;

    NRFX_CRITICAL_SECTION_ENTER();
    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    5e8e:	4b0e      	ldr	r3, [pc, #56]	; (5ec8 <nrfx_dppi_channel_alloc+0x4c>)
    5e90:	681d      	ldr	r5, [r3, #0]
    uint8_t channel = 0;

    if (!remaining_channels)
    5e92:	43e9      	mvns	r1, r5
    5e94:	d016      	beq.n	5ec4 <nrfx_dppi_channel_alloc+0x48>
    uint8_t channel = 0;
    5e96:	2300      	movs	r3, #0
        err_code = NRFX_ERROR_NO_MEM;
    }
    else
    {
        // Find first free channel
        while (!(remaining_channels & DPPI_BIT_SET(channel)))
    5e98:	fa21 f203 	lsr.w	r2, r1, r3
    5e9c:	f012 0f01 	tst.w	r2, #1
    5ea0:	d102      	bne.n	5ea8 <nrfx_dppi_channel_alloc+0x2c>
        {
            channel++;
    5ea2:	3301      	adds	r3, #1
    5ea4:	b2db      	uxtb	r3, r3
    5ea6:	e7f7      	b.n	5e98 <nrfx_dppi_channel_alloc+0x1c>
        }

        m_allocated_channels |= DPPI_BIT_SET(channel);
    5ea8:	2201      	movs	r2, #1
    5eaa:	fa02 f403 	lsl.w	r4, r2, r3
    5eae:	4325      	orrs	r5, r4
    5eb0:	4a05      	ldr	r2, [pc, #20]	; (5ec8 <nrfx_dppi_channel_alloc+0x4c>)
    5eb2:	6015      	str	r5, [r2, #0]
        *p_channel = channel;
    5eb4:	7003      	strb	r3, [r0, #0]

        err_code = NRFX_SUCCESS;
    5eb6:	4805      	ldr	r0, [pc, #20]	; (5ecc <nrfx_dppi_channel_alloc+0x50>)
	__asm__ volatile(
    5eb8:	f386 8811 	msr	BASEPRI, r6
    5ebc:	f3bf 8f6f 	isb	sy
        NRFX_LOG_INFO("Function: %s, error code: %s.",
                      __func__,
                      NRFX_LOG_ERROR_STRING_GET(err_code));
    }
    return err_code;
}
    5ec0:	bc70      	pop	{r4, r5, r6}
    5ec2:	4770      	bx	lr
        err_code = NRFX_ERROR_NO_MEM;
    5ec4:	4802      	ldr	r0, [pc, #8]	; (5ed0 <nrfx_dppi_channel_alloc+0x54>)
    5ec6:	e7f7      	b.n	5eb8 <nrfx_dppi_channel_alloc+0x3c>
    5ec8:	2001b5cc 	.word	0x2001b5cc
    5ecc:	0bad0000 	.word	0x0bad0000
    5ed0:	0bad0002 	.word	0x0bad0002

00005ed4 <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    5ed4:	4b04      	ldr	r3, [pc, #16]	; (5ee8 <is_allocated_channel+0x14>)
    5ed6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    5ed8:	2301      	movs	r3, #1
    5eda:	4083      	lsls	r3, r0
    5edc:	421a      	tst	r2, r3
}
    5ede:	bf14      	ite	ne
    5ee0:	2001      	movne	r0, #1
    5ee2:	2000      	moveq	r0, #0
    5ee4:	4770      	bx	lr
    5ee6:	bf00      	nop
    5ee8:	2001b5d0 	.word	0x2001b5d0

00005eec <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    5eec:	2301      	movs	r3, #1
    5eee:	fa03 f000 	lsl.w	r0, r3, r0
    5ef2:	4a02      	ldr	r2, [pc, #8]	; (5efc <channel_allocated_set+0x10>)
    5ef4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5ef6:	4303      	orrs	r3, r0
    5ef8:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5efa:	4770      	bx	lr
    5efc:	2001b5d0 	.word	0x2001b5d0

00005f00 <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    5f00:	2301      	movs	r3, #1
    5f02:	fa03 f000 	lsl.w	r0, r3, r0
    5f06:	4a03      	ldr	r2, [pc, #12]	; (5f14 <channel_allocated_clr+0x14>)
    5f08:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    5f0a:	ea23 0300 	bic.w	r3, r3, r0
    5f0e:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    5f10:	4770      	bx	lr
    5f12:	bf00      	nop
    5f14:	2001b5d0 	.word	0x2001b5d0

00005f18 <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    5f18:	b538      	push	{r3, r4, r5, lr}
    5f1a:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    5f1c:	f009 f834 	bl	ef88 <is_app_channel>
    5f20:	b908      	cbnz	r0, 5f26 <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    5f22:	4809      	ldr	r0, [pc, #36]	; (5f48 <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5f24:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5f26:	f04f 0320 	mov.w	r3, #32
    5f2a:	f3ef 8511 	mrs	r5, BASEPRI
    5f2e:	f383 8812 	msr	BASEPRI_MAX, r3
    5f32:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    5f36:	4620      	mov	r0, r4
    5f38:	f7ff ffe2 	bl	5f00 <channel_allocated_clr>
	__asm__ volatile(
    5f3c:	f385 8811 	msr	BASEPRI, r5
    5f40:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    5f44:	4801      	ldr	r0, [pc, #4]	; (5f4c <nrfx_gpiote_channel_free+0x34>)
}
    5f46:	e7ed      	b.n	5f24 <nrfx_gpiote_channel_free+0xc>
    5f48:	0bad0004 	.word	0x0bad0004
    5f4c:	0bad0000 	.word	0x0bad0000

00005f50 <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    5f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5f54:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f56:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    5f58:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    5f5a:	4f17      	ldr	r7, [pc, #92]	; (5fb8 <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f5c:	e013      	b.n	5f86 <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    5f5e:	4620      	mov	r0, r4
    5f60:	f7ff ffc4 	bl	5eec <channel_allocated_set>
            *p_channel = ch_idx;
    5f64:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    5f68:	4f14      	ldr	r7, [pc, #80]	; (5fbc <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    5f6a:	f386 8811 	msr	BASEPRI, r6
    5f6e:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    5f72:	4b12      	ldr	r3, [pc, #72]	; (5fbc <nrfx_gpiote_channel_alloc+0x6c>)
    5f74:	429f      	cmp	r7, r3
    5f76:	d01b      	beq.n	5fb0 <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    5f78:	2301      	movs	r3, #1
    5f7a:	fa03 f309 	lsl.w	r3, r3, r9
    5f7e:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    5f82:	3401      	adds	r4, #1
    5f84:	b2e4      	uxtb	r4, r4
    5f86:	b19d      	cbz	r5, 5fb0 <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    5f88:	f04f 0320 	mov.w	r3, #32
    5f8c:	f3ef 8611 	mrs	r6, BASEPRI
    5f90:	f383 8812 	msr	BASEPRI_MAX, r3
    5f94:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    5f98:	46a1      	mov	r9, r4
    5f9a:	fa25 f304 	lsr.w	r3, r5, r4
    5f9e:	f013 0f01 	tst.w	r3, #1
    5fa2:	d0e2      	beq.n	5f6a <nrfx_gpiote_channel_alloc+0x1a>
    5fa4:	4620      	mov	r0, r4
    5fa6:	f7ff ff95 	bl	5ed4 <is_allocated_channel>
    5faa:	2800      	cmp	r0, #0
    5fac:	d1dd      	bne.n	5f6a <nrfx_gpiote_channel_alloc+0x1a>
    5fae:	e7d6      	b.n	5f5e <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5fb0:	4638      	mov	r0, r7
    5fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5fb6:	bf00      	nop
    5fb8:	0bad0002 	.word	0x0bad0002
    5fbc:	0bad0000 	.word	0x0bad0000

00005fc0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    5fc0:	b570      	push	{r4, r5, r6, lr}
    5fc2:	b082      	sub	sp, #8
    5fc4:	4604      	mov	r4, r0
  if (head_ != temp_) {
    5fc6:	6905      	ldr	r5, [r0, #16]
    5fc8:	6983      	ldr	r3, [r0, #24]
    5fca:	429d      	cmp	r5, r3
    5fcc:	d006      	beq.n	5fdc <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    5fce:	490f      	ldr	r1, [pc, #60]	; (600c <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    5fd0:	6840      	ldr	r0, [r0, #4]
    5fd2:	f009 fd7d 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    5fd6:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    5fd8:	b002      	add	sp, #8
    5fda:	bd70      	pop	{r4, r5, r6, pc}
    5fdc:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    5fde:	4611      	mov	r1, r2
    5fe0:	6880      	ldr	r0, [r0, #8]
    5fe2:	f009 f80e 	bl	f002 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    5fe6:	6963      	ldr	r3, [r4, #20]
    5fe8:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    5fea:	42b3      	cmp	r3, r6
    5fec:	d304      	bcc.n	5ff8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    5fee:	4430      	add	r0, r6
    5ff0:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    5ff2:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    5ff4:	2000      	movs	r0, #0
    5ff6:	e7ef      	b.n	5fd8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    5ff8:	1af2      	subs	r2, r6, r3
    5ffa:	9200      	str	r2, [sp, #0]
    5ffc:	4632      	mov	r2, r6
    5ffe:	4904      	ldr	r1, [pc, #16]	; (6010 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    6000:	6860      	ldr	r0, [r4, #4]
    6002:	f009 fd65 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    6006:	2001      	movs	r0, #1
    6008:	e7e6      	b.n	5fd8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    600a:	bf00      	nop
    600c:	00055590 	.word	0x00055590
    6010:	000555e8 	.word	0x000555e8

00006014 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    6014:	b530      	push	{r4, r5, lr}
    6016:	b083      	sub	sp, #12
    6018:	4605      	mov	r5, r0
    601a:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    601c:	4611      	mov	r1, r2
    601e:	6980      	ldr	r0, [r0, #24]
    6020:	f008 ffef 	bl	f002 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    6024:	696b      	ldr	r3, [r5, #20]
    6026:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    6028:	42a3      	cmp	r3, r4
    602a:	d303      	bcc.n	6034 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    602c:	4404      	add	r4, r0
    602e:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    6030:	b003      	add	sp, #12
    6032:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    6034:	1ae2      	subs	r2, r4, r3
    6036:	9200      	str	r2, [sp, #0]
    6038:	4622      	mov	r2, r4
    603a:	4903      	ldr	r1, [pc, #12]	; (6048 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    603c:	6868      	ldr	r0, [r5, #4]
    603e:	f009 fd47 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6042:	2000      	movs	r0, #0
    6044:	e7f4      	b.n	6030 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    6046:	bf00      	nop
    6048:	0005562c 	.word	0x0005562c

0000604c <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    604c:	b530      	push	{r4, r5, lr}
    604e:	b083      	sub	sp, #12
    6050:	4604      	mov	r4, r0
    6052:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    6054:	6940      	ldr	r0, [r0, #20]
    6056:	4611      	mov	r1, r2
    6058:	1b40      	subs	r0, r0, r5
    605a:	f008 ffd9 	bl	f010 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    605e:	6923      	ldr	r3, [r4, #16]
    6060:	4283      	cmp	r3, r0
    6062:	d802      	bhi.n	606a <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    6064:	6160      	str	r0, [r4, #20]
}
    6066:	b003      	add	sp, #12
    6068:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    606a:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    606c:	9300      	str	r3, [sp, #0]
    606e:	1aeb      	subs	r3, r5, r3
    6070:	462a      	mov	r2, r5
    6072:	4903      	ldr	r1, [pc, #12]	; (6080 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    6074:	6860      	ldr	r0, [r4, #4]
    6076:	f009 fd2b 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    607a:	2000      	movs	r0, #0
    607c:	e7f3      	b.n	6066 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    607e:	bf00      	nop
    6080:	00055678 	.word	0x00055678

00006084 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    6084:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    6086:	4d05      	ldr	r5, [pc, #20]	; (609c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    6088:	6005      	str	r5, [r0, #0]
    608a:	6041      	str	r1, [r0, #4]
    608c:	6082      	str	r2, [r0, #8]
    608e:	60c3      	str	r3, [r0, #12]
    6090:	6102      	str	r2, [r0, #16]
    6092:	6143      	str	r3, [r0, #20]
    6094:	6182      	str	r2, [r0, #24]
    6096:	bc30      	pop	{r4, r5}
    6098:	4770      	bx	lr
    609a:	bf00      	nop
    609c:	000556cc 	.word	0x000556cc

000060a0 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    60a0:	b510      	push	{r4, lr}
    60a2:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    60a4:	b300      	cbz	r0, 60e8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    60a6:	460c      	mov	r4, r1
    60a8:	4613      	mov	r3, r2
    60aa:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    60ac:	b1f4      	cbz	r4, 60ec <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    60ae:	4622      	mov	r2, r4
    60b0:	a801      	add	r0, sp, #4
    60b2:	f008 ff7b 	bl	efac <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    60b6:	2204      	movs	r2, #4
    60b8:	211c      	movs	r1, #28
    60ba:	eb0d 0002 	add.w	r0, sp, r2
    60be:	f7ff ffc5 	bl	604c <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    60c2:	4603      	mov	r3, r0
    60c4:	b168      	cbz	r0, 60e2 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    60c6:	4a0a      	ldr	r2, [pc, #40]	; (60f0 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    60c8:	6002      	str	r2, [r0, #0]
    60ca:	9a02      	ldr	r2, [sp, #8]
    60cc:	6042      	str	r2, [r0, #4]
    60ce:	9a03      	ldr	r2, [sp, #12]
    60d0:	6082      	str	r2, [r0, #8]
    60d2:	9a04      	ldr	r2, [sp, #16]
    60d4:	60c2      	str	r2, [r0, #12]
    60d6:	9a05      	ldr	r2, [sp, #20]
    60d8:	6102      	str	r2, [r0, #16]
    60da:	9a06      	ldr	r2, [sp, #24]
    60dc:	6142      	str	r2, [r0, #20]
    60de:	9a07      	ldr	r2, [sp, #28]
    60e0:	6182      	str	r2, [r0, #24]
}
    60e2:	4618      	mov	r0, r3
    60e4:	b008      	add	sp, #32
    60e6:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    60e8:	f00a f89e 	bl	10228 <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    60ec:	f00a f89c 	bl	10228 <abort>
    60f0:	000556cc 	.word	0x000556cc

000060f4 <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    60f4:	b508      	push	{r3, lr}
    60f6:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    60f8:	4b03      	ldr	r3, [pc, #12]	; (6108 <DebugLog+0x14>)
    60fa:	681b      	ldr	r3, [r3, #0]
    60fc:	4903      	ldr	r1, [pc, #12]	; (610c <DebugLog+0x18>)
    60fe:	68d8      	ldr	r0, [r3, #12]
    6100:	f006 fb82 	bl	c808 <fiprintf>
#endif
}
    6104:	bd08      	pop	{r3, pc}
    6106:	bf00      	nop
    6108:	200000d0 	.word	0x200000d0
    610c:	000556e4 	.word	0x000556e4

00006110 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    6110:	b500      	push	{lr}
    6112:	b0c1      	sub	sp, #260	; 0x104
    6114:	4602      	mov	r2, r0
    6116:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    6118:	f44f 7180 	mov.w	r1, #256	; 0x100
    611c:	4668      	mov	r0, sp
    611e:	f000 f917 	bl	6350 <MicroVsnprintf>
  DebugLog(log_buffer);
    6122:	4668      	mov	r0, sp
    6124:	f7ff ffe6 	bl	60f4 <DebugLog>
  DebugLog("\r\n");
    6128:	4802      	ldr	r0, [pc, #8]	; (6134 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    612a:	f7ff ffe3 	bl	60f4 <DebugLog>
#endif
}
    612e:	b041      	add	sp, #260	; 0x104
    6130:	f85d fb04 	ldr.w	pc, [sp], #4
    6134:	00057a78 	.word	0x00057a78

00006138 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    6138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    613c:	b083      	sub	sp, #12
    613e:	4680      	mov	r8, r0
    6140:	468b      	mov	fp, r1
    6142:	4692      	mov	sl, r2
    6144:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    6146:	4606      	mov	r6, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6148:	f007 fdb0 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    614c:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6150:	4620      	mov	r0, r4
    6152:	f007 fdb1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6156:	2804      	cmp	r0, #4
    6158:	d90d      	bls.n	6176 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    615a:	1d20      	adds	r0, r4, #4
    615c:	f007 fdac 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    6160:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6164:	b148      	cbz	r0, 617a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    6166:	4620      	mov	r0, r4
    6168:	f007 fd9a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    616c:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    616e:	b3ac      	cbz	r4, 61dc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6170:	2500      	movs	r5, #0
  int element_count = 1;
    6172:	2701      	movs	r7, #1
    6174:	e01e      	b.n	61b4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6176:	2000      	movs	r0, #0
    6178:	e7f2      	b.n	6160 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    617a:	2400      	movs	r4, #0
    617c:	e7f7      	b.n	616e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    617e:	1d20      	adds	r0, r4, #4
    6180:	f007 fd9a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6184:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6186:	b300      	cbz	r0, 61ca <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    6188:	4620      	mov	r0, r4
    618a:	f007 fd89 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    618e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6190:	6820      	ldr	r0, [r4, #0]
    6192:	f007 fd84 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6196:	4285      	cmp	r5, r0
    6198:	d221      	bcs.n	61de <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    619a:	6820      	ldr	r0, [r4, #0]
    619c:	f007 fd7f 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    61a0:	4285      	cmp	r5, r0
    61a2:	d214      	bcs.n	61ce <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    61a4:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    61a6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    61aa:	f007 fd7e 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    61ae:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    61b2:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    61b4:	4630      	mov	r0, r6
    61b6:	f007 fd79 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    61ba:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    61bc:	4620      	mov	r0, r4
    61be:	f007 fd7b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    61c2:	2804      	cmp	r0, #4
    61c4:	d8db      	bhi.n	617e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    61c6:	2000      	movs	r0, #0
    61c8:	e7dc      	b.n	6184 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    61ca:	2400      	movs	r4, #0
    61cc:	e7e0      	b.n	6190 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    61ce:	4b1a      	ldr	r3, [pc, #104]	; (6238 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    61d0:	4a1a      	ldr	r2, [pc, #104]	; (623c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    61d2:	f44f 7183 	mov.w	r1, #262	; 0x106
    61d6:	481a      	ldr	r0, [pc, #104]	; (6240 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    61d8:	f006 faf8 	bl	c7cc <__assert_func>
  int element_count = 1;
    61dc:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    61de:	4640      	mov	r0, r8
    61e0:	f007 fd64 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    61e4:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    61e8:	4620      	mov	r0, r4
    61ea:	f007 fd65 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    61ee:	2806      	cmp	r0, #6
    61f0:	d910      	bls.n	6214 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    61f2:	1da0      	adds	r0, r4, #6
    61f4:	f007 fd60 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    61f8:	b170      	cbz	r0, 6218 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    61fa:	4440      	add	r0, r8
    61fc:	f008 ff79 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    6200:	464a      	mov	r2, r9
    6202:	f10d 0107 	add.w	r1, sp, #7
    6206:	b2c0      	uxtb	r0, r0
    6208:	f003 f84c 	bl	92a4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    620c:	b130      	cbz	r0, 621c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    620e:	b003      	add	sp, #12
    6210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6214:	2000      	movs	r0, #0
    6216:	e7ef      	b.n	61f8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6218:	2000      	movs	r0, #0
    621a:	e7f1      	b.n	6200 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    621c:	4651      	mov	r1, sl
    621e:	f89d 0007 	ldrb.w	r0, [sp, #7]
    6222:	f008 ff01 	bl	f028 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    6226:	2800      	cmp	r0, #0
    6228:	d1f1      	bne.n	620e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    622a:	f8da 3000 	ldr.w	r3, [sl]
    622e:	fb07 f703 	mul.w	r7, r7, r3
    6232:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    6236:	e7ea      	b.n	620e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    6238:	000556fc 	.word	0x000556fc
    623c:	00055708 	.word	0x00055708
    6240:	000557c8 	.word	0x000557c8

00006244 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    6244:	b5f0      	push	{r4, r5, r6, r7, lr}
    6246:	b089      	sub	sp, #36	; 0x24
    6248:	9001      	str	r0, [sp, #4]
    624a:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    624c:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    6250:	2204      	movs	r2, #4
    6252:	eb0d 0102 	add.w	r1, sp, r2
    6256:	a807      	add	r0, sp, #28
    6258:	f009 ffff 	bl	1025a <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    625c:	9b07      	ldr	r3, [sp, #28]
    625e:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    6262:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    6264:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    6268:	2b00      	cmp	r3, #0
    626a:	db0e      	blt.n	628a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    626c:	2300      	movs	r3, #0
    626e:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    6270:	2c80      	cmp	r4, #128	; 0x80
    6272:	d00e      	beq.n	6292 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    6274:	4b32      	ldr	r3, [pc, #200]	; (6340 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    6276:	f10d 0c0c 	add.w	ip, sp, #12
    627a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    627c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6280:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    6284:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    6286:	2300      	movs	r3, #0
    6288:	e01a      	b.n	62c0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    628a:	232d      	movs	r3, #45	; 0x2d
    628c:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    6290:	e7ec      	b.n	626c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    6292:	b937      	cbnz	r7, 62a2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    6294:	4a2b      	ldr	r2, [pc, #172]	; (6344 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    6296:	1ba9      	subs	r1, r5, r6
    6298:	4630      	mov	r0, r6
    629a:	f008 ff41 	bl	f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    629e:	4607      	mov	r7, r0
      return current;
    62a0:	e04a      	b.n	6338 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    62a2:	4a29      	ldr	r2, [pc, #164]	; (6348 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    62a4:	1ba9      	subs	r1, r5, r6
    62a6:	4630      	mov	r0, r6
    62a8:	f008 ff3a 	bl	f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    62ac:	4607      	mov	r7, r0
      return current;
    62ae:	e043      	b.n	6338 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    62b0:	a908      	add	r1, sp, #32
    62b2:	18c8      	adds	r0, r1, r3
    62b4:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    62b8:	fa27 f000 	lsr.w	r0, r7, r0
    62bc:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    62be:	3301      	adds	r3, #1
    62c0:	2b0c      	cmp	r3, #12
    62c2:	ddf5      	ble.n	62b0 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    62c4:	2331      	movs	r3, #49	; 0x31
    62c6:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    62c8:	232e      	movs	r3, #46	; 0x2e
    62ca:	7073      	strb	r3, [r6, #1]
  current += 1;
    62cc:	1cb7      	adds	r7, r6, #2
  *current = 0;
    62ce:	2300      	movs	r3, #0
    62d0:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    62d2:	1be9      	subs	r1, r5, r7
    62d4:	2907      	cmp	r1, #7
    62d6:	dd2f      	ble.n	6338 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    62d8:	2301      	movs	r3, #1
    62da:	2b06      	cmp	r3, #6
    62dc:	dc03      	bgt.n	62e6 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    62de:	2030      	movs	r0, #48	; 0x30
    62e0:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    62e2:	3301      	adds	r3, #1
    62e4:	e7f9      	b.n	62da <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    62e6:	230a      	movs	r3, #10
    62e8:	4638      	mov	r0, r7
    62ea:	f008 ff66 	bl	f1ba <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    62ee:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    62f0:	2330      	movs	r3, #48	; 0x30
    62f2:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    62f4:	f1d1 0607 	rsbs	r6, r1, #7
    62f8:	d00c      	beq.n	6314 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    62fa:	2300      	movs	r3, #0
    62fc:	428b      	cmp	r3, r1
    62fe:	da06      	bge.n	630e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    6300:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    6304:	5582      	strb	r2, [r0, r6]
      *current = '0';
    6306:	2230      	movs	r2, #48	; 0x30
    6308:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    630a:	3301      	adds	r3, #1
    630c:	e7f6      	b.n	62fc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    630e:	3007      	adds	r0, #7
    6310:	e000      	b.n	6314 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    6312:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    6314:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    6318:	2b30      	cmp	r3, #48	; 0x30
    631a:	d102      	bne.n	6322 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    631c:	1e43      	subs	r3, r0, #1
    631e:	42bb      	cmp	r3, r7
    6320:	d8f7      	bhi.n	6312 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    6322:	2300      	movs	r3, #0
    6324:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    6326:	4a09      	ldr	r2, [pc, #36]	; (634c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    6328:	1a29      	subs	r1, r5, r0
    632a:	f008 fef9 	bl	f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    632e:	4622      	mov	r2, r4
    6330:	1a29      	subs	r1, r5, r0
    6332:	f008 ff33 	bl	f19c <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    6336:	4607      	mov	r7, r0
  return current;
}
    6338:	4638      	mov	r0, r7
    633a:	b009      	add	sp, #36	; 0x24
    633c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    633e:	bf00      	nop
    6340:	0005583c 	.word	0x0005583c
    6344:	00055830 	.word	0x00055830
    6348:	00055834 	.word	0x00055834
    634c:	00055838 	.word	0x00055838

00006350 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    6350:	b5f0      	push	{r4, r5, r6, r7, lr}
    6352:	b083      	sub	sp, #12
    6354:	4607      	mov	r7, r0
    6356:	4615      	mov	r5, r2
    6358:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    635a:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    635c:	2400      	movs	r4, #0
    635e:	e07c      	b.n	645a <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6360:	1b33      	subs	r3, r6, r4
    6362:	2b0a      	cmp	r3, #10
    6364:	dd09      	ble.n	637a <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    6366:	9b01      	ldr	r3, [sp, #4]
    6368:	1d1a      	adds	r2, r3, #4
    636a:	9201      	str	r2, [sp, #4]
    636c:	6819      	ldr	r1, [r3, #0]
    636e:	1938      	adds	r0, r7, r4
    6370:	f008 ff33 	bl	f1da <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    6374:	4404      	add	r4, r0
          current++;
    6376:	1caa      	adds	r2, r5, #2
          break;
    6378:	e06e      	b.n	6458 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    637a:	1c60      	adds	r0, r4, #1
    637c:	2300      	movs	r3, #0
    637e:	553b      	strb	r3, [r7, r4]
            return output_index;
    6380:	e0b1      	b.n	64e6 <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6382:	1b33      	subs	r3, r6, r4
    6384:	2b0a      	cmp	r3, #10
    6386:	dd09      	ble.n	639c <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    6388:	9b01      	ldr	r3, [sp, #4]
    638a:	1d1a      	adds	r2, r3, #4
    638c:	9201      	str	r2, [sp, #4]
    638e:	6819      	ldr	r1, [r3, #0]
    6390:	1938      	adds	r0, r7, r4
    6392:	f008 ff2a 	bl	f1ea <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    6396:	4404      	add	r4, r0
          current++;
    6398:	1caa      	adds	r2, r5, #2
          break;
    639a:	e05d      	b.n	6458 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    639c:	1c60      	adds	r0, r4, #1
    639e:	2300      	movs	r3, #0
    63a0:	553b      	strb	r3, [r7, r4]
            return output_index;
    63a2:	e0a0      	b.n	64e6 <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    63a4:	1b33      	subs	r3, r6, r4
    63a6:	2b09      	cmp	r3, #9
    63a8:	dd0f      	ble.n	63ca <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    63aa:	1c63      	adds	r3, r4, #1
    63ac:	2230      	movs	r2, #48	; 0x30
    63ae:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    63b0:	3402      	adds	r4, #2
    63b2:	2278      	movs	r2, #120	; 0x78
    63b4:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    63b6:	9b01      	ldr	r3, [sp, #4]
    63b8:	1d1a      	adds	r2, r3, #4
    63ba:	9201      	str	r2, [sp, #4]
    63bc:	6819      	ldr	r1, [r3, #0]
    63be:	1938      	adds	r0, r7, r4
    63c0:	f008 ff1c 	bl	f1fc <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    63c4:	4404      	add	r4, r0
          current++;
    63c6:	1caa      	adds	r2, r5, #2
          break;
    63c8:	e046      	b.n	6458 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    63ca:	1c60      	adds	r0, r4, #1
    63cc:	2300      	movs	r3, #0
    63ce:	553b      	strb	r3, [r7, r4]
            return output_index;
    63d0:	e089      	b.n	64e6 <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    63d2:	1b30      	subs	r0, r6, r4
    63d4:	f7fa fc48 	bl	c68 <__aeabi_i2f>
    63d8:	4944      	ldr	r1, [pc, #272]	; (64ec <MicroVsnprintf+0x19c>)
    63da:	f7fa fe37 	bl	104c <__aeabi_fcmplt>
    63de:	b988      	cbnz	r0, 6404 <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    63e0:	9b01      	ldr	r3, [sp, #4]
    63e2:	3307      	adds	r3, #7
    63e4:	f023 0307 	bic.w	r3, r3, #7
    63e8:	f103 0208 	add.w	r2, r3, #8
    63ec:	9201      	str	r2, [sp, #4]
    63ee:	e9d3 0100 	ldrd	r0, r1, [r3]
    63f2:	f7fa fb2f 	bl	a54 <__aeabi_d2f>
    63f6:	4601      	mov	r1, r0
    63f8:	1938      	adds	r0, r7, r4
    63fa:	f008 ff08 	bl	f20e <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    63fe:	4404      	add	r4, r0
          current++;
    6400:	1caa      	adds	r2, r5, #2
          break;
    6402:	e029      	b.n	6458 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6404:	1c60      	adds	r0, r4, #1
    6406:	2300      	movs	r3, #0
    6408:	553b      	strb	r3, [r7, r4]
            return output_index;
    640a:	e06c      	b.n	64e6 <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    640c:	1caa      	adds	r2, r5, #2
    640e:	553b      	strb	r3, [r7, r4]
    6410:	3401      	adds	r4, #1
          break;
    6412:	e021      	b.n	6458 <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    6414:	1b33      	subs	r3, r6, r4
    6416:	2b00      	cmp	r3, #0
    6418:	dd07      	ble.n	642a <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    641a:	9b01      	ldr	r3, [sp, #4]
    641c:	1d1a      	adds	r2, r3, #4
    641e:	9201      	str	r2, [sp, #4]
    6420:	681b      	ldr	r3, [r3, #0]
    6422:	553b      	strb	r3, [r7, r4]
          current++;
    6424:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    6426:	3401      	adds	r4, #1
          break;
    6428:	e016      	b.n	6458 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    642a:	1c60      	adds	r0, r4, #1
    642c:	2300      	movs	r3, #0
    642e:	553b      	strb	r3, [r7, r4]
            return output_index;
    6430:	e059      	b.n	64e6 <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    6432:	9b01      	ldr	r3, [sp, #4]
    6434:	1d1a      	adds	r2, r3, #4
    6436:	9201      	str	r2, [sp, #4]
    6438:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    643a:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    643c:	18e2      	adds	r2, r4, r3
    643e:	42b2      	cmp	r2, r6
    6440:	da05      	bge.n	644e <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    6442:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    6444:	b11a      	cbz	r2, 644e <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    6446:	3301      	adds	r3, #1
    6448:	553a      	strb	r2, [r7, r4]
    644a:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    644c:	e7f6      	b.n	643c <MicroVsnprintf+0xec>
          }
          current++;
    644e:	1caa      	adds	r2, r5, #2
    6450:	e002      	b.n	6458 <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    6452:	1c6a      	adds	r2, r5, #1
    6454:	553b      	strb	r3, [r7, r4]
    6456:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    6458:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    645a:	782b      	ldrb	r3, [r5, #0]
    645c:	2b00      	cmp	r3, #0
    645e:	d03f      	beq.n	64e0 <MicroVsnprintf+0x190>
    6460:	42b4      	cmp	r4, r6
    6462:	da3d      	bge.n	64e0 <MicroVsnprintf+0x190>
    if (*current == '%') {
    6464:	2b25      	cmp	r3, #37	; 0x25
    6466:	d1f4      	bne.n	6452 <MicroVsnprintf+0x102>
      current++;
    6468:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    646a:	786b      	ldrb	r3, [r5, #1]
    646c:	2b25      	cmp	r3, #37	; 0x25
    646e:	d0cd      	beq.n	640c <MicroVsnprintf+0xbc>
    6470:	d3f2      	bcc.n	6458 <MicroVsnprintf+0x108>
    6472:	2b78      	cmp	r3, #120	; 0x78
    6474:	d8f0      	bhi.n	6458 <MicroVsnprintf+0x108>
    6476:	2b63      	cmp	r3, #99	; 0x63
    6478:	d3ee      	bcc.n	6458 <MicroVsnprintf+0x108>
    647a:	3b63      	subs	r3, #99	; 0x63
    647c:	2b15      	cmp	r3, #21
    647e:	d8eb      	bhi.n	6458 <MicroVsnprintf+0x108>
    6480:	a101      	add	r1, pc, #4	; (adr r1, 6488 <MicroVsnprintf+0x138>)
    6482:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    6486:	bf00      	nop
    6488:	00006415 	.word	0x00006415
    648c:	00006361 	.word	0x00006361
    6490:	00006459 	.word	0x00006459
    6494:	000063d3 	.word	0x000063d3
    6498:	00006459 	.word	0x00006459
    649c:	00006459 	.word	0x00006459
    64a0:	00006459 	.word	0x00006459
    64a4:	00006459 	.word	0x00006459
    64a8:	00006459 	.word	0x00006459
    64ac:	00006459 	.word	0x00006459
    64b0:	00006459 	.word	0x00006459
    64b4:	00006459 	.word	0x00006459
    64b8:	00006459 	.word	0x00006459
    64bc:	00006459 	.word	0x00006459
    64c0:	00006459 	.word	0x00006459
    64c4:	00006459 	.word	0x00006459
    64c8:	00006433 	.word	0x00006433
    64cc:	00006459 	.word	0x00006459
    64d0:	00006383 	.word	0x00006383
    64d4:	00006459 	.word	0x00006459
    64d8:	00006459 	.word	0x00006459
    64dc:	000063a5 	.word	0x000063a5
    }
  }
  output[output_index++] = '\0';
    64e0:	1c60      	adds	r0, r4, #1
    64e2:	2300      	movs	r3, #0
    64e4:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    64e6:	b003      	add	sp, #12
    64e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    64ea:	bf00      	nop
    64ec:	41600000 	.word	0x41600000

000064f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    64f0:	b570      	push	{r4, r5, r6, lr}
    64f2:	4604      	mov	r4, r0
    64f4:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    64f6:	f007 fbd9 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    64fa:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    64fc:	4630      	mov	r0, r6
    64fe:	f007 fbdb 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6502:	2808      	cmp	r0, #8
    6504:	d918      	bls.n	6538 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    6506:	f106 0008 	add.w	r0, r6, #8
    650a:	f007 fbd5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    650e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6510:	b1a0      	cbz	r0, 653c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    6512:	4620      	mov	r0, r4
    6514:	f007 fbc4 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6518:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    651a:	6820      	ldr	r0, [r4, #0]
    651c:	f007 fbbf 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6520:	4285      	cmp	r5, r0
    6522:	d20d      	bcs.n	6540 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6524:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6526:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    652a:	4620      	mov	r0, r4
    652c:	f007 fbb8 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    6530:	4420      	add	r0, r4
    6532:	f008 fe82 	bl	f23a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    6536:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6538:	2000      	movs	r0, #0
    653a:	e7e8      	b.n	650e <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    653c:	2400      	movs	r4, #0
    653e:	e7ec      	b.n	651a <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    6540:	4b03      	ldr	r3, [pc, #12]	; (6550 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    6542:	4a04      	ldr	r2, [pc, #16]	; (6554 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    6544:	f44f 7183 	mov.w	r1, #262	; 0x106
    6548:	4803      	ldr	r0, [pc, #12]	; (6558 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    654a:	f006 f93f 	bl	c7cc <__assert_func>
    654e:	bf00      	nop
    6550:	000556fc 	.word	0x000556fc
    6554:	0005584c 	.word	0x0005584c
    6558:	000557c8 	.word	0x000557c8

0000655c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    655c:	6943      	ldr	r3, [r0, #20]
    655e:	2b20      	cmp	r3, #32
    6560:	d007      	beq.n	6572 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    6562:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    6564:	2a91      	cmp	r2, #145	; 0x91
    6566:	d806      	bhi.n	6576 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    6568:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    656a:	4a04      	ldr	r2, [pc, #16]	; (657c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    656c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6570:	4770      	bx	lr
    return registration->custom_name;
    6572:	6980      	ldr	r0, [r0, #24]
    6574:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6576:	4802      	ldr	r0, [pc, #8]	; (6580 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    6578:	4770      	bx	lr
    657a:	bf00      	nop
    657c:	00056258 	.word	0x00056258
    6580:	000114a0 	.word	0x000114a0

00006584 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    6584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6588:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    658a:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    658e:	2600      	movs	r6, #0
    6590:	e024      	b.n	65dc <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    6592:	4621      	mov	r1, r4
    6594:	68e8      	ldr	r0, [r5, #12]
    6596:	f009 f887 	bl	f6a8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    659a:	3401      	adds	r4, #1
    659c:	42bc      	cmp	r4, r7
    659e:	d21c      	bcs.n	65da <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    65a0:	692b      	ldr	r3, [r5, #16]
    65a2:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    65a6:	212c      	movs	r1, #44	; 0x2c
    65a8:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    65ac:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    65b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    65b4:	2b00      	cmp	r3, #0
    65b6:	d0ec      	beq.n	6592 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    65b8:	6868      	ldr	r0, [r5, #4]
    65ba:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    65bc:	4682      	mov	sl, r0
    65be:	2800      	cmp	r0, #0
    65c0:	d0e7      	beq.n	6592 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    65c2:	4648      	mov	r0, r9
    65c4:	f7ff ffca 	bl	655c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    65c8:	4601      	mov	r1, r0
    65ca:	4653      	mov	r3, sl
    65cc:	4622      	mov	r2, r4
    65ce:	480c      	ldr	r0, [pc, #48]	; (6600 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    65d0:	f008 fd09 	bl	efe6 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    65d4:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    65d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    65da:	3601      	adds	r6, #1
    65dc:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    65de:	6818      	ldr	r0, [r3, #0]
    65e0:	f007 fb5d 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    65e4:	4286      	cmp	r6, r0
    65e6:	d207      	bcs.n	65f8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    65e8:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    65ea:	4631      	mov	r1, r6
    65ec:	68a8      	ldr	r0, [r5, #8]
    65ee:	f7ff ff7f 	bl	64f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    65f2:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    65f4:	2400      	movs	r4, #0
    65f6:	e7d1      	b.n	659c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    65f8:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    65fc:	2000      	movs	r0, #0
    65fe:	e7ea      	b.n	65d6 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    6600:	00055944 	.word	0x00055944

00006604 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    6604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6608:	b083      	sub	sp, #12
    660a:	4606      	mov	r6, r0
    660c:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    660e:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    6612:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    6614:	6983      	ldr	r3, [r0, #24]
    6616:	6818      	ldr	r0, [r3, #0]
    6618:	f007 fb41 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    661c:	4284      	cmp	r4, r0
    661e:	d207      	bcs.n	6630 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    6620:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    6622:	4621      	mov	r1, r4
    6624:	68b0      	ldr	r0, [r6, #8]
    6626:	f7ff ff63 	bl	64f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    662a:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    662c:	2700      	movs	r7, #0
    662e:	e01d      	b.n	666c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    6630:	4602      	mov	r2, r0
    6632:	4621      	mov	r1, r4
    6634:	4827      	ldr	r0, [pc, #156]	; (66d4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    6636:	f008 fcd6 	bl	efe6 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    663a:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    663c:	4628      	mov	r0, r5
    663e:	b003      	add	sp, #12
    6640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    6644:	f009 fdf0 	bl	10228 <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    6648:	4640      	mov	r0, r8
    664a:	f7ff ff87 	bl	655c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    664e:	4601      	mov	r1, r0
    6650:	462b      	mov	r3, r5
    6652:	463a      	mov	r2, r7
    6654:	4820      	ldr	r0, [pc, #128]	; (66d8 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    6656:	f008 fcc6 	bl	efe6 <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    665a:	2c00      	cmp	r4, #0
    665c:	d0ee      	beq.n	663c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    665e:	6823      	ldr	r3, [r4, #0]
    6660:	68db      	ldr	r3, [r3, #12]
    6662:	9900      	ldr	r1, [sp, #0]
    6664:	4620      	mov	r0, r4
    6666:	4798      	blx	r3
    6668:	e7e8      	b.n	663c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    666a:	3701      	adds	r7, #1
    666c:	454f      	cmp	r7, r9
    666e:	d22d      	bcs.n	66cc <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6670:	6933      	ldr	r3, [r6, #16]
    6672:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    6676:	252c      	movs	r5, #44	; 0x2c
    6678:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    667c:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6680:	4640      	mov	r0, r8
    6682:	f7ff ff6b 	bl	655c <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6686:	4601      	mov	r1, r0
    6688:	6873      	ldr	r3, [r6, #4]
    668a:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    668c:	2300      	movs	r3, #0
    668e:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6690:	b124      	cbz	r4, 669c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    6692:	6823      	ldr	r3, [r4, #0]
    6694:	689b      	ldr	r3, [r3, #8]
    6696:	4620      	mov	r0, r4
    6698:	4798      	blx	r3
    669a:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    669c:	f8d8 300c 	ldr.w	r3, [r8, #12]
    66a0:	2b00      	cmp	r3, #0
    66a2:	d0cf      	beq.n	6644 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    66a4:	4629      	mov	r1, r5
    66a6:	6870      	ldr	r0, [r6, #4]
    66a8:	4798      	blx	r3
    66aa:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    66ac:	68f0      	ldr	r0, [r6, #12]
    66ae:	6803      	ldr	r3, [r0, #0]
    66b0:	689b      	ldr	r3, [r3, #8]
    66b2:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    66b4:	2d01      	cmp	r5, #1
    66b6:	d0c7      	beq.n	6648 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    66b8:	2d00      	cmp	r5, #0
    66ba:	d1ce      	bne.n	665a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    66bc:	2c00      	cmp	r4, #0
    66be:	d0d4      	beq.n	666a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    66c0:	6823      	ldr	r3, [r4, #0]
    66c2:	68db      	ldr	r3, [r3, #12]
    66c4:	9900      	ldr	r1, [sp, #0]
    66c6:	4620      	mov	r0, r4
    66c8:	4798      	blx	r3
    66ca:	e7ce      	b.n	666a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    66cc:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    66d0:	2500      	movs	r5, #0
    66d2:	e7b3      	b.n	663c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    66d4:	0005597c 	.word	0x0005597c
    66d8:	000559b0 	.word	0x000559b0

000066dc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    66dc:	b570      	push	{r4, r5, r6, lr}
    66de:	4604      	mov	r4, r0
    66e0:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    66e2:	4a11      	ldr	r2, [pc, #68]	; (6728 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    66e4:	6002      	str	r2, [r0, #0]
    66e6:	6041      	str	r1, [r0, #4]
    66e8:	6085      	str	r5, [r0, #8]
    66ea:	60c3      	str	r3, [r0, #12]
    66ec:	2300      	movs	r3, #0
    66ee:	6103      	str	r3, [r0, #16]
    66f0:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    66f2:	b19d      	cbz	r5, 671c <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    66f4:	4628      	mov	r0, r5
    66f6:	f007 fad9 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    66fa:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    66fc:	4630      	mov	r0, r6
    66fe:	f007 fadb 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6702:	2808      	cmp	r0, #8
    6704:	d90c      	bls.n	6720 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    6706:	f106 0008 	add.w	r0, r6, #8
    670a:	f007 fad5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    670e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6710:	b140      	cbz	r0, 6724 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    6712:	4628      	mov	r0, r5
    6714:	f007 fac4 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6718:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    671a:	61a5      	str	r5, [r4, #24]
}
    671c:	4620      	mov	r0, r4
    671e:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6720:	2000      	movs	r0, #0
    6722:	e7f4      	b.n	670e <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6724:	2500      	movs	r5, #0
    6726:	e7f8      	b.n	671a <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    6728:	000564ac 	.word	0x000564ac

0000672c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    672c:	b570      	push	{r4, r5, r6, lr}
    672e:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    6730:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6732:	4620      	mov	r0, r4
    6734:	f007 faba 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6738:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    673a:	4630      	mov	r0, r6
    673c:	f007 fabc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6740:	2808      	cmp	r0, #8
    6742:	d92c      	bls.n	679e <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    6744:	f106 0008 	add.w	r0, r6, #8
    6748:	f007 fab6 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    674c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    674e:	b340      	cbz	r0, 67a2 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    6750:	4620      	mov	r0, r4
    6752:	f007 faa5 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6756:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6758:	6820      	ldr	r0, [r4, #0]
    675a:	f007 faa0 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    675e:	4285      	cmp	r5, r0
    6760:	d221      	bcs.n	67a6 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6762:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6764:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6768:	4620      	mov	r0, r4
    676a:	f007 fa99 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    676e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6770:	4620      	mov	r0, r4
    6772:	f007 fa9b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6776:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6778:	4628      	mov	r0, r5
    677a:	f007 fa9d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    677e:	2808      	cmp	r0, #8
    6780:	d918      	bls.n	67b4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    6782:	f105 0008 	add.w	r0, r5, #8
    6786:	f007 fa97 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    678a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    678c:	b1a0      	cbz	r0, 67b8 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    678e:	4620      	mov	r0, r4
    6790:	f007 fa86 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6794:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6796:	6820      	ldr	r0, [r4, #0]
    6798:	f007 fa81 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    679c:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    679e:	2000      	movs	r0, #0
    67a0:	e7d4      	b.n	674c <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    67a2:	2400      	movs	r4, #0
    67a4:	e7d8      	b.n	6758 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    67a6:	4b05      	ldr	r3, [pc, #20]	; (67bc <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    67a8:	4a05      	ldr	r2, [pc, #20]	; (67c0 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    67aa:	f44f 7183 	mov.w	r1, #262	; 0x106
    67ae:	4805      	ldr	r0, [pc, #20]	; (67c4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    67b0:	f006 f80c 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67b4:	2000      	movs	r0, #0
    67b6:	e7e8      	b.n	678a <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    67b8:	2400      	movs	r4, #0
    67ba:	e7ec      	b.n	6796 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    67bc:	000556fc 	.word	0x000556fc
    67c0:	0005584c 	.word	0x0005584c
    67c4:	000557c8 	.word	0x000557c8

000067c8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    67c8:	b570      	push	{r4, r5, r6, lr}
    67ca:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    67cc:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    67ce:	4620      	mov	r0, r4
    67d0:	f007 fa6c 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    67d4:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    67d6:	4630      	mov	r0, r6
    67d8:	f007 fa6e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    67dc:	2808      	cmp	r0, #8
    67de:	d92b      	bls.n	6838 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    67e0:	f106 0008 	add.w	r0, r6, #8
    67e4:	f007 fa68 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    67e8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    67ea:	b338      	cbz	r0, 683c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    67ec:	4620      	mov	r0, r4
    67ee:	f007 fa57 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    67f2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    67f4:	6820      	ldr	r0, [r4, #0]
    67f6:	f007 fa52 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    67fa:	4285      	cmp	r5, r0
    67fc:	d220      	bcs.n	6840 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    67fe:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6800:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6804:	4620      	mov	r0, r4
    6806:	f007 fa4b 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    680a:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    680c:	4620      	mov	r0, r4
    680e:	f007 fa4d 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6812:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6814:	4628      	mov	r0, r5
    6816:	f007 fa4f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    681a:	2806      	cmp	r0, #6
    681c:	d917      	bls.n	684e <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    681e:	1da8      	adds	r0, r5, #6
    6820:	f007 fa4a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6824:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6826:	b1a0      	cbz	r0, 6852 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    6828:	4620      	mov	r0, r4
    682a:	f007 fa39 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    682e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6830:	6820      	ldr	r0, [r4, #0]
    6832:	f007 fa34 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6836:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6838:	2000      	movs	r0, #0
    683a:	e7d5      	b.n	67e8 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    683c:	2400      	movs	r4, #0
    683e:	e7d9      	b.n	67f4 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6840:	4b05      	ldr	r3, [pc, #20]	; (6858 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    6842:	4a06      	ldr	r2, [pc, #24]	; (685c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    6844:	f44f 7183 	mov.w	r1, #262	; 0x106
    6848:	4805      	ldr	r0, [pc, #20]	; (6860 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    684a:	f005 ffbf 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    684e:	2000      	movs	r0, #0
    6850:	e7e8      	b.n	6824 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6852:	2400      	movs	r4, #0
    6854:	e7ec      	b.n	6830 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    6856:	bf00      	nop
    6858:	000556fc 	.word	0x000556fc
    685c:	0005584c 	.word	0x0005584c
    6860:	000557c8 	.word	0x000557c8

00006864 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6868:	4606      	mov	r6, r0
    686a:	460d      	mov	r5, r1
    686c:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    686e:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6870:	4620      	mov	r0, r4
    6872:	f007 fa1b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6876:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    687a:	4640      	mov	r0, r8
    687c:	f007 fa1c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6880:	2808      	cmp	r0, #8
    6882:	d93d      	bls.n	6900 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6884:	f108 0008 	add.w	r0, r8, #8
    6888:	f007 fa16 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    688c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    688e:	b3c8      	cbz	r0, 6904 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6890:	4620      	mov	r0, r4
    6892:	f007 fa05 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6896:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6898:	6820      	ldr	r0, [r4, #0]
    689a:	f007 fa00 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    689e:	4285      	cmp	r5, r0
    68a0:	d232      	bcs.n	6908 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    68a2:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    68a4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    68a8:	4620      	mov	r0, r4
    68aa:	f007 f9f9 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68ae:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    68b0:	4620      	mov	r0, r4
    68b2:	f007 f9fb 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    68b6:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    68ba:	4640      	mov	r0, r8
    68bc:	f007 f9fc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    68c0:	2808      	cmp	r0, #8
    68c2:	d928      	bls.n	6916 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    68c4:	f108 0008 	add.w	r0, r8, #8
    68c8:	f007 f9f6 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    68cc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    68ce:	b320      	cbz	r0, 691a <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    68d0:	4620      	mov	r0, r4
    68d2:	f007 f9e5 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    68d6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    68d8:	6820      	ldr	r0, [r4, #0]
    68da:	f007 f9e0 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    68de:	4287      	cmp	r7, r0
    68e0:	d21d      	bcs.n	691e <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    68e2:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    68e4:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    68e8:	f007 f9df 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    68ec:	6931      	ldr	r1, [r6, #16]
    68ee:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    68f2:	686b      	ldr	r3, [r5, #4]
    68f4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    68f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    68fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6900:	2000      	movs	r0, #0
    6902:	e7c3      	b.n	688c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6904:	2400      	movs	r4, #0
    6906:	e7c7      	b.n	6898 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6908:	4b08      	ldr	r3, [pc, #32]	; (692c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    690a:	4a09      	ldr	r2, [pc, #36]	; (6930 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    690c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6910:	4808      	ldr	r0, [pc, #32]	; (6934 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6912:	f005 ff5b 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6916:	2000      	movs	r0, #0
    6918:	e7d8      	b.n	68cc <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    691a:	2400      	movs	r4, #0
    691c:	e7dc      	b.n	68d8 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    691e:	4b03      	ldr	r3, [pc, #12]	; (692c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6920:	4a05      	ldr	r2, [pc, #20]	; (6938 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    6922:	f44f 7183 	mov.w	r1, #262	; 0x106
    6926:	4803      	ldr	r0, [pc, #12]	; (6934 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6928:	f005 ff50 	bl	c7cc <__assert_func>
    692c:	000556fc 	.word	0x000556fc
    6930:	0005584c 	.word	0x0005584c
    6934:	000557c8 	.word	0x000557c8
    6938:	00055708 	.word	0x00055708

0000693c <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    693c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6940:	4606      	mov	r6, r0
    6942:	460d      	mov	r5, r1
    6944:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    6946:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6948:	4620      	mov	r0, r4
    694a:	f007 f9af 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    694e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6952:	4640      	mov	r0, r8
    6954:	f007 f9b0 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6958:	2808      	cmp	r0, #8
    695a:	d93d      	bls.n	69d8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    695c:	f108 0008 	add.w	r0, r8, #8
    6960:	f007 f9aa 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6964:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6966:	b3c8      	cbz	r0, 69dc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    6968:	4620      	mov	r0, r4
    696a:	f007 f999 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    696e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6970:	6820      	ldr	r0, [r4, #0]
    6972:	f007 f994 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6976:	4285      	cmp	r5, r0
    6978:	d232      	bcs.n	69e0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    697a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    697c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6980:	4620      	mov	r0, r4
    6982:	f007 f98d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6986:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6988:	4620      	mov	r0, r4
    698a:	f007 f98f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    698e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6992:	4640      	mov	r0, r8
    6994:	f007 f990 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6998:	2806      	cmp	r0, #6
    699a:	d928      	bls.n	69ee <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    699c:	f108 0006 	add.w	r0, r8, #6
    69a0:	f007 f98a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    69a4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69a6:	b320      	cbz	r0, 69f2 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    69a8:	4620      	mov	r0, r4
    69aa:	f007 f979 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    69ae:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    69b0:	6820      	ldr	r0, [r4, #0]
    69b2:	f007 f974 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    69b6:	4287      	cmp	r7, r0
    69b8:	d21d      	bcs.n	69f6 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    69ba:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    69bc:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    69c0:	f007 f973 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    69c4:	6931      	ldr	r1, [r6, #16]
    69c6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    69ca:	686b      	ldr	r3, [r5, #4]
    69cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    69d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    69d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69d8:	2000      	movs	r0, #0
    69da:	e7c3      	b.n	6964 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69dc:	2400      	movs	r4, #0
    69de:	e7c7      	b.n	6970 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    69e0:	4b08      	ldr	r3, [pc, #32]	; (6a04 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    69e2:	4a09      	ldr	r2, [pc, #36]	; (6a08 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    69e4:	f44f 7183 	mov.w	r1, #262	; 0x106
    69e8:	4808      	ldr	r0, [pc, #32]	; (6a0c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    69ea:	f005 feef 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    69ee:	2000      	movs	r0, #0
    69f0:	e7d8      	b.n	69a4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    69f2:	2400      	movs	r4, #0
    69f4:	e7dc      	b.n	69b0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    69f6:	4b03      	ldr	r3, [pc, #12]	; (6a04 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    69f8:	4a05      	ldr	r2, [pc, #20]	; (6a10 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    69fa:	f44f 7183 	mov.w	r1, #262	; 0x106
    69fe:	4803      	ldr	r0, [pc, #12]	; (6a0c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6a00:	f005 fee4 	bl	c7cc <__assert_func>
    6a04:	000556fc 	.word	0x000556fc
    6a08:	0005584c 	.word	0x0005584c
    6a0c:	000557c8 	.word	0x000557c8
    6a10:	00055708 	.word	0x00055708

00006a14 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    6a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6a18:	b083      	sub	sp, #12
    6a1a:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6a1c:	2700      	movs	r7, #0
    6a1e:	e0c8      	b.n	6bb2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    6a20:	4b71      	ldr	r3, [pc, #452]	; (6be8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6a22:	4a72      	ldr	r2, [pc, #456]	; (6bec <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    6a24:	f44f 7183 	mov.w	r1, #262	; 0x106
    6a28:	4871      	ldr	r0, [pc, #452]	; (6bf0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6a2a:	f005 fecf 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a2e:	2000      	movs	r0, #0
    6a30:	e01d      	b.n	6a6e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a32:	2400      	movs	r4, #0
    6a34:	e022      	b.n	6a7c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    6a36:	4b6c      	ldr	r3, [pc, #432]	; (6be8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6a38:	4a6e      	ldr	r2, [pc, #440]	; (6bf4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    6a3a:	f44f 7183 	mov.w	r1, #262	; 0x106
    6a3e:	486c      	ldr	r0, [pc, #432]	; (6bf0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6a40:	f005 fec4 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a44:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6a46:	b118      	cbz	r0, 6a50 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    6a48:	4420      	add	r0, r4
    6a4a:	f008 fc15 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    6a4e:	e000      	b.n	6a52 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6a50:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6a52:	bba0      	cbnz	r0, 6abe <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6a54:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6a56:	4630      	mov	r0, r6
    6a58:	f007 f928 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6a5c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6a5e:	4620      	mov	r0, r4
    6a60:	f007 f92a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6a64:	2804      	cmp	r0, #4
    6a66:	d9e2      	bls.n	6a2e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6a68:	1d20      	adds	r0, r4, #4
    6a6a:	f007 f925 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6a6e:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6a70:	2800      	cmp	r0, #0
    6a72:	d0de      	beq.n	6a32 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6a74:	4620      	mov	r0, r4
    6a76:	f007 f913 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a7a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6a7c:	6820      	ldr	r0, [r4, #0]
    6a7e:	f007 f90e 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6a82:	4285      	cmp	r5, r0
    6a84:	f080 8094 	bcs.w	6bb0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6a88:	6820      	ldr	r0, [r4, #0]
    6a8a:	f007 f908 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6a8e:	4285      	cmp	r5, r0
    6a90:	d2d1      	bcs.n	6a36 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6a92:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6a94:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6a98:	4620      	mov	r0, r4
    6a9a:	f007 f901 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6a9e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6aa0:	4620      	mov	r0, r4
    6aa2:	f007 f903 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6aa6:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6aaa:	4648      	mov	r0, r9
    6aac:	f007 f904 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ab0:	280e      	cmp	r0, #14
    6ab2:	d9c7      	bls.n	6a44 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    6ab4:	f109 000e 	add.w	r0, r9, #14
    6ab8:	f007 f8fe 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6abc:	e7c3      	b.n	6a46 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    6abe:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6ac2:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    6ac6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    6aca:	6858      	ldr	r0, [r3, #4]
    6acc:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    6ad0:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    6ad4:	a901      	add	r1, sp, #4
    6ad6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6ada:	f008 fae8 	bl	f0ae <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    6ade:	4603      	mov	r3, r0
    6ae0:	2800      	cmp	r0, #0
    6ae2:	d17d      	bne.n	6be0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    6ae4:	4620      	mov	r0, r4
    6ae6:	f007 f8e1 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6aea:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6aee:	4648      	mov	r0, r9
    6af0:	f007 f8e2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6af4:	2806      	cmp	r0, #6
    6af6:	d914      	bls.n	6b22 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    6af8:	f109 0006 	add.w	r0, r9, #6
    6afc:	f007 f8dc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6b00:	b188      	cbz	r0, 6b26 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    6b02:	4420      	add	r0, r4
    6b04:	f008 faf5 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    6b08:	2809      	cmp	r0, #9
    6b0a:	d00e      	beq.n	6b2a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    6b0c:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    6b0e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6b12:	4453      	add	r3, sl
    6b14:	685b      	ldr	r3, [r3, #4]
    6b16:	9a01      	ldr	r2, [sp, #4]
    6b18:	f853 000b 	ldr.w	r0, [r3, fp]
    6b1c:	f009 fbaa 	bl	10274 <memset>
    6b20:	e798      	b.n	6a54 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b22:	2000      	movs	r0, #0
    6b24:	e7ec      	b.n	6b00 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6b26:	2000      	movs	r0, #0
    6b28:	e7ee      	b.n	6b08 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    6b2a:	4620      	mov	r0, r4
    6b2c:	f007 f8be 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b30:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b34:	4648      	mov	r0, r9
    6b36:	f007 f8bf 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b3a:	280c      	cmp	r0, #12
    6b3c:	d928      	bls.n	6b90 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    6b3e:	f109 000c 	add.w	r0, r9, #12
    6b42:	f007 f8b9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b46:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b48:	b320      	cbz	r0, 6b94 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    6b4a:	4620      	mov	r0, r4
    6b4c:	f007 f8a8 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b50:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6b52:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6b54:	4620      	mov	r0, r4
    6b56:	f007 f8a9 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b5a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b5c:	4620      	mov	r0, r4
    6b5e:	f007 f8ab 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b62:	280a      	cmp	r0, #10
    6b64:	d918      	bls.n	6b98 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6b66:	f104 000a 	add.w	r0, r4, #10
    6b6a:	f007 f8a5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b6e:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b70:	b1a0      	cbz	r0, 6b9c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6b72:	4648      	mov	r0, r9
    6b74:	f007 f894 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b78:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b7a:	f8d9 0000 	ldr.w	r0, [r9]
    6b7e:	f007 f88e 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b82:	b170      	cbz	r0, 6ba2 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6b84:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6b88:	f008 fb7b 	bl	f282 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    6b8c:	4601      	mov	r1, r0
    6b8e:	e7be      	b.n	6b0e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b90:	2000      	movs	r0, #0
    6b92:	e7d8      	b.n	6b46 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b94:	2400      	movs	r4, #0
    6b96:	e7dc      	b.n	6b52 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b98:	2000      	movs	r0, #0
    6b9a:	e7e8      	b.n	6b6e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b9c:	f04f 0900 	mov.w	r9, #0
    6ba0:	e7eb      	b.n	6b7a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6ba2:	4b11      	ldr	r3, [pc, #68]	; (6be8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6ba4:	4a14      	ldr	r2, [pc, #80]	; (6bf8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6ba6:	f44f 7183 	mov.w	r1, #262	; 0x106
    6baa:	4811      	ldr	r0, [pc, #68]	; (6bf0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6bac:	f005 fe0e 	bl	c7cc <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6bb0:	3701      	adds	r7, #1
    6bb2:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6bb6:	6830      	ldr	r0, [r6, #0]
    6bb8:	f007 f871 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6bbc:	4287      	cmp	r7, r0
    6bbe:	d20e      	bcs.n	6bde <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    6bc0:	6830      	ldr	r0, [r6, #0]
    6bc2:	f007 f86c 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6bc6:	4287      	cmp	r7, r0
    6bc8:	f4bf af2a 	bcs.w	6a20 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6bcc:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    6bce:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6bd2:	4630      	mov	r0, r6
    6bd4:	f007 f864 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bd8:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6bda:	2500      	movs	r5, #0
    6bdc:	e73b      	b.n	6a56 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    6bde:	2300      	movs	r3, #0
}
    6be0:	4618      	mov	r0, r3
    6be2:	b003      	add	sp, #12
    6be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6be8:	000556fc 	.word	0x000556fc
    6bec:	0005584c 	.word	0x0005584c
    6bf0:	000557c8 	.word	0x000557c8
    6bf4:	000559e4 	.word	0x000559e4
    6bf8:	00055ad8 	.word	0x00055ad8

00006bfc <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    6bfc:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    6bfe:	4b05      	ldr	r3, [pc, #20]	; (6c14 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    6c00:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    6c02:	4b05      	ldr	r3, [pc, #20]	; (6c18 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    6c04:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    6c06:	4b05      	ldr	r3, [pc, #20]	; (6c1c <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    6c08:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    6c0a:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    6c0c:	2300      	movs	r3, #0
    6c0e:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    6c12:	4770      	bx	lr
    6c14:	0000f3ff 	.word	0x0000f3ff
    6c18:	0000f3ad 	.word	0x0000f3ad
    6c1c:	0000f3cb 	.word	0x0000f3cb

00006c20 <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    6c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c22:	4605      	mov	r5, r0
    6c24:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    6c26:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6c28:	4620      	mov	r0, r4
    6c2a:	f007 f83f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c2e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c30:	4638      	mov	r0, r7
    6c32:	f007 f841 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c36:	2808      	cmp	r0, #8
    6c38:	d92f      	bls.n	6c9a <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    6c3a:	f107 0008 	add.w	r0, r7, #8
    6c3e:	f007 f83b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c42:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c44:	b358      	cbz	r0, 6c9e <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    6c46:	4620      	mov	r0, r4
    6c48:	f007 f82a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c4c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c4e:	6820      	ldr	r0, [r4, #0]
    6c50:	f007 f825 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6c54:	b328      	cbz	r0, 6ca2 <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6c56:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6c58:	4620      	mov	r0, r4
    6c5a:	f007 f821 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c5e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6c60:	4620      	mov	r0, r4
    6c62:	f007 f823 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c66:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c68:	4638      	mov	r0, r7
    6c6a:	f007 f825 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c6e:	2808      	cmp	r0, #8
    6c70:	d91e      	bls.n	6cb0 <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    6c72:	f107 0008 	add.w	r0, r7, #8
    6c76:	f007 f81f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c7a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c7c:	b1d0      	cbz	r0, 6cb4 <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    6c7e:	4620      	mov	r0, r4
    6c80:	f007 f80e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c84:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c86:	6820      	ldr	r0, [r4, #0]
    6c88:	f007 f809 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    6c8c:	4286      	cmp	r6, r0
    6c8e:	d213      	bcs.n	6cb8 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    6c90:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    6c94:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c9a:	2000      	movs	r0, #0
    6c9c:	e7d1      	b.n	6c42 <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c9e:	2400      	movs	r4, #0
    6ca0:	e7d5      	b.n	6c4e <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6ca2:	4b09      	ldr	r3, [pc, #36]	; (6cc8 <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    6ca4:	4a09      	ldr	r2, [pc, #36]	; (6ccc <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    6ca6:	f44f 7183 	mov.w	r1, #262	; 0x106
    6caa:	4809      	ldr	r0, [pc, #36]	; (6cd0 <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    6cac:	f005 fd8e 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6cb0:	2000      	movs	r0, #0
    6cb2:	e7e2      	b.n	6c7a <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cb4:	2400      	movs	r4, #0
    6cb6:	e7e6      	b.n	6c86 <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6cb8:	4603      	mov	r3, r0
    6cba:	4632      	mov	r2, r6
    6cbc:	4905      	ldr	r1, [pc, #20]	; (6cd4 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    6cbe:	68a8      	ldr	r0, [r5, #8]
    6cc0:	f008 ff06 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6cc4:	2000      	movs	r0, #0
    6cc6:	e7e7      	b.n	6c98 <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    6cc8:	000556fc 	.word	0x000556fc
    6ccc:	0005584c 	.word	0x0005584c
    6cd0:	000557c8 	.word	0x000557c8
    6cd4:	000564dc 	.word	0x000564dc

00006cd8 <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    6cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6cda:	4605      	mov	r5, r0
    6cdc:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    6cde:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    6ce0:	4620      	mov	r0, r4
    6ce2:	f006 ffe3 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ce6:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ce8:	4638      	mov	r0, r7
    6cea:	f006 ffe5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6cee:	2808      	cmp	r0, #8
    6cf0:	d92e      	bls.n	6d50 <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    6cf2:	f107 0008 	add.w	r0, r7, #8
    6cf6:	f006 ffdf 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6cfa:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6cfc:	b350      	cbz	r0, 6d54 <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    6cfe:	4620      	mov	r0, r4
    6d00:	f006 ffce 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d04:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d06:	6820      	ldr	r0, [r4, #0]
    6d08:	f006 ffc9 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d0c:	b320      	cbz	r0, 6d58 <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d0e:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d10:	4620      	mov	r0, r4
    6d12:	f006 ffc5 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d16:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6d18:	4620      	mov	r0, r4
    6d1a:	f006 ffc7 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d1e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d20:	4638      	mov	r0, r7
    6d22:	f006 ffc9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d26:	2806      	cmp	r0, #6
    6d28:	d91d      	bls.n	6d66 <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    6d2a:	1db8      	adds	r0, r7, #6
    6d2c:	f006 ffc4 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d30:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d32:	b1d0      	cbz	r0, 6d6a <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    6d34:	4620      	mov	r0, r4
    6d36:	f006 ffb3 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d3a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d3c:	6820      	ldr	r0, [r4, #0]
    6d3e:	f006 ffae 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    6d42:	4286      	cmp	r6, r0
    6d44:	d213      	bcs.n	6d6e <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    6d46:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    6d4a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    6d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d50:	2000      	movs	r0, #0
    6d52:	e7d2      	b.n	6cfa <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d54:	2400      	movs	r4, #0
    6d56:	e7d6      	b.n	6d06 <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    6d58:	4b09      	ldr	r3, [pc, #36]	; (6d80 <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    6d5a:	4a0a      	ldr	r2, [pc, #40]	; (6d84 <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    6d5c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6d60:	4809      	ldr	r0, [pc, #36]	; (6d88 <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    6d62:	f005 fd33 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d66:	2000      	movs	r0, #0
    6d68:	e7e2      	b.n	6d30 <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d6a:	2400      	movs	r4, #0
    6d6c:	e7e6      	b.n	6d3c <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    6d6e:	4603      	mov	r3, r0
    6d70:	4632      	mov	r2, r6
    6d72:	4906      	ldr	r1, [pc, #24]	; (6d8c <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    6d74:	68a8      	ldr	r0, [r5, #8]
    6d76:	f008 feab 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6d7a:	2000      	movs	r0, #0
    6d7c:	e7e7      	b.n	6d4e <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    6d7e:	bf00      	nop
    6d80:	000556fc 	.word	0x000556fc
    6d84:	0005584c 	.word	0x0005584c
    6d88:	000557c8 	.word	0x000557c8
    6d8c:	00056508 	.word	0x00056508

00006d90 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    6d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6d94:	b08b      	sub	sp, #44	; 0x2c
    6d96:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    6d98:	2300      	movs	r3, #0
    6d9a:	9305      	str	r3, [sp, #20]
    6d9c:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    6da0:	f008 fada 	bl	f358 <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    6da4:	9b05      	ldr	r3, [sp, #20]
    6da6:	4298      	cmp	r0, r3
    6da8:	f340 81f6 	ble.w	7198 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    6dac:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    6db0:	4628      	mov	r0, r5
    6db2:	f006 ff7b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6db6:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6db8:	4620      	mov	r0, r4
    6dba:	f006 ff7d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6dbe:	2808      	cmp	r0, #8
    6dc0:	d927      	bls.n	6e12 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    6dc2:	f104 0008 	add.w	r0, r4, #8
    6dc6:	f006 ff77 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6dca:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dcc:	b318      	cbz	r0, 6e16 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    6dce:	4620      	mov	r0, r4
    6dd0:	f006 ff66 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6dd4:	4404      	add	r4, r0
    6dd6:	9e05      	ldr	r6, [sp, #20]
    6dd8:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    6dda:	6820      	ldr	r0, [r4, #0]
    6ddc:	f006 ff5f 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6de0:	4286      	cmp	r6, r0
    6de2:	d21a      	bcs.n	6e1a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6de4:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6de6:	9b05      	ldr	r3, [sp, #20]
    6de8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6dec:	4620      	mov	r0, r4
    6dee:	f006 ff57 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    6df2:	1823      	adds	r3, r4, r0
    6df4:	9302      	str	r3, [sp, #8]
    6df6:	d017      	beq.n	6e28 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    6df8:	4628      	mov	r0, r5
    6dfa:	f006 ff57 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6dfe:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e00:	4620      	mov	r0, r4
    6e02:	f006 ff59 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e06:	2806      	cmp	r0, #6
    6e08:	d910      	bls.n	6e2c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    6e0a:	1da0      	adds	r0, r4, #6
    6e0c:	f006 ff54 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6e10:	e00d      	b.n	6e2e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    6e12:	2000      	movs	r0, #0
    6e14:	e7d9      	b.n	6dca <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e16:	2400      	movs	r4, #0
    6e18:	e7dd      	b.n	6dd6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    6e1a:	4b4e      	ldr	r3, [pc, #312]	; (6f54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6e1c:	4a4e      	ldr	r2, [pc, #312]	; (6f58 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    6e1e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e22:	484e      	ldr	r0, [pc, #312]	; (6f5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6e24:	f005 fcd2 	bl	c7cc <__assert_func>
    6e28:	f009 f9fe 	bl	10228 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e2c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6e2e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e30:	b178      	cbz	r0, 6e52 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    6e32:	4628      	mov	r0, r5
    6e34:	f006 ff34 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e38:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    6e3c:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    6e40:	f008 fc51 	bl	f6e6 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    6e44:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    6e46:	9802      	ldr	r0, [sp, #8]
    6e48:	f008 f9f7 	bl	f23a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    6e4c:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    6e4e:	2700      	movs	r7, #0
    6e50:	e0dd      	b.n	700e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    6e52:	f04f 0900 	mov.w	r9, #0
    6e56:	e7f1      	b.n	6e3c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e58:	2000      	movs	r0, #0
    6e5a:	e0eb      	b.n	7034 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e5c:	2400      	movs	r4, #0
    6e5e:	e0f2      	b.n	7046 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    6e60:	4b3c      	ldr	r3, [pc, #240]	; (6f54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6e62:	4a3f      	ldr	r2, [pc, #252]	; (6f60 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    6e64:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e68:	483c      	ldr	r0, [pc, #240]	; (6f5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6e6a:	f005 fcaf 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e6e:	2000      	movs	r0, #0
    6e70:	e103      	b.n	707a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6e72:	2600      	movs	r6, #0
    6e74:	e108      	b.n	7088 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    6e76:	4631      	mov	r1, r6
    6e78:	483a      	ldr	r0, [pc, #232]	; (6f64 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    6e7a:	f008 f8b4 	bl	efe6 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6e7e:	2301      	movs	r3, #1
    6e80:	461c      	mov	r4, r3
}
    6e82:	4620      	mov	r0, r4
    6e84:	b00b      	add	sp, #44	; 0x2c
    6e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    6e8a:	4b32      	ldr	r3, [pc, #200]	; (6f54 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    6e8c:	4a36      	ldr	r2, [pc, #216]	; (6f68 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    6e8e:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e92:	4832      	ldr	r0, [pc, #200]	; (6f5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    6e94:	f005 fc9a 	bl	c7cc <__assert_func>
    6e98:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    6e9a:	4650      	mov	r0, sl
    6e9c:	f008 fe36 	bl	fb0c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    6ea0:	2891      	cmp	r0, #145	; 0x91
    6ea2:	d806      	bhi.n	6eb2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    6ea4:	4b31      	ldr	r3, [pc, #196]	; (6f6c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6ea6:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    6eaa:	4831      	ldr	r0, [pc, #196]	; (6f70 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    6eac:	f008 f89b 	bl	efe6 <_Z11MicroPrintfPKcz>
        return status;
    6eb0:	e7e7      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6eb2:	4930      	ldr	r1, [pc, #192]	; (6f74 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6eb4:	e7f9      	b.n	6eaa <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    6eb6:	4631      	mov	r1, r6
    6eb8:	482f      	ldr	r0, [pc, #188]	; (6f78 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    6eba:	f008 f894 	bl	efe6 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    6ebe:	2301      	movs	r3, #1
    6ec0:	461c      	mov	r4, r3
    6ec2:	e7de      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    6ec4:	4620      	mov	r0, r4
    6ec6:	f006 fef1 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6eca:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ecc:	4630      	mov	r0, r6
    6ece:	f006 fef3 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ed2:	280e      	cmp	r0, #14
    6ed4:	d904      	bls.n	6ee0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    6ed6:	f106 000e 	add.w	r0, r6, #14
    6eda:	f006 feed 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6ede:	e000      	b.n	6ee2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    6ee0:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6ee2:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ee4:	b160      	cbz	r0, 6f00 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    6ee6:	4630      	mov	r0, r6
    6ee8:	f006 feda 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6eec:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    6eee:	b360      	cbz	r0, 6f4a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6ef0:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6ef2:	f853 0b04 	ldr.w	r0, [r3], #4
    6ef6:	9301      	str	r3, [sp, #4]
    6ef8:	f006 fed1 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6efc:	4682      	mov	sl, r0
    6efe:	e131      	b.n	7164 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f00:	2000      	movs	r0, #0
    6f02:	e7f4      	b.n	6eee <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f04:	2000      	movs	r0, #0
    6f06:	e10b      	b.n	7120 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f08:	2300      	movs	r3, #0
    6f0a:	9301      	str	r3, [sp, #4]
    6f0c:	e113      	b.n	7136 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    6f0e:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6f12:	d809      	bhi.n	6f28 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    6f14:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    6f16:	4b15      	ldr	r3, [pc, #84]	; (6f6c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6f18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    6f1c:	4817      	ldr	r0, [pc, #92]	; (6f7c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    6f1e:	f008 f862 	bl	efe6 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6f22:	2301      	movs	r3, #1
    6f24:	461c      	mov	r4, r3
    6f26:	e7ac      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6f28:	4912      	ldr	r1, [pc, #72]	; (6f74 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    6f2a:	e7f7      	b.n	6f1c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    6f2c:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    6f30:	d804      	bhi.n	6f3c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    6f32:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    6f34:	4a0d      	ldr	r2, [pc, #52]	; (6f6c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    6f36:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    6f3a:	e000      	b.n	6f3e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    6f3c:	490d      	ldr	r1, [pc, #52]	; (6f74 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    6f3e:	4810      	ldr	r0, [pc, #64]	; (6f80 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    6f40:	f008 f851 	bl	efe6 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    6f44:	2301      	movs	r3, #1
    6f46:	461c      	mov	r4, r3
    6f48:	e79b      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    6f4a:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    6f4c:	f04f 0a00 	mov.w	sl, #0
    6f50:	e108      	b.n	7164 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    6f52:	bf00      	nop
    6f54:	000556fc 	.word	0x000556fc
    6f58:	0005584c 	.word	0x0005584c
    6f5c:	000557c8 	.word	0x000557c8
    6f60:	00056534 	.word	0x00056534
    6f64:	0005662c 	.word	0x0005662c
    6f68:	00056658 	.word	0x00056658
    6f6c:	00056258 	.word	0x00056258
    6f70:	00056758 	.word	0x00056758
    6f74:	000114a0 	.word	0x000114a0
    6f78:	00056788 	.word	0x00056788
    6f7c:	000567ac 	.word	0x000567ac
    6f80:	000567f4 	.word	0x000567f4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f84:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    6f86:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f88:	2800      	cmp	r0, #0
    6f8a:	f000 80fb 	beq.w	7184 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    6f8e:	4630      	mov	r0, r6
    6f90:	f006 fe86 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f94:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6f96:	aa08      	add	r2, sp, #32
    6f98:	4640      	mov	r0, r8
    6f9a:	f008 fbb0 	bl	f6fe <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6f9e:	2800      	cmp	r0, #0
    6fa0:	f040 80ff 	bne.w	71a2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    6fa4:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    6fa8:	4620      	mov	r0, r4
    6faa:	f006 fe7f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6fae:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6fb0:	4630      	mov	r0, r6
    6fb2:	f006 fe81 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fb6:	2808      	cmp	r0, #8
    6fb8:	f240 80e6 	bls.w	7188 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    6fbc:	f106 0008 	add.w	r0, r6, #8
    6fc0:	f006 fe7a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6fc4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fc6:	2800      	cmp	r0, #0
    6fc8:	f000 80e0 	beq.w	718c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    6fcc:	4620      	mov	r0, r4
    6fce:	f006 fe67 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6fd2:	1821      	adds	r1, r4, r0
    6fd4:	aa09      	add	r2, sp, #36	; 0x24
    6fd6:	4640      	mov	r0, r8
    6fd8:	f008 fb91 	bl	f6fe <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    6fdc:	2800      	cmp	r0, #0
    6fde:	f040 80e2 	bne.w	71a6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    6fe2:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    6fe6:	9a00      	ldr	r2, [sp, #0]
    6fe8:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    6fec:	1974      	adds	r4, r6, r5
      *node = {};
    6fee:	2228      	movs	r2, #40	; 0x28
    6ff0:	2100      	movs	r1, #0
    6ff2:	4620      	mov	r0, r4
    6ff4:	f009 f93e 	bl	10274 <memset>
      node->inputs = inputs_array;
    6ff8:	9b08      	ldr	r3, [sp, #32]
    6ffa:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    6ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6ffe:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    7000:	9b07      	ldr	r3, [sp, #28]
    7002:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    7004:	9b01      	ldr	r3, [sp, #4]
    7006:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    7008:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    700c:	3701      	adds	r7, #1
    700e:	9b03      	ldr	r3, [sp, #12]
    7010:	429f      	cmp	r7, r3
    7012:	f080 80bd 	bcs.w	7190 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    7016:	9c02      	ldr	r4, [sp, #8]
    7018:	4620      	mov	r0, r4
    701a:	f006 fe47 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    701e:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7020:	4620      	mov	r0, r4
    7022:	f006 fe49 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7026:	280a      	cmp	r0, #10
    7028:	f67f af16 	bls.w	6e58 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    702c:	f104 000a 	add.w	r0, r4, #10
    7030:	f006 fe42 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7034:	9b02      	ldr	r3, [sp, #8]
    7036:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7038:	2800      	cmp	r0, #0
    703a:	f43f af0f 	beq.w	6e5c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    703e:	4620      	mov	r0, r4
    7040:	f006 fe2e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7044:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7046:	6820      	ldr	r0, [r4, #0]
    7048:	f006 fe29 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    704c:	4287      	cmp	r7, r0
    704e:	f4bf af07 	bcs.w	6e60 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7052:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7054:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7058:	4620      	mov	r0, r4
    705a:	f006 fe21 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    705e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7060:	4620      	mov	r0, r4
    7062:	f006 fe23 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7066:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7068:	4628      	mov	r0, r5
    706a:	f006 fe25 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    706e:	2804      	cmp	r0, #4
    7070:	f67f aefd 	bls.w	6e6e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    7074:	1d28      	adds	r0, r5, #4
    7076:	f006 fe1f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    707a:	2800      	cmp	r0, #0
    707c:	f43f aef9 	beq.w	6e72 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    7080:	4420      	add	r0, r4
    7082:	f006 fe0d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7086:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7088:	f8d9 0000 	ldr.w	r0, [r9]
    708c:	f006 fe07 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    7090:	42b0      	cmp	r0, r6
    7092:	f67f aef0 	bls.w	6e76 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    7096:	f8d9 0000 	ldr.w	r0, [r9]
    709a:	f006 fe00 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    709e:	4286      	cmp	r6, r0
    70a0:	f4bf aef3 	bcs.w	6e8a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    70a4:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    70a8:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    70ac:	4650      	mov	r0, sl
    70ae:	f006 fdf7 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    70b2:	4482      	add	sl, r0
    70b4:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    70b8:	9a00      	ldr	r2, [sp, #0]
    70ba:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    70be:	252c      	movs	r5, #44	; 0x2c
    70c0:	fb05 f507 	mul.w	r5, r5, r7
    70c4:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    70c6:	3328      	adds	r3, #40	; 0x28
    70c8:	f8db 2008 	ldr.w	r2, [fp, #8]
    70cc:	f8db 1004 	ldr.w	r1, [fp, #4]
    70d0:	4650      	mov	r0, sl
    70d2:	f002 fa17 	bl	9504 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    70d6:	2800      	cmp	r0, #0
    70d8:	f47f aede 	bne.w	6e98 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    70dc:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    70e0:	9a00      	ldr	r2, [sp, #0]
    70e2:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    70e6:	442b      	add	r3, r5
                                     .registration;
    70e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    70ea:	2b00      	cmp	r3, #0
    70ec:	f43f aee3 	beq.w	6eb6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    70f0:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    70f2:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    70f6:	2300      	movs	r3, #0
    70f8:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    70fa:	f1ba 0f20 	cmp.w	sl, #32
    70fe:	f43f aee1 	beq.w	6ec4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    7102:	4620      	mov	r0, r4
    7104:	f006 fdd2 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7108:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    710c:	4640      	mov	r0, r8
    710e:	f006 fdd3 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7112:	280e      	cmp	r0, #14
    7114:	f67f aef6 	bls.w	6f04 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    7118:	f108 000e 	add.w	r0, r8, #14
    711c:	f006 fdcc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7120:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7124:	2800      	cmp	r0, #0
    7126:	f43f aeef 	beq.w	6f08 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    712a:	4640      	mov	r0, r8
    712c:	f006 fdb8 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7130:	eb08 0300 	add.w	r3, r8, r0
    7134:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    7136:	9b01      	ldr	r3, [sp, #4]
    7138:	2b00      	cmp	r3, #0
    713a:	f47f aee8 	bne.w	6f0e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    713e:	f8db 0004 	ldr.w	r0, [fp, #4]
    7142:	6803      	ldr	r3, [r0, #0]
    7144:	6a1b      	ldr	r3, [r3, #32]
    7146:	4651      	mov	r1, sl
    7148:	4798      	blx	r3
        if (parser == nullptr) {
    714a:	4680      	mov	r8, r0
    714c:	2800      	cmp	r0, #0
    714e:	f43f aeed 	beq.w	6f2c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    7152:	ab07      	add	r3, sp, #28
    7154:	9a04      	ldr	r2, [sp, #16]
    7156:	f8db 1008 	ldr.w	r1, [fp, #8]
    715a:	4620      	mov	r0, r4
    715c:	47c0      	blx	r8
    715e:	b9f0      	cbnz	r0, 719e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    7160:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    7164:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7168:	4620      	mov	r0, r4
    716a:	f006 fd9f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    716e:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7170:	4630      	mov	r0, r6
    7172:	f006 fda1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7176:	2806      	cmp	r0, #6
    7178:	f67f af04 	bls.w	6f84 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    717c:	1db0      	adds	r0, r6, #6
    717e:	f006 fd9b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7182:	e700      	b.n	6f86 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7184:	2100      	movs	r1, #0
    7186:	e706      	b.n	6f96 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7188:	2000      	movs	r0, #0
    718a:	e71b      	b.n	6fc4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    718c:	2100      	movs	r1, #0
    718e:	e721      	b.n	6fd4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    7190:	9b05      	ldr	r3, [sp, #20]
    7192:	3301      	adds	r3, #1
    7194:	9305      	str	r3, [sp, #20]
    7196:	e601      	b.n	6d9c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    7198:	2300      	movs	r3, #0
    719a:	461c      	mov	r4, r3
    719c:	e671      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    719e:	4604      	mov	r4, r0
    71a0:	e66f      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    71a2:	4604      	mov	r4, r0
    71a4:	e66d      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    71a6:	4604      	mov	r4, r0
    71a8:	e66b      	b.n	6e82 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    71aa:	bf00      	nop

000071ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    71ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71b0:	b083      	sub	sp, #12
    71b2:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    71b4:	6801      	ldr	r1, [r0, #0]
    71b6:	6e80      	ldr	r0, [r0, #104]	; 0x68
    71b8:	f000 fe60 	bl	7e7c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    71bc:	b170      	cbz	r0, 71dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    71be:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    71c0:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    71c4:	4630      	mov	r0, r6
    71c6:	f008 f865 	bl	f294 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    71ca:	4628      	mov	r0, r5
    71cc:	f7ff fde0 	bl	6d90 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    71d0:	4603      	mov	r3, r0
    71d2:	b158      	cbz	r0, 71ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    71d4:	4618      	mov	r0, r3
    71d6:	b003      	add	sp, #12
    71d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    71dc:	49bc      	ldr	r1, [pc, #752]	; (74d0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    71de:	68a8      	ldr	r0, [r5, #8]
    71e0:	f008 fc76 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    71e4:	2301      	movs	r3, #1
    71e6:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    71ea:	e7f3      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    71ec:	4bb9      	ldr	r3, [pc, #740]	; (74d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    71ee:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    71f0:	2400      	movs	r4, #0
    71f2:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    71f4:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    71f6:	4bb8      	ldr	r3, [pc, #736]	; (74d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    71f8:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    71fa:	4630      	mov	r0, r6
    71fc:	f008 f84c 	bl	f298 <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    7200:	4bb6      	ldr	r3, [pc, #728]	; (74dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    7202:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    7204:	4630      	mov	r0, r6
    7206:	f7ff f9bd 	bl	6584 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    720a:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    720c:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    720e:	4bb4      	ldr	r3, [pc, #720]	; (74e0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    7210:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    7212:	462b      	mov	r3, r5
    7214:	f853 1b8c 	ldr.w	r1, [r3], #140
    7218:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    721a:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    721c:	f000 fb90 	bl	7940 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    7220:	4603      	mov	r3, r0
    7222:	2800      	cmp	r0, #0
    7224:	d1d6      	bne.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7226:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    7228:	6833      	ldr	r3, [r6, #0]
    722a:	68df      	ldr	r7, [r3, #12]
    722c:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    722e:	4620      	mov	r0, r4
    7230:	f006 fd3c 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7234:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7238:	4640      	mov	r0, r8
    723a:	f006 fd3d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    723e:	2808      	cmp	r0, #8
    7240:	d921      	bls.n	7286 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    7242:	f108 0008 	add.w	r0, r8, #8
    7246:	f006 fd37 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    724a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    724c:	b1e8      	cbz	r0, 728a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    724e:	4620      	mov	r0, r4
    7250:	f006 fd26 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7254:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7256:	6820      	ldr	r0, [r4, #0]
    7258:	f006 fd21 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    725c:	b1b8      	cbz	r0, 728e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    725e:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7260:	4620      	mov	r0, r4
    7262:	f006 fd1d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7266:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7268:	4620      	mov	r0, r4
    726a:	f006 fd1f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    726e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7272:	4640      	mov	r0, r8
    7274:	f006 fd20 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7278:	2806      	cmp	r0, #6
    727a:	d90f      	bls.n	729c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    727c:	f108 0006 	add.w	r0, r8, #6
    7280:	f006 fd1a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7284:	e00b      	b.n	729e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    7286:	2000      	movs	r0, #0
    7288:	e7df      	b.n	724a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    728a:	2400      	movs	r4, #0
    728c:	e7e3      	b.n	7256 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    728e:	4b95      	ldr	r3, [pc, #596]	; (74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7290:	4a95      	ldr	r2, [pc, #596]	; (74e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7292:	f44f 7183 	mov.w	r1, #262	; 0x106
    7296:	4895      	ldr	r0, [pc, #596]	; (74ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7298:	f005 fa98 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    729c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    729e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72a0:	b178      	cbz	r0, 72c2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    72a2:	4620      	mov	r0, r4
    72a4:	f006 fcfc 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72a8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72aa:	6820      	ldr	r0, [r4, #0]
    72ac:	f006 fcf7 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    72b0:	0081      	lsls	r1, r0, #2
    72b2:	4630      	mov	r0, r6
    72b4:	47b8      	blx	r7
    72b6:	4604      	mov	r4, r0
  input_tensors_ =
    72b8:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    72bc:	b118      	cbz	r0, 72c6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    72be:	2600      	movs	r6, #0
    72c0:	e09c      	b.n	73fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72c2:	2400      	movs	r4, #0
    72c4:	e7f1      	b.n	72aa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    72c6:	68ae      	ldr	r6, [r5, #8]
    72c8:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    72ca:	4628      	mov	r0, r5
    72cc:	f006 fcee 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    72d0:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    72d2:	4638      	mov	r0, r7
    72d4:	f006 fcf0 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72d8:	2808      	cmp	r0, #8
    72da:	d91f      	bls.n	731c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    72dc:	f107 0008 	add.w	r0, r7, #8
    72e0:	f006 fcea 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    72e4:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72e6:	b1d8      	cbz	r0, 7320 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    72e8:	4628      	mov	r0, r5
    72ea:	f006 fcd9 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    72ee:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    72f0:	6828      	ldr	r0, [r5, #0]
    72f2:	f006 fcd4 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    72f6:	b1a8      	cbz	r0, 7324 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    72f8:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    72fa:	4628      	mov	r0, r5
    72fc:	f006 fcd0 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7300:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7302:	4628      	mov	r0, r5
    7304:	f006 fcd2 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7308:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    730a:	4638      	mov	r0, r7
    730c:	f006 fcd4 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7310:	2806      	cmp	r0, #6
    7312:	d90e      	bls.n	7332 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    7314:	1db8      	adds	r0, r7, #6
    7316:	f006 fccf 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    731a:	e00b      	b.n	7334 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    731c:	2000      	movs	r0, #0
    731e:	e7e1      	b.n	72e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7320:	4625      	mov	r5, r4
    7322:	e7e5      	b.n	72f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    7324:	4b6f      	ldr	r3, [pc, #444]	; (74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7326:	4a70      	ldr	r2, [pc, #448]	; (74e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7328:	f44f 7183 	mov.w	r1, #262	; 0x106
    732c:	486f      	ldr	r0, [pc, #444]	; (74ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    732e:	f005 fa4d 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7332:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7334:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7336:	b118      	cbz	r0, 7340 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    7338:	4628      	mov	r0, r5
    733a:	f006 fcb1 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    733e:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7340:	6820      	ldr	r0, [r4, #0]
    7342:	f006 fcac 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7346:	0082      	lsls	r2, r0, #2
    7348:	4969      	ldr	r1, [pc, #420]	; (74f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    734a:	4630      	mov	r0, r6
    734c:	f008 fbc0 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7350:	2301      	movs	r3, #1
    7352:	e73f      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7354:	2000      	movs	r0, #0
    7356:	e05f      	b.n	7418 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7358:	2400      	movs	r4, #0
    735a:	e064      	b.n	7426 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    735c:	4b61      	ldr	r3, [pc, #388]	; (74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    735e:	4a62      	ldr	r2, [pc, #392]	; (74e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7360:	f44f 7183 	mov.w	r1, #262	; 0x106
    7364:	4861      	ldr	r0, [pc, #388]	; (74ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7366:	f005 fa31 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    736a:	2000      	movs	r0, #0
    736c:	e071      	b.n	7452 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    736e:	2400      	movs	r4, #0
    7370:	e076      	b.n	7460 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7372:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7374:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7376:	2800      	cmp	r0, #0
    7378:	f000 808f 	beq.w	749a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    737c:	4620      	mov	r0, r4
    737e:	f006 fc8f 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7382:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7384:	6820      	ldr	r0, [r4, #0]
    7386:	f006 fc8a 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    738a:	2800      	cmp	r0, #0
    738c:	f000 8087 	beq.w	749e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7390:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7392:	4620      	mov	r0, r4
    7394:	f006 fc84 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7398:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    739a:	4620      	mov	r0, r4
    739c:	f006 fc86 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73a0:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73a4:	4658      	mov	r0, fp
    73a6:	f006 fc87 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73aa:	2806      	cmp	r0, #6
    73ac:	d97e      	bls.n	74ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    73ae:	f10b 0006 	add.w	r0, fp, #6
    73b2:	f006 fc81 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    73b6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73b8:	2800      	cmp	r0, #0
    73ba:	d079      	beq.n	74b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    73bc:	4620      	mov	r0, r4
    73be:	f006 fc6f 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73c2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    73c4:	6820      	ldr	r0, [r4, #0]
    73c6:	f006 fc6a 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    73ca:	4286      	cmp	r6, r0
    73cc:	d272      	bcs.n	74b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    73ce:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    73d0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    73d4:	f006 fc69 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    73d8:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    73da:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    73de:	2200      	movs	r2, #0
    73e0:	9200      	str	r2, [sp, #0]
    73e2:	4652      	mov	r2, sl
    73e4:	4639      	mov	r1, r7
    73e6:	4640      	mov	r0, r8
    73e8:	47c8      	blx	r9
    73ea:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    73ee:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    73f2:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    73f6:	2b00      	cmp	r3, #0
    73f8:	d063      	beq.n	74c2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    73fa:	3601      	adds	r6, #1
    73fc:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    73fe:	4620      	mov	r0, r4
    7400:	f006 fc54 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7404:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7406:	4638      	mov	r0, r7
    7408:	f006 fc56 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    740c:	2808      	cmp	r0, #8
    740e:	d9a1      	bls.n	7354 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    7410:	f107 0008 	add.w	r0, r7, #8
    7414:	f006 fc50 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7418:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    741a:	2800      	cmp	r0, #0
    741c:	d09c      	beq.n	7358 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    741e:	4620      	mov	r0, r4
    7420:	f006 fc3e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7424:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7426:	6820      	ldr	r0, [r4, #0]
    7428:	f006 fc39 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    742c:	2800      	cmp	r0, #0
    742e:	d095      	beq.n	735c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7430:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7432:	4620      	mov	r0, r4
    7434:	f006 fc34 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7438:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    743a:	4620      	mov	r0, r4
    743c:	f006 fc36 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7440:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7442:	4638      	mov	r0, r7
    7444:	f006 fc38 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7448:	2806      	cmp	r0, #6
    744a:	d98e      	bls.n	736a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    744c:	1db8      	adds	r0, r7, #6
    744e:	f006 fc33 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7452:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7454:	2800      	cmp	r0, #0
    7456:	d08a      	beq.n	736e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    7458:	4620      	mov	r0, r4
    745a:	f006 fc21 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    745e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7460:	6820      	ldr	r0, [r4, #0]
    7462:	f006 fc1c 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7466:	4286      	cmp	r6, r0
    7468:	d248      	bcs.n	74fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    746a:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    746e:	f8d8 3000 	ldr.w	r3, [r8]
    7472:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7476:	682f      	ldr	r7, [r5, #0]
    7478:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    747c:	4638      	mov	r0, r7
    747e:	f006 fc15 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7482:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7484:	4620      	mov	r0, r4
    7486:	f006 fc17 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    748a:	2808      	cmp	r0, #8
    748c:	f67f af71 	bls.w	7372 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    7490:	f104 0008 	add.w	r0, r4, #8
    7494:	f006 fc10 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7498:	e76c      	b.n	7374 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    749a:	2400      	movs	r4, #0
    749c:	e772      	b.n	7384 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    749e:	4b11      	ldr	r3, [pc, #68]	; (74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    74a0:	4a11      	ldr	r2, [pc, #68]	; (74e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    74a2:	f44f 7183 	mov.w	r1, #262	; 0x106
    74a6:	4811      	ldr	r0, [pc, #68]	; (74ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    74a8:	f005 f990 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    74ac:	2000      	movs	r0, #0
    74ae:	e782      	b.n	73b6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    74b0:	2400      	movs	r4, #0
    74b2:	e787      	b.n	73c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    74b4:	4b0b      	ldr	r3, [pc, #44]	; (74e4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    74b6:	4a0f      	ldr	r2, [pc, #60]	; (74f4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    74b8:	f44f 7183 	mov.w	r1, #262	; 0x106
    74bc:	480b      	ldr	r0, [pc, #44]	; (74ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    74be:	f005 f985 	bl	c7cc <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    74c2:	4632      	mov	r2, r6
    74c4:	490c      	ldr	r1, [pc, #48]	; (74f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    74c6:	68a8      	ldr	r0, [r5, #8]
    74c8:	f008 fb02 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    74cc:	2301      	movs	r3, #1
    74ce:	e681      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    74d0:	00056814 	.word	0x00056814
    74d4:	0000f393 	.word	0x0000f393
    74d8:	0000f3e3 	.word	0x0000f3e3
    74dc:	0000f3ed 	.word	0x0000f3ed
    74e0:	0000f3a1 	.word	0x0000f3a1
    74e4:	000556fc 	.word	0x000556fc
    74e8:	0005584c 	.word	0x0005584c
    74ec:	000557c8 	.word	0x000557c8
    74f0:	00056838 	.word	0x00056838
    74f4:	00055708 	.word	0x00055708
    74f8:	00056884 	.word	0x00056884
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    74fc:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    74fe:	6833      	ldr	r3, [r6, #0]
    7500:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    7502:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7504:	4620      	mov	r0, r4
    7506:	f006 fbd1 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    750a:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    750e:	4640      	mov	r0, r8
    7510:	f006 fbd2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7514:	2808      	cmp	r0, #8
    7516:	d904      	bls.n	7522 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    7518:	f108 0008 	add.w	r0, r8, #8
    751c:	f006 fbcc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7520:	e000      	b.n	7524 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    7522:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7524:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7526:	b360      	cbz	r0, 7582 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    7528:	4620      	mov	r0, r4
    752a:	f006 fbb9 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    752e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7530:	6820      	ldr	r0, [r4, #0]
    7532:	f006 fbb4 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7536:	b330      	cbz	r0, 7586 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7538:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    753a:	4620      	mov	r0, r4
    753c:	f006 fbb0 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7540:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7542:	4620      	mov	r0, r4
    7544:	f006 fbb2 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7548:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    754c:	4640      	mov	r0, r8
    754e:	f006 fbb3 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7552:	2808      	cmp	r0, #8
    7554:	d91e      	bls.n	7594 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    7556:	f108 0008 	add.w	r0, r8, #8
    755a:	f006 fbad 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    755e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7560:	b1d0      	cbz	r0, 7598 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    7562:	4620      	mov	r0, r4
    7564:	f006 fb9c 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7568:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    756a:	6820      	ldr	r0, [r4, #0]
    756c:	f006 fb97 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7570:	0081      	lsls	r1, r0, #2
    7572:	4630      	mov	r0, r6
    7574:	47b8      	blx	r7
    7576:	4604      	mov	r4, r0
  output_tensors_ =
    7578:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    757c:	b170      	cbz	r0, 759c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    757e:	2600      	movs	r6, #0
    7580:	e0c6      	b.n	7710 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7582:	2400      	movs	r4, #0
    7584:	e7d4      	b.n	7530 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    7586:	4b8f      	ldr	r3, [pc, #572]	; (77c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7588:	4a8f      	ldr	r2, [pc, #572]	; (77c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    758a:	f44f 7183 	mov.w	r1, #262	; 0x106
    758e:	488f      	ldr	r0, [pc, #572]	; (77cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7590:	f005 f91c 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7594:	2000      	movs	r0, #0
    7596:	e7e2      	b.n	755e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7598:	2400      	movs	r4, #0
    759a:	e7e6      	b.n	756a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    759c:	68ae      	ldr	r6, [r5, #8]
    759e:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    75a0:	4628      	mov	r0, r5
    75a2:	f006 fb83 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    75a6:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    75a8:	4638      	mov	r0, r7
    75aa:	f006 fb85 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75ae:	2808      	cmp	r0, #8
    75b0:	d920      	bls.n	75f4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    75b2:	f107 0008 	add.w	r0, r7, #8
    75b6:	f006 fb7f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    75ba:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75bc:	b1e0      	cbz	r0, 75f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    75be:	4628      	mov	r0, r5
    75c0:	f006 fb6e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    75c4:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    75c6:	6828      	ldr	r0, [r5, #0]
    75c8:	f006 fb69 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    75cc:	b1b0      	cbz	r0, 75fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    75ce:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    75d0:	4628      	mov	r0, r5
    75d2:	f006 fb65 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    75d6:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    75d8:	4628      	mov	r0, r5
    75da:	f006 fb67 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    75de:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    75e0:	4638      	mov	r0, r7
    75e2:	f006 fb69 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75e6:	2808      	cmp	r0, #8
    75e8:	d90f      	bls.n	760a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    75ea:	f107 0008 	add.w	r0, r7, #8
    75ee:	f006 fb63 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    75f2:	e00b      	b.n	760c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    75f4:	2000      	movs	r0, #0
    75f6:	e7e0      	b.n	75ba <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75f8:	4625      	mov	r5, r4
    75fa:	e7e4      	b.n	75c6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    75fc:	4b71      	ldr	r3, [pc, #452]	; (77c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    75fe:	4a72      	ldr	r2, [pc, #456]	; (77c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7600:	f44f 7183 	mov.w	r1, #262	; 0x106
    7604:	4871      	ldr	r0, [pc, #452]	; (77cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7606:	f005 f8e1 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    760a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    760c:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    760e:	b118      	cbz	r0, 7618 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    7610:	4628      	mov	r0, r5
    7612:	f006 fb45 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7616:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7618:	6820      	ldr	r0, [r4, #0]
    761a:	f006 fb40 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    761e:	0082      	lsls	r2, r0, #2
    7620:	496b      	ldr	r1, [pc, #428]	; (77d0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    7622:	4630      	mov	r0, r6
    7624:	f008 fa54 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7628:	2301      	movs	r3, #1
    762a:	e5d3      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    762c:	2000      	movs	r0, #0
    762e:	e07d      	b.n	772c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7630:	2400      	movs	r4, #0
    7632:	e083      	b.n	773c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    7634:	4b63      	ldr	r3, [pc, #396]	; (77c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7636:	4a64      	ldr	r2, [pc, #400]	; (77c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7638:	f44f 7183 	mov.w	r1, #262	; 0x106
    763c:	4863      	ldr	r0, [pc, #396]	; (77cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    763e:	f005 f8c5 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7642:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7644:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7646:	2800      	cmp	r0, #0
    7648:	f000 8092 	beq.w	7770 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    764c:	4620      	mov	r0, r4
    764e:	f006 fb27 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7652:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7654:	6820      	ldr	r0, [r4, #0]
    7656:	f006 fb22 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    765a:	4286      	cmp	r6, r0
    765c:	f080 80a7 	bcs.w	77ae <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7660:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    7664:	f8d8 3000 	ldr.w	r3, [r8]
    7668:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    766c:	682f      	ldr	r7, [r5, #0]
    766e:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7672:	4638      	mov	r0, r7
    7674:	f006 fb1a 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7678:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    767a:	4620      	mov	r0, r4
    767c:	f006 fb1c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7680:	2808      	cmp	r0, #8
    7682:	d977      	bls.n	7774 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    7684:	f104 0008 	add.w	r0, r4, #8
    7688:	f006 fb16 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    768c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    768e:	2800      	cmp	r0, #0
    7690:	d072      	beq.n	7778 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    7692:	4620      	mov	r0, r4
    7694:	f006 fb04 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7698:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    769a:	6820      	ldr	r0, [r4, #0]
    769c:	f006 faff 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    76a0:	2800      	cmp	r0, #0
    76a2:	d06b      	beq.n	777c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    76a4:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    76a6:	4620      	mov	r0, r4
    76a8:	f006 fafa 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76ac:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    76ae:	4620      	mov	r0, r4
    76b0:	f006 fafc 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76b4:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76b8:	4658      	mov	r0, fp
    76ba:	f006 fafd 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76be:	2808      	cmp	r0, #8
    76c0:	d963      	bls.n	778a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    76c2:	f10b 0008 	add.w	r0, fp, #8
    76c6:	f006 faf7 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    76ca:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76cc:	2800      	cmp	r0, #0
    76ce:	d05e      	beq.n	778e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    76d0:	4620      	mov	r0, r4
    76d2:	f006 fae5 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76d6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    76d8:	6820      	ldr	r0, [r4, #0]
    76da:	f006 fae0 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    76de:	4286      	cmp	r6, r0
    76e0:	d257      	bcs.n	7792 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    76e2:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    76e4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    76e8:	f006 fadf 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    76ec:	4603      	mov	r3, r0
    76ee:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    76f2:	2200      	movs	r2, #0
    76f4:	9200      	str	r2, [sp, #0]
    76f6:	4652      	mov	r2, sl
    76f8:	4639      	mov	r1, r7
    76fa:	4640      	mov	r0, r8
    76fc:	47c8      	blx	r9
    76fe:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    7702:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    7706:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    770a:	2b00      	cmp	r3, #0
    770c:	d048      	beq.n	77a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    770e:	3601      	adds	r6, #1
    7710:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7712:	4620      	mov	r0, r4
    7714:	f006 faca 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7718:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    771a:	4638      	mov	r0, r7
    771c:	f006 facc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7720:	2808      	cmp	r0, #8
    7722:	d983      	bls.n	762c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    7724:	f107 0008 	add.w	r0, r7, #8
    7728:	f006 fac6 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    772c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    772e:	2800      	cmp	r0, #0
    7730:	f43f af7e 	beq.w	7630 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    7734:	4620      	mov	r0, r4
    7736:	f006 fab3 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    773a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    773c:	6820      	ldr	r0, [r4, #0]
    773e:	f006 faae 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7742:	2800      	cmp	r0, #0
    7744:	f43f af76 	beq.w	7634 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7748:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    774a:	4620      	mov	r0, r4
    774c:	f006 faa8 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7750:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7752:	4620      	mov	r0, r4
    7754:	f006 faaa 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7758:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    775a:	4638      	mov	r0, r7
    775c:	f006 faac 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7760:	2808      	cmp	r0, #8
    7762:	f67f af6e 	bls.w	7642 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    7766:	f107 0008 	add.w	r0, r7, #8
    776a:	f006 faa5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    776e:	e769      	b.n	7644 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7770:	2400      	movs	r4, #0
    7772:	e76f      	b.n	7654 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7774:	2000      	movs	r0, #0
    7776:	e789      	b.n	768c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7778:	2400      	movs	r4, #0
    777a:	e78e      	b.n	769a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    777c:	4b11      	ldr	r3, [pc, #68]	; (77c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    777e:	4a12      	ldr	r2, [pc, #72]	; (77c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7780:	f44f 7183 	mov.w	r1, #262	; 0x106
    7784:	4811      	ldr	r0, [pc, #68]	; (77cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7786:	f005 f821 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    778a:	2000      	movs	r0, #0
    778c:	e79d      	b.n	76ca <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    778e:	2400      	movs	r4, #0
    7790:	e7a2      	b.n	76d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    7792:	4b0c      	ldr	r3, [pc, #48]	; (77c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7794:	4a0f      	ldr	r2, [pc, #60]	; (77d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    7796:	f44f 7183 	mov.w	r1, #262	; 0x106
    779a:	480c      	ldr	r0, [pc, #48]	; (77cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    779c:	f005 f816 	bl	c7cc <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    77a0:	4632      	mov	r2, r6
    77a2:	490d      	ldr	r1, [pc, #52]	; (77d8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    77a4:	68a8      	ldr	r0, [r5, #8]
    77a6:	f008 f993 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    77aa:	2301      	movs	r3, #1
    77ac:	e512      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    77ae:	4628      	mov	r0, r5
    77b0:	f007 fe75 	bl	f49e <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    77b4:	4603      	mov	r3, r0
    77b6:	2800      	cmp	r0, #0
    77b8:	f47f ad0c 	bne.w	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    77bc:	2201      	movs	r2, #1
    77be:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    77c2:	e507      	b.n	71d4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    77c4:	000556fc 	.word	0x000556fc
    77c8:	0005584c 	.word	0x0005584c
    77cc:	000557c8 	.word	0x000557c8
    77d0:	000568ac 	.word	0x000568ac
    77d4:	00055708 	.word	0x00055708
    77d8:	000568f8 	.word	0x000568f8

000077dc <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    77dc:	b510      	push	{r4, lr}
    77de:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    77e0:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    77e4:	b95b      	cbnz	r3, 77fe <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    77e6:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    77ea:	b913      	cbnz	r3, 77f2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    77ec:	f7ff fcde 	bl	71ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    77f0:	b920      	cbnz	r0, 77fc <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    77f2:	2100      	movs	r1, #0
    77f4:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    77f8:	f7fe ff04 	bl	6604 <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    77fc:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    77fe:	4903      	ldr	r1, [pc, #12]	; (780c <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    7800:	6880      	ldr	r0, [r0, #8]
    7802:	f008 f965 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7806:	2001      	movs	r0, #1
    7808:	e7f8      	b.n	77fc <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    780a:	bf00      	nop
    780c:	00056920 	.word	0x00056920

00007810 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    7810:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    7812:	4c05      	ldr	r4, [pc, #20]	; (7828 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    7814:	6004      	str	r4, [r0, #0]
    7816:	6041      	str	r1, [r0, #4]
    7818:	60c2      	str	r2, [r0, #12]
    781a:	2200      	movs	r2, #0
    781c:	7402      	strb	r2, [r0, #16]
    781e:	6142      	str	r2, [r0, #20]
    7820:	6182      	str	r2, [r0, #24]
    7822:	bc10      	pop	{r4}
    7824:	4770      	bx	lr
    7826:	bf00      	nop
    7828:	0005706c 	.word	0x0005706c

0000782c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    782c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    782e:	4605      	mov	r5, r0
    7830:	460f      	mov	r7, r1
    7832:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    7834:	f007 ff30 	bl	f698 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7838:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    783a:	4613      	mov	r3, r2
    783c:	e000      	b.n	7840 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    783e:	3201      	adds	r2, #1
    7840:	696c      	ldr	r4, [r5, #20]
    7842:	4294      	cmp	r4, r2
    7844:	d907      	bls.n	7856 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    7846:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    784a:	6864      	ldr	r4, [r4, #4]
    784c:	f1b4 3fff 	cmp.w	r4, #4294967295
    7850:	d1f5      	bne.n	783e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    7852:	3301      	adds	r3, #1
    7854:	e7f3      	b.n	783e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    7856:	2b0b      	cmp	r3, #11
    7858:	d80d      	bhi.n	7876 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    785a:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    785e:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7862:	f04f 32ff 	mov.w	r2, #4294967295
    7866:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    7868:	696b      	ldr	r3, [r5, #20]
    786a:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    786c:	696b      	ldr	r3, [r5, #20]
    786e:	3301      	adds	r3, #1
    7870:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7872:	2000      	movs	r0, #0
}
    7874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    7876:	220c      	movs	r2, #12
    7878:	4902      	ldr	r1, [pc, #8]	; (7884 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    787a:	68e8      	ldr	r0, [r5, #12]
    787c:	f008 f928 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7880:	2001      	movs	r0, #1
    7882:	e7f7      	b.n	7874 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7884:	00056950 	.word	0x00056950

00007888 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    7888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    788c:	b122      	cbz	r2, 7898 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    788e:	4607      	mov	r7, r0
    7890:	460e      	mov	r6, r1
    7892:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7894:	2500      	movs	r5, #0
    7896:	e029      	b.n	78ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7898:	f008 fcc6 	bl	10228 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    789c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    789e:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78a0:	b390      	cbz	r0, 7908 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    78a2:	4620      	mov	r0, r4
    78a4:	f006 f9fc 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    78a8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    78aa:	6820      	ldr	r0, [r4, #0]
    78ac:	f006 f9f7 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    78b0:	4285      	cmp	r5, r0
    78b2:	d23a      	bcs.n	792a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    78b4:	6820      	ldr	r0, [r4, #0]
    78b6:	f006 f9f2 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    78ba:	4285      	cmp	r5, r0
    78bc:	d226      	bcs.n	790c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    78be:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    78c0:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    78c4:	4620      	mov	r0, r4
    78c6:	f006 f9eb 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    78ca:	1820      	adds	r0, r4, r0
    78cc:	d025      	beq.n	791a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    78ce:	f007 fcb4 	bl	f23a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    78d2:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    78d4:	681a      	ldr	r2, [r3, #0]
    78d6:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    78d8:	2204      	movs	r2, #4
    78da:	212c      	movs	r1, #44	; 0x2c
    78dc:	fb01 f100 	mul.w	r1, r1, r0
    78e0:	4618      	mov	r0, r3
    78e2:	47a0      	blx	r4
    if (output == nullptr) {
    78e4:	b1d8      	cbz	r0, 791e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    78e6:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    78ea:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    78ec:	4630      	mov	r0, r6
    78ee:	f006 f9dd 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    78f2:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    78f4:	4620      	mov	r0, r4
    78f6:	f006 f9df 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78fa:	2808      	cmp	r0, #8
    78fc:	d9ce      	bls.n	789c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    78fe:	f104 0008 	add.w	r0, r4, #8
    7902:	f006 f9d9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7906:	e7ca      	b.n	789e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7908:	2400      	movs	r4, #0
    790a:	e7ce      	b.n	78aa <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    790c:	4b08      	ldr	r3, [pc, #32]	; (7930 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    790e:	4a09      	ldr	r2, [pc, #36]	; (7934 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    7910:	f44f 7183 	mov.w	r1, #262	; 0x106
    7914:	4808      	ldr	r0, [pc, #32]	; (7938 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    7916:	f004 ff59 	bl	c7cc <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    791a:	f008 fc85 	bl	10228 <abort>
      TF_LITE_REPORT_ERROR(
    791e:	4907      	ldr	r1, [pc, #28]	; (793c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    7920:	68f8      	ldr	r0, [r7, #12]
    7922:	f008 f8d5 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7926:	2001      	movs	r0, #1
    7928:	e000      	b.n	792c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    792a:	2000      	movs	r0, #0
}
    792c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7930:	000556fc 	.word	0x000556fc
    7934:	0005584c 	.word	0x0005584c
    7938:	000557c8 	.word	0x000557c8
    793c:	00056988 	.word	0x00056988

00007940 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    7940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7944:	b083      	sub	sp, #12
    7946:	4605      	mov	r5, r0
    7948:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    794a:	7c03      	ldrb	r3, [r0, #16]
    794c:	b11b      	cbz	r3, 7956 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    794e:	460f      	mov	r7, r1
    7950:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7952:	2600      	movs	r6, #0
    7954:	e043      	b.n	79de <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7956:	4930      	ldr	r1, [pc, #192]	; (7a18 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    7958:	68c0      	ldr	r0, [r0, #12]
    795a:	f008 f8b9 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    795e:	2301      	movs	r3, #1
    7960:	e055      	b.n	7a0e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7962:	f104 0008 	add.w	r0, r4, #8
    7966:	f006 f9a7 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    796a:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    796c:	2800      	cmp	r0, #0
    796e:	d041      	beq.n	79f4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7970:	4620      	mov	r0, r4
    7972:	f006 f995 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7976:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7978:	6820      	ldr	r0, [r4, #0]
    797a:	f006 f990 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    797e:	4286      	cmp	r6, r0
    7980:	d243      	bcs.n	7a0a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7982:	6820      	ldr	r0, [r4, #0]
    7984:	f006 f98b 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7988:	4286      	cmp	r6, r0
    798a:	d235      	bcs.n	79f8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    798c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    798e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7992:	4620      	mov	r0, r4
    7994:	f006 f984 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    7998:	1824      	adds	r4, r4, r0
    799a:	d034      	beq.n	7a06 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    799c:	682b      	ldr	r3, [r5, #0]
    799e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    79a0:	696a      	ldr	r2, [r5, #20]
    79a2:	4641      	mov	r1, r8
    79a4:	4628      	mov	r0, r5
    79a6:	4798      	blx	r3
    79a8:	4603      	mov	r3, r0
    79aa:	bb80      	cbnz	r0, 7a0e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    79ac:	682b      	ldr	r3, [r5, #0]
    79ae:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    79b2:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    79b6:	9600      	str	r6, [sp, #0]
    79b8:	f8d8 3000 	ldr.w	r3, [r8]
    79bc:	f8da 2004 	ldr.w	r2, [sl, #4]
    79c0:	4639      	mov	r1, r7
    79c2:	4628      	mov	r0, r5
    79c4:	47d8      	blx	fp
    79c6:	4603      	mov	r3, r0
    79c8:	bb08      	cbnz	r0, 7a0e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    79ca:	682b      	ldr	r3, [r5, #0]
    79cc:	6a1b      	ldr	r3, [r3, #32]
    79ce:	f8da 2004 	ldr.w	r2, [sl, #4]
    79d2:	4621      	mov	r1, r4
    79d4:	4628      	mov	r0, r5
    79d6:	4798      	blx	r3
    79d8:	4603      	mov	r3, r0
    79da:	b9c0      	cbnz	r0, 7a0e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    79dc:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    79de:	4638      	mov	r0, r7
    79e0:	f006 f964 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    79e4:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    79e6:	4620      	mov	r0, r4
    79e8:	f006 f966 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79ec:	2808      	cmp	r0, #8
    79ee:	d8b8      	bhi.n	7962 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    79f0:	2000      	movs	r0, #0
    79f2:	e7ba      	b.n	796a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79f4:	2400      	movs	r4, #0
    79f6:	e7bf      	b.n	7978 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    79f8:	4b08      	ldr	r3, [pc, #32]	; (7a1c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    79fa:	4a09      	ldr	r2, [pc, #36]	; (7a20 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    79fc:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a00:	4808      	ldr	r0, [pc, #32]	; (7a24 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    7a02:	f004 fee3 	bl	c7cc <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7a06:	f008 fc0f 	bl	10228 <abort>
  model_is_allocating_ = false;
    7a0a:	2300      	movs	r3, #0
    7a0c:	742b      	strb	r3, [r5, #16]
}
    7a0e:	4618      	mov	r0, r3
    7a10:	b003      	add	sp, #12
    7a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7a16:	bf00      	nop
    7a18:	000569c0 	.word	0x000569c0
    7a1c:	000556fc 	.word	0x000556fc
    7a20:	0005584c 	.word	0x0005584c
    7a24:	000557c8 	.word	0x000557c8

00007a28 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    7a28:	b570      	push	{r4, r5, r6, lr}
    7a2a:	4606      	mov	r6, r0
    7a2c:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7a2e:	f006 f93d 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a32:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a34:	4620      	mov	r0, r4
    7a36:	f006 f93f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a3a:	2808      	cmp	r0, #8
    7a3c:	d923      	bls.n	7a86 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    7a3e:	f104 0008 	add.w	r0, r4, #8
    7a42:	f006 f939 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7a46:	b300      	cbz	r0, 7a8a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    7a48:	4430      	add	r0, r6
    7a4a:	f006 f929 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a4e:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a50:	6828      	ldr	r0, [r5, #0]
    7a52:	f006 f924 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7a56:	42b0      	cmp	r0, r6
    7a58:	d919      	bls.n	7a8e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7a5a:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    7a5c:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7a60:	4620      	mov	r0, r4
    7a62:	f006 f91d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7a66:	1824      	adds	r4, r4, r0
    7a68:	d025      	beq.n	7ab6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    7a6a:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    7a6c:	4620      	mov	r0, r4
    7a6e:	f006 f91d 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a72:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a74:	4620      	mov	r0, r4
    7a76:	f006 f91f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a7a:	2804      	cmp	r0, #4
    7a7c:	d90e      	bls.n	7a9c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    7a7e:	1d20      	adds	r0, r4, #4
    7a80:	f006 f91a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7a84:	e00b      	b.n	7a9e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7a86:	2000      	movs	r0, #0
    7a88:	e7dd      	b.n	7a46 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7a8a:	2600      	movs	r6, #0
    7a8c:	e7e0      	b.n	7a50 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    7a8e:	4b0d      	ldr	r3, [pc, #52]	; (7ac4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7a90:	4a0d      	ldr	r2, [pc, #52]	; (7ac8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7a92:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a96:	480d      	ldr	r0, [pc, #52]	; (7acc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7a98:	f004 fe98 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a9c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a9e:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7aa0:	b158      	cbz	r0, 7aba <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7aa2:	4628      	mov	r0, r5
    7aa4:	f006 f8fc 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7aa8:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    7aaa:	b124      	cbz	r4, 7ab6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    7aac:	6820      	ldr	r0, [r4, #0]
    7aae:	f006 f8f6 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    7ab2:	b120      	cbz	r0, 7abe <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ab4:	3404      	adds	r4, #4
}
    7ab6:	4620      	mov	r0, r4
    7ab8:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7aba:	2400      	movs	r4, #0
    7abc:	e7f5      	b.n	7aaa <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    7abe:	2400      	movs	r4, #0
  return out_buffer;
    7ac0:	e7f9      	b.n	7ab6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    7ac2:	bf00      	nop
    7ac4:	000556fc 	.word	0x000556fc
    7ac8:	00056a0c 	.word	0x00056a0c
    7acc:	000557c8 	.word	0x000557c8

00007ad0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7ad4:	b082      	sub	sp, #8
    7ad6:	4606      	mov	r6, r0
    7ad8:	460f      	mov	r7, r1
    7ada:	4690      	mov	r8, r2
    7adc:	461d      	mov	r5, r3
    7ade:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7ae2:	4608      	mov	r0, r1
    7ae4:	f006 f8e2 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7ae8:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7aea:	4620      	mov	r0, r4
    7aec:	f006 f8e4 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7af0:	2808      	cmp	r0, #8
    7af2:	d93e      	bls.n	7b72 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7af4:	f104 0008 	add.w	r0, r4, #8
    7af8:	f006 f8de 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7afc:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7afe:	2800      	cmp	r0, #0
    7b00:	d039      	beq.n	7b76 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7b02:	4620      	mov	r0, r4
    7b04:	f006 f8cc 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b08:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7b0a:	6820      	ldr	r0, [r4, #0]
    7b0c:	f006 f8c7 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7b10:	4581      	cmp	r9, r0
    7b12:	d232      	bcs.n	7b7a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7b14:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7b16:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7b1a:	4620      	mov	r0, r4
    7b1c:	f006 f8c0 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7b20:	42c4      	cmn	r4, r0
    7b22:	d031      	beq.n	7b88 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7b24:	6833      	ldr	r3, [r6, #0]
    7b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7b28:	4630      	mov	r0, r6
    7b2a:	4798      	blx	r3
    7b2c:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    7b2e:	6833      	ldr	r3, [r6, #0]
    7b30:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7b34:	2300      	movs	r3, #0
    7b36:	9301      	str	r3, [sp, #4]
    7b38:	f8cd 9000 	str.w	r9, [sp]
    7b3c:	462b      	mov	r3, r5
    7b3e:	4602      	mov	r2, r0
    7b40:	4639      	mov	r1, r7
    7b42:	4630      	mov	r0, r6
    7b44:	47d0      	blx	sl
    7b46:	bb08      	cbnz	r0, 7b8c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7b48:	f1b8 0f00 	cmp.w	r8, #0
    7b4c:	d00d      	beq.n	7b6a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7b4e:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7b52:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7b56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7b5a:	00ad      	lsls	r5, r5, #2
    7b5c:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7b5e:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7b60:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7b64:	441d      	add	r5, r3
    7b66:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7b68:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7b6a:	4620      	mov	r0, r4
    7b6c:	b002      	add	sp, #8
    7b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b72:	2000      	movs	r0, #0
    7b74:	e7c2      	b.n	7afc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b76:	2400      	movs	r4, #0
    7b78:	e7c7      	b.n	7b0a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7b7a:	4b07      	ldr	r3, [pc, #28]	; (7b98 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    7b7c:	4a07      	ldr	r2, [pc, #28]	; (7b9c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7b7e:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b82:	4807      	ldr	r0, [pc, #28]	; (7ba0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7b84:	f004 fe22 	bl	c7cc <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7b88:	f008 fb4e 	bl	10228 <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7b8c:	4905      	ldr	r1, [pc, #20]	; (7ba4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7b8e:	68f0      	ldr	r0, [r6, #12]
    7b90:	f007 ff9e 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7b94:	2400      	movs	r4, #0
    7b96:	e7e8      	b.n	7b6a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7b98:	000556fc 	.word	0x000556fc
    7b9c:	0005584c 	.word	0x0005584c
    7ba0:	000557c8 	.word	0x000557c8
    7ba4:	00056b00 	.word	0x00056b00

00007ba8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7bac:	b082      	sub	sp, #8
    7bae:	4680      	mov	r8, r0
    7bb0:	460e      	mov	r6, r1
    7bb2:	4617      	mov	r7, r2
    7bb4:	461d      	mov	r5, r3
    7bb6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7bba:	4608      	mov	r0, r1
    7bbc:	f006 f876 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7bc0:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7bc2:	4620      	mov	r0, r4
    7bc4:	f006 f878 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7bc8:	2808      	cmp	r0, #8
    7bca:	d93e      	bls.n	7c4a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7bcc:	f104 0008 	add.w	r0, r4, #8
    7bd0:	f006 f872 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7bd4:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7bd6:	2800      	cmp	r0, #0
    7bd8:	d039      	beq.n	7c4e <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7bda:	4620      	mov	r0, r4
    7bdc:	f006 f860 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7be0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7be2:	6820      	ldr	r0, [r4, #0]
    7be4:	f006 f85b 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7be8:	4581      	cmp	r9, r0
    7bea:	d232      	bcs.n	7c52 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7bec:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7bee:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7bf2:	4620      	mov	r0, r4
    7bf4:	f006 f854 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7bf8:	42c4      	cmn	r4, r0
    7bfa:	d031      	beq.n	7c60 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7bfc:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    7c00:	6803      	ldr	r3, [r0, #0]
    7c02:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    7c04:	2204      	movs	r2, #4
    7c06:	2140      	movs	r1, #64	; 0x40
    7c08:	4798      	blx	r3
    7c0a:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    7c0c:	f8d8 3000 	ldr.w	r3, [r8]
    7c10:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    7c14:	2301      	movs	r3, #1
    7c16:	9301      	str	r3, [sp, #4]
    7c18:	f8cd 9000 	str.w	r9, [sp]
    7c1c:	462b      	mov	r3, r5
    7c1e:	4602      	mov	r2, r0
    7c20:	4631      	mov	r1, r6
    7c22:	4640      	mov	r0, r8
    7c24:	47d0      	blx	sl
    7c26:	b9e8      	cbnz	r0, 7c64 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7c28:	b15f      	cbz	r7, 7c42 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7c2a:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    7c2e:	687b      	ldr	r3, [r7, #4]
    7c30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7c34:	00ad      	lsls	r5, r5, #2
    7c36:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7c38:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7c3a:	687b      	ldr	r3, [r7, #4]
    7c3c:	441d      	add	r5, r3
    7c3e:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7c40:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7c42:	4620      	mov	r0, r4
    7c44:	b002      	add	sp, #8
    7c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c4a:	2000      	movs	r0, #0
    7c4c:	e7c2      	b.n	7bd4 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7c4e:	2400      	movs	r4, #0
    7c50:	e7c7      	b.n	7be2 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7c52:	4b08      	ldr	r3, [pc, #32]	; (7c74 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7c54:	4a08      	ldr	r2, [pc, #32]	; (7c78 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7c56:	f44f 7183 	mov.w	r1, #262	; 0x106
    7c5a:	4808      	ldr	r0, [pc, #32]	; (7c7c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7c5c:	f004 fdb6 	bl	c7cc <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7c60:	f008 fae2 	bl	10228 <abort>
    TF_LITE_REPORT_ERROR(
    7c64:	4906      	ldr	r1, [pc, #24]	; (7c80 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd8>)
    7c66:	f8d8 000c 	ldr.w	r0, [r8, #12]
    7c6a:	f007 ff31 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7c6e:	2400      	movs	r4, #0
    7c70:	e7e7      	b.n	7c42 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7c72:	bf00      	nop
    7c74:	000556fc 	.word	0x000556fc
    7c78:	0005584c 	.word	0x0005584c
    7c7c:	000557c8 	.word	0x000557c8
    7c80:	00056b4c 	.word	0x00056b4c

00007c84 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    7c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7c88:	4607      	mov	r7, r0
    7c8a:	460c      	mov	r4, r1
    7c8c:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    7c8e:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7c90:	4608      	mov	r0, r1
    7c92:	f006 f80b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7c96:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7c98:	4628      	mov	r0, r5
    7c9a:	f006 f80d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7c9e:	2810      	cmp	r0, #16
    7ca0:	d904      	bls.n	7cac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    7ca2:	f105 0010 	add.w	r0, r5, #16
    7ca6:	f006 f807 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7caa:	e000      	b.n	7cae <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    7cac:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7cae:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7cb0:	b140      	cbz	r0, 7cc4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    7cb2:	4620      	mov	r0, r4
    7cb4:	f005 fff4 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7cb8:	4404      	add	r4, r0
  if (model->metadata()) {
    7cba:	2c00      	cmp	r4, #0
    7cbc:	f000 80cc 	beq.w	7e58 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7cc0:	2500      	movs	r5, #0
    7cc2:	e023      	b.n	7d0c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    7cc4:	2400      	movs	r4, #0
    7cc6:	e7f8      	b.n	7cba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cc8:	2000      	movs	r0, #0
    7cca:	e02c      	b.n	7d26 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ccc:	2400      	movs	r4, #0
    7cce:	e031      	b.n	7d34 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    7cd0:	4b64      	ldr	r3, [pc, #400]	; (7e64 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    7cd2:	4a65      	ldr	r2, [pc, #404]	; (7e68 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e4>)
    7cd4:	f44f 7183 	mov.w	r1, #262	; 0x106
    7cd8:	4864      	ldr	r0, [pc, #400]	; (7e6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    7cda:	f004 fd77 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cde:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7ce0:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ce4:	2800      	cmp	r0, #0
    7ce6:	d046      	beq.n	7d76 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    7ce8:	4648      	mov	r0, r9
    7cea:	f005 ffd9 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7cee:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7cf0:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    7cf4:	f8df a180 	ldr.w	sl, [pc, #384]	; 7e78 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f4>
    7cf8:	4650      	mov	r0, sl
    7cfa:	f7f9 fbeb 	bl	14d4 <strlen>
    7cfe:	4602      	mov	r2, r0
    7d00:	4651      	mov	r1, sl
    7d02:	4648      	mov	r0, r9
    7d04:	f008 fc1d 	bl	10542 <strncmp>
    7d08:	b3c0      	cbz	r0, 7d7c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    7d0a:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7d0c:	4630      	mov	r0, r6
    7d0e:	f005 ffcd 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d12:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d14:	4620      	mov	r0, r4
    7d16:	f005 ffcf 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d1a:	2810      	cmp	r0, #16
    7d1c:	d9d4      	bls.n	7cc8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    7d1e:	f104 0010 	add.w	r0, r4, #16
    7d22:	f005 ffc9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d26:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d28:	2800      	cmp	r0, #0
    7d2a:	d0cf      	beq.n	7ccc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    7d2c:	4620      	mov	r0, r4
    7d2e:	f005 ffb7 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d32:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d34:	6820      	ldr	r0, [r4, #0]
    7d36:	f005 ffb2 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7d3a:	4285      	cmp	r5, r0
    7d3c:	f080 808e 	bcs.w	7e5c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d8>
    7d40:	6820      	ldr	r0, [r4, #0]
    7d42:	f005 ffac 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7d46:	4285      	cmp	r5, r0
    7d48:	d2c2      	bcs.n	7cd0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7d4a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7d4c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7d50:	4620      	mov	r0, r4
    7d52:	f005 ffa5 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d56:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7d58:	4620      	mov	r0, r4
    7d5a:	f005 ffa7 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d5e:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d62:	4648      	mov	r0, r9
    7d64:	f005 ffa8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d68:	2804      	cmp	r0, #4
    7d6a:	d9b8      	bls.n	7cde <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    7d6c:	f109 0004 	add.w	r0, r9, #4
    7d70:	f005 ffa2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7d74:	e7b4      	b.n	7ce0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d76:	f04f 0900 	mov.w	r9, #0
    7d7a:	e7b9      	b.n	7cf0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    7d7c:	4630      	mov	r0, r6
    7d7e:	f005 ff95 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d82:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d86:	4648      	mov	r0, r9
    7d88:	f005 ff96 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d8c:	280c      	cmp	r0, #12
    7d8e:	d94e      	bls.n	7e2e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    7d90:	f109 000c 	add.w	r0, r9, #12
    7d94:	f005 ff90 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d98:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d9c:	2800      	cmp	r0, #0
    7d9e:	d048      	beq.n	7e32 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    7da0:	4648      	mov	r0, r9
    7da2:	f005 ff7d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7da6:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7da8:	4620      	mov	r0, r4
    7daa:	f005 ff7f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7dae:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7db2:	4650      	mov	r0, sl
    7db4:	f005 ff80 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7db8:	2806      	cmp	r0, #6
    7dba:	d93d      	bls.n	7e38 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    7dbc:	f10a 0006 	add.w	r0, sl, #6
    7dc0:	f005 ff7a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7dc4:	b3d0      	cbz	r0, 7e3c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    7dc6:	4420      	add	r0, r4
    7dc8:	f005 ff6a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7dcc:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7dce:	f8d9 0000 	ldr.w	r0, [r9]
    7dd2:	f005 ff64 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7dd6:	4550      	cmp	r0, sl
    7dd8:	d933      	bls.n	7e42 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7dda:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    7dde:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7de2:	4620      	mov	r0, r4
    7de4:	f005 ff5c 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7de8:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7dea:	4620      	mov	r0, r4
    7dec:	f005 ff5e 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7df0:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7df4:	4648      	mov	r0, r9
    7df6:	f005 ff5f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7dfa:	2804      	cmp	r0, #4
    7dfc:	d928      	bls.n	7e50 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    7dfe:	f109 0004 	add.w	r0, r9, #4
    7e02:	f005 ff59 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7e06:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e08:	b320      	cbz	r0, 7e54 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    7e0a:	4620      	mov	r0, r4
    7e0c:	f005 ff48 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e10:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    7e12:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    7e14:	3010      	adds	r0, #16
        *offline_planner_offsets =
    7e16:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    7e1a:	687b      	ldr	r3, [r7, #4]
    7e1c:	4293      	cmp	r3, r2
    7e1e:	f43f af74 	beq.w	7d0a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    7e22:	4913      	ldr	r1, [pc, #76]	; (7e70 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ec>)
    7e24:	68f8      	ldr	r0, [r7, #12]
    7e26:	f007 fe53 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    7e2a:	2001      	movs	r0, #1
    7e2c:	e017      	b.n	7e5e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e2e:	2000      	movs	r0, #0
    7e30:	e7b2      	b.n	7d98 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e32:	f04f 0900 	mov.w	r9, #0
    7e36:	e7b7      	b.n	7da8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e38:	2000      	movs	r0, #0
    7e3a:	e7c3      	b.n	7dc4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7e3c:	f04f 0a00 	mov.w	sl, #0
    7e40:	e7c5      	b.n	7dce <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    7e42:	4b08      	ldr	r3, [pc, #32]	; (7e64 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    7e44:	4a0b      	ldr	r2, [pc, #44]	; (7e74 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f0>)
    7e46:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e4a:	4808      	ldr	r0, [pc, #32]	; (7e6c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    7e4c:	f004 fcbe 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e50:	2000      	movs	r0, #0
    7e52:	e7d8      	b.n	7e06 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e54:	2000      	movs	r0, #0
    7e56:	e7dc      	b.n	7e12 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    7e58:	2000      	movs	r0, #0
    7e5a:	e000      	b.n	7e5e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    7e5c:	2000      	movs	r0, #0
}
    7e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7e62:	bf00      	nop
    7e64:	000556fc 	.word	0x000556fc
    7e68:	00056b90 	.word	0x00056b90
    7e6c:	000557c8 	.word	0x000557c8
    7e70:	00056c88 	.word	0x00056c88
    7e74:	00056a0c 	.word	0x00056a0c
    7e78:	00057034 	.word	0x00057034

00007e7c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    7e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    7e80:	b349      	cbz	r1, 7ed6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    7e82:	4604      	mov	r4, r0
    7e84:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    7e86:	7c03      	ldrb	r3, [r0, #16]
    7e88:	bb3b      	cbnz	r3, 7eda <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    7e8a:	2301      	movs	r3, #1
    7e8c:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7e8e:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    7e90:	6803      	ldr	r3, [r0, #0]
    7e92:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    7e94:	2204      	movs	r2, #4
    7e96:	2108      	movs	r1, #8
    7e98:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    7e9a:	4603      	mov	r3, r0
    7e9c:	b118      	cbz	r0, 7ea6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    7e9e:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    7ea0:	4926      	ldr	r1, [pc, #152]	; (7f3c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    7ea2:	6001      	str	r1, [r0, #0]
    7ea4:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    7ea6:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    7ea8:	4620      	mov	r0, r4
    7eaa:	f007 fbeb 	bl	f684 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    7eae:	2800      	cmp	r0, #0
    7eb0:	d142      	bne.n	7f38 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    7eb2:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    7eb4:	683b      	ldr	r3, [r7, #0]
    7eb6:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    7eba:	4628      	mov	r0, r5
    7ebc:	f005 fef6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7ec0:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ec2:	4630      	mov	r0, r6
    7ec4:	f005 fef8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ec8:	2808      	cmp	r0, #8
    7eca:	d90c      	bls.n	7ee6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    7ecc:	f106 0008 	add.w	r0, r6, #8
    7ed0:	f005 fef2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7ed4:	e008      	b.n	7ee8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    7ed6:	f008 f9a7 	bl	10228 <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7eda:	4919      	ldr	r1, [pc, #100]	; (7f40 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    7edc:	68c0      	ldr	r0, [r0, #12]
    7ede:	f007 fdf7 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7ee2:	2600      	movs	r6, #0
    7ee4:	e01d      	b.n	7f22 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7ee6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7ee8:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7eea:	b1e8      	cbz	r0, 7f28 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    7eec:	4630      	mov	r0, r6
    7eee:	f005 fed7 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ef2:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ef4:	6830      	ldr	r0, [r6, #0]
    7ef6:	f005 fed2 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    7efa:	2204      	movs	r2, #4
    7efc:	00c1      	lsls	r1, r0, #3
    7efe:	4638      	mov	r0, r7
    7f00:	47c0      	blx	r8
  if (output == nullptr) {
    7f02:	4606      	mov	r6, r0
    7f04:	b190      	cbz	r0, 7f2c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7f06:	6823      	ldr	r3, [r4, #0]
    7f08:	69db      	ldr	r3, [r3, #28]
    7f0a:	4602      	mov	r2, r0
    7f0c:	4629      	mov	r1, r5
    7f0e:	4620      	mov	r0, r4
    7f10:	4798      	blx	r3
    7f12:	b978      	cbnz	r0, 7f34 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    7f14:	6823      	ldr	r3, [r4, #0]
    7f16:	699b      	ldr	r3, [r3, #24]
    7f18:	4632      	mov	r2, r6
    7f1a:	4629      	mov	r1, r5
    7f1c:	4620      	mov	r0, r4
    7f1e:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    7f20:	b940      	cbnz	r0, 7f34 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    7f22:	4630      	mov	r0, r6
    7f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f28:	2600      	movs	r6, #0
    7f2a:	e7e3      	b.n	7ef4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    7f2c:	4805      	ldr	r0, [pc, #20]	; (7f44 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    7f2e:	f007 f85a 	bl	efe6 <_Z11MicroPrintfPKcz>
    return nullptr;
    7f32:	e7f6      	b.n	7f22 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7f34:	2600      	movs	r6, #0
    7f36:	e7f4      	b.n	7f22 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    7f38:	2600      	movs	r6, #0
    7f3a:	e7f2      	b.n	7f22 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    7f3c:	00057054 	.word	0x00057054
    7f40:	00056cd4 	.word	0x00056cd4
    7f44:	00056d2c 	.word	0x00056d2c

00007f48 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    7f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7f4c:	b083      	sub	sp, #12
    7f4e:	4680      	mov	r8, r0
    7f50:	460e      	mov	r6, r1
    7f52:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7f54:	2500      	movs	r5, #0
    7f56:	e013      	b.n	7f80 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f58:	2000      	movs	r0, #0
    7f5a:	e01d      	b.n	7f98 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f5c:	2400      	movs	r4, #0
    7f5e:	e022      	b.n	7fa6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    7f60:	4b31      	ldr	r3, [pc, #196]	; (8028 <CONFIG_MAIN_STACK_SIZE+0x28>)
    7f62:	4a32      	ldr	r2, [pc, #200]	; (802c <CONFIG_MAIN_STACK_SIZE+0x2c>)
    7f64:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f68:	4831      	ldr	r0, [pc, #196]	; (8030 <CONFIG_MAIN_STACK_SIZE+0x30>)
    7f6a:	f004 fc2f 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f6e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7f70:	b118      	cbz	r0, 7f7a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    7f72:	4420      	add	r0, r4
    7f74:	f007 f980 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    7f78:	e000      	b.n	7f7c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    7f7a:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    7f7c:	bb98      	cbnz	r0, 7fe6 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    7f7e:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7f80:	4630      	mov	r0, r6
    7f82:	f005 fe93 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f86:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f88:	4620      	mov	r0, r4
    7f8a:	f005 fe95 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f8e:	2804      	cmp	r0, #4
    7f90:	d9e2      	bls.n	7f58 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    7f92:	1d20      	adds	r0, r4, #4
    7f94:	f005 fe90 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7f98:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f9a:	2800      	cmp	r0, #0
    7f9c:	d0de      	beq.n	7f5c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    7f9e:	4620      	mov	r0, r4
    7fa0:	f005 fe7e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7fa4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7fa6:	6820      	ldr	r0, [r4, #0]
    7fa8:	f005 fe79 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7fac:	4285      	cmp	r5, r0
    7fae:	d236      	bcs.n	801e <CONFIG_MAIN_STACK_SIZE+0x1e>
    7fb0:	6820      	ldr	r0, [r4, #0]
    7fb2:	f005 fe74 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7fb6:	4285      	cmp	r5, r0
    7fb8:	d2d2      	bcs.n	7f60 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7fba:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7fbc:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7fc0:	4620      	mov	r0, r4
    7fc2:	f005 fe6d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7fc6:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7fc8:	4620      	mov	r0, r4
    7fca:	f005 fe6f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7fce:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7fd2:	4648      	mov	r0, r9
    7fd4:	f005 fe70 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fd8:	280e      	cmp	r0, #14
    7fda:	d9c8      	bls.n	7f6e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    7fdc:	f109 000e 	add.w	r0, r9, #14
    7fe0:	f005 fe6a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7fe4:	e7c4      	b.n	7f70 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    7fe6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    7fea:	0084      	lsls	r4, r0, #2
    7fec:	a901      	add	r1, sp, #4
    7fee:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    7ff2:	f007 f85c 	bl	f0ae <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    7ff6:	4603      	mov	r3, r0
    7ff8:	b990      	cbnz	r0, 8020 <CONFIG_MAIN_STACK_SIZE+0x20>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    7ffa:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7ffe:	6803      	ldr	r3, [r0, #0]
    8000:	68db      	ldr	r3, [r3, #12]
    8002:	2210      	movs	r2, #16
    8004:	9901      	ldr	r1, [sp, #4]
    8006:	4798      	blx	r3
      eval_tensors[i].data.data =
    8008:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    800a:	2800      	cmp	r0, #0
    800c:	d1b7      	bne.n	7f7e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    800e:	9a01      	ldr	r2, [sp, #4]
    8010:	4908      	ldr	r1, [pc, #32]	; (8034 <CONFIG_MAIN_STACK_SIZE+0x34>)
    8012:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8016:	f007 fd5b 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    801a:	2301      	movs	r3, #1
    801c:	e000      	b.n	8020 <CONFIG_MAIN_STACK_SIZE+0x20>
      }
    }
  }
  return kTfLiteOk;
    801e:	2300      	movs	r3, #0
}
    8020:	4618      	mov	r0, r3
    8022:	b003      	add	sp, #12
    8024:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    8028:	000556fc 	.word	0x000556fc
    802c:	000559e4 	.word	0x000559e4
    8030:	000557c8 	.word	0x000557c8
    8034:	00056d5c 	.word	0x00056d5c

00008038 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    8038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    803c:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    803e:	b12b      	cbz	r3, 804c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x14>
    8040:	4604      	mov	r4, r0
    8042:	4688      	mov	r8, r1
    8044:	4692      	mov	sl, r2
    8046:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    8048:	2600      	movs	r6, #0
    804a:	e04b      	b.n	80e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xac>
  TFLITE_DCHECK(eval_tensors != nullptr);
    804c:	f008 f8ec 	bl	10228 <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    8050:	4640      	mov	r0, r8
    8052:	f005 fe2b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8056:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    805a:	4658      	mov	r0, fp
    805c:	f005 fe2c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8060:	2804      	cmp	r0, #4
    8062:	d92e      	bls.n	80c2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8a>
    8064:	f10b 0004 	add.w	r0, fp, #4
    8068:	f005 fe26 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    806c:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8070:	b120      	cbz	r0, 807c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x44>
    8072:	4658      	mov	r0, fp
    8074:	f005 fe14 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8078:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    807c:	6838      	ldr	r0, [r7, #0]
    807e:	f005 fe0e 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8082:	4286      	cmp	r6, r0
    8084:	d21f      	bcs.n	80c6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8086:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    8088:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    808c:	4638      	mov	r0, r7
    808e:	f005 fe07 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8092:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8094:	4638      	mov	r0, r7
    8096:	f005 fe09 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    809a:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    809e:	4658      	mov	r0, fp
    80a0:	f005 fe0a 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80a4:	280e      	cmp	r0, #14
    80a6:	d915      	bls.n	80d4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x9c>
    80a8:	f10b 000e 	add.w	r0, fp, #14
    80ac:	f005 fe04 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    80b0:	b118      	cbz	r0, 80ba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x82>
    80b2:	4438      	add	r0, r7
    80b4:	f007 f8e0 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    80b8:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    80ba:	9b01      	ldr	r3, [sp, #4]
    80bc:	b963      	cbnz	r3, 80d8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa0>
    80be:	2301      	movs	r3, #1
    80c0:	e02c      	b.n	811c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80c2:	2000      	movs	r0, #0
    80c4:	e7d2      	b.n	806c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x34>
    FLATBUFFERS_ASSERT(i < size());
    80c6:	4bb6      	ldr	r3, [pc, #728]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    80c8:	4ab6      	ldr	r2, [pc, #728]	; (83a4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x36c>)
    80ca:	f44f 7183 	mov.w	r1, #262	; 0x106
    80ce:	48b6      	ldr	r0, [pc, #728]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    80d0:	f004 fb7c 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80d4:	2000      	movs	r0, #0
    80d6:	e7eb      	b.n	80b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x78>
    80d8:	2300      	movs	r3, #0
    80da:	e01f      	b.n	811c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
      current->offline_offset = kOnlinePlannedBuffer;
    80dc:	f04f 33ff 	mov.w	r3, #4294967295
    80e0:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    80e2:	3601      	adds	r6, #1
    80e4:	6863      	ldr	r3, [r4, #4]
    80e6:	42b3      	cmp	r3, r6
    80e8:	d920      	bls.n	812c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xf4>
    AllocationInfo* current = &info_[i];
    80ea:	6825      	ldr	r5, [r4, #0]
    80ec:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    80f0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    80f4:	009f      	lsls	r7, r3, #2
    80f6:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    80fa:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    80fc:	4629      	mov	r1, r5
    80fe:	f006 ffd6 	bl	f0ae <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    8102:	9001      	str	r0, [sp, #4]
    8104:	2800      	cmp	r0, #0
    8106:	f040 8146 	bne.w	8396 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35e>
    current->first_created = -1;
    810a:	f04f 33ff 	mov.w	r3, #4294967295
    810e:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    8110:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    8112:	f859 7007 	ldr.w	r7, [r9, r7]
    8116:	2f00      	cmp	r7, #0
    8118:	d09a      	beq.n	8050 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x18>
    811a:	2300      	movs	r3, #0
    811c:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    811e:	f1ba 0f00 	cmp.w	sl, #0
    8122:	d0db      	beq.n	80dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa4>
      current->offline_offset = offline_offsets[i];
    8124:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    8128:	612b      	str	r3, [r5, #16]
    812a:	e7da      	b.n	80e2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xaa>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    812c:	4640      	mov	r0, r8
    812e:	f007 f884 	bl	f23a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    8132:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    8134:	f04f 0900 	mov.w	r9, #0
    8138:	e01f      	b.n	817a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x142>
    813a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    813c:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8140:	b350      	cbz	r0, 8198 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x160>
    8142:	4628      	mov	r0, r5
    8144:	f005 fdac 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8148:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    814a:	6828      	ldr	r0, [r5, #0]
    814c:	f005 fda7 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8150:	4581      	cmp	r9, r0
    8152:	d22a      	bcs.n	81aa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x172>
    8154:	6828      	ldr	r0, [r5, #0]
    8156:	f005 fda2 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    815a:	4581      	cmp	r9, r0
    815c:	d21e      	bcs.n	819c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x164>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    815e:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8160:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    8164:	f005 fda1 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8168:	6823      	ldr	r3, [r4, #0]
    816a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    816e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    8172:	2300      	movs	r3, #0
    8174:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    8176:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    817a:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    817c:	4640      	mov	r0, r8
    817e:	f005 fd95 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8182:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8186:	4628      	mov	r0, r5
    8188:	f005 fd96 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    818c:	2806      	cmp	r0, #6
    818e:	d9d4      	bls.n	813a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x102>
    8190:	1da8      	adds	r0, r5, #6
    8192:	f005 fd91 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8196:	e7d1      	b.n	813c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x104>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8198:	2500      	movs	r5, #0
    819a:	e7d6      	b.n	814a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x112>
    FLATBUFFERS_ASSERT(i < size());
    819c:	4b80      	ldr	r3, [pc, #512]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    819e:	4a83      	ldr	r2, [pc, #524]	; (83ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    81a0:	f44f 7183 	mov.w	r1, #262	; 0x106
    81a4:	4880      	ldr	r0, [pc, #512]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    81a6:	f004 fb11 	bl	c7cc <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    81aa:	f04f 0800 	mov.w	r8, #0
    81ae:	e01e      	b.n	81ee <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1b6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81b0:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    81b2:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81b4:	b348      	cbz	r0, 820a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d2>
    81b6:	4628      	mov	r0, r5
    81b8:	f005 fd72 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81bc:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    81be:	6828      	ldr	r0, [r5, #0]
    81c0:	f005 fd6d 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    81c4:	4580      	cmp	r8, r0
    81c6:	d229      	bcs.n	821c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e4>
    81c8:	6828      	ldr	r0, [r5, #0]
    81ca:	f005 fd68 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    81ce:	4580      	cmp	r8, r0
    81d0:	d21d      	bcs.n	820e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    81d2:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    81d4:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    81d8:	f005 fd67 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    81dc:	6823      	ldr	r3, [r4, #0]
    81de:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    81e2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    81e6:	1e7b      	subs	r3, r7, #1
    81e8:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    81ea:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    81ee:	4630      	mov	r0, r6
    81f0:	f005 fd5c 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81f4:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81f6:	4628      	mov	r0, r5
    81f8:	f005 fd5e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81fc:	2808      	cmp	r0, #8
    81fe:	d9d7      	bls.n	81b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x178>
    8200:	f105 0008 	add.w	r0, r5, #8
    8204:	f005 fd58 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8208:	e7d3      	b.n	81b2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    820a:	2500      	movs	r5, #0
    820c:	e7d7      	b.n	81be <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x186>
    FLATBUFFERS_ASSERT(i < size());
    820e:	4b64      	ldr	r3, [pc, #400]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8210:	4a66      	ldr	r2, [pc, #408]	; (83ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8212:	f44f 7183 	mov.w	r1, #262	; 0x106
    8216:	4864      	ldr	r0, [pc, #400]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8218:	f004 fad8 	bl	c7cc <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    821c:	3f01      	subs	r7, #1
    821e:	e08d      	b.n	833c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x304>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8220:	2000      	movs	r0, #0
    8222:	e09b      	b.n	835c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x324>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8224:	f04f 0900 	mov.w	r9, #0
    8228:	e0a1      	b.n	836e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x336>
    FLATBUFFERS_ASSERT(i < size());
    822a:	4b5d      	ldr	r3, [pc, #372]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    822c:	4a60      	ldr	r2, [pc, #384]	; (83b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x378>)
    822e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8232:	485d      	ldr	r0, [pc, #372]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8234:	f004 faca 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8238:	2000      	movs	r0, #0
    823a:	e019      	b.n	8270 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x238>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    823c:	2500      	movs	r5, #0
    823e:	e01f      	b.n	8280 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x248>
    FLATBUFFERS_ASSERT(i < size());
    8240:	4b57      	ldr	r3, [pc, #348]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8242:	4a5a      	ldr	r2, [pc, #360]	; (83ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    8244:	f44f 7183 	mov.w	r1, #262	; 0x106
    8248:	4857      	ldr	r0, [pc, #348]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    824a:	f004 fabf 	bl	c7cc <__assert_func>
        current->last_used = i;
    824e:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8250:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8254:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    8256:	4648      	mov	r0, r9
    8258:	f005 fd28 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    825c:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8260:	4628      	mov	r0, r5
    8262:	f005 fd29 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8266:	2806      	cmp	r0, #6
    8268:	d9e6      	bls.n	8238 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x200>
    826a:	1da8      	adds	r0, r5, #6
    826c:	f005 fd24 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8270:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8274:	2800      	cmp	r0, #0
    8276:	d0e1      	beq.n	823c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x204>
    8278:	4628      	mov	r0, r5
    827a:	f005 fd11 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    827e:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8280:	6828      	ldr	r0, [r5, #0]
    8282:	f005 fd0c 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8286:	4582      	cmp	sl, r0
    8288:	d215      	bcs.n	82b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x27e>
    828a:	6828      	ldr	r0, [r5, #0]
    828c:	f005 fd07 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8290:	4582      	cmp	sl, r0
    8292:	d2d5      	bcs.n	8240 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x208>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8294:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8296:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    829a:	f005 fd06 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    829e:	6823      	ldr	r3, [r4, #0]
    82a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    82a4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    82a8:	68c3      	ldr	r3, [r0, #12]
    82aa:	f1b3 3fff 	cmp.w	r3, #4294967295
    82ae:	d0ce      	beq.n	824e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    82b0:	42bb      	cmp	r3, r7
    82b2:	dacd      	bge.n	8250 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x218>
    82b4:	e7cb      	b.n	824e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    82b6:	f04f 0900 	mov.w	r9, #0
    82ba:	e00d      	b.n	82d8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2a0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82bc:	2000      	movs	r0, #0
    82be:	e019      	b.n	82f4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2bc>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82c0:	2500      	movs	r5, #0
    82c2:	e01f      	b.n	8304 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2cc>
    FLATBUFFERS_ASSERT(i < size());
    82c4:	4b36      	ldr	r3, [pc, #216]	; (83a0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    82c6:	4a39      	ldr	r2, [pc, #228]	; (83ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    82c8:	f44f 7183 	mov.w	r1, #262	; 0x106
    82cc:	4836      	ldr	r0, [pc, #216]	; (83a8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    82ce:	f004 fa7d 	bl	c7cc <__assert_func>
        current->first_created = i;
    82d2:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    82d4:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    82d8:	4640      	mov	r0, r8
    82da:	f005 fce7 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    82de:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    82e2:	4628      	mov	r0, r5
    82e4:	f005 fce8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82e8:	2808      	cmp	r0, #8
    82ea:	d9e7      	bls.n	82bc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x284>
    82ec:	f105 0008 	add.w	r0, r5, #8
    82f0:	f005 fce2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    82f4:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    82f8:	2800      	cmp	r0, #0
    82fa:	d0e1      	beq.n	82c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x288>
    82fc:	4628      	mov	r0, r5
    82fe:	f005 fccf 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8302:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8304:	6828      	ldr	r0, [r5, #0]
    8306:	f005 fcca 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    830a:	4581      	cmp	r9, r0
    830c:	d215      	bcs.n	833a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x302>
    830e:	6828      	ldr	r0, [r5, #0]
    8310:	f005 fcc5 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8314:	4581      	cmp	r9, r0
    8316:	d2d5      	bcs.n	82c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x28c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8318:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    831a:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    831e:	f005 fcc4 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    8322:	6823      	ldr	r3, [r4, #0]
    8324:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8328:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    832c:	6883      	ldr	r3, [r0, #8]
    832e:	f1b3 3fff 	cmp.w	r3, #4294967295
    8332:	d0ce      	beq.n	82d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
    8334:	42bb      	cmp	r3, r7
    8336:	ddcd      	ble.n	82d4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29c>
    8338:	e7cb      	b.n	82d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
  for (int i = (operators_size - 1); i >= 0; --i) {
    833a:	3f01      	subs	r7, #1
    833c:	2f00      	cmp	r7, #0
    833e:	db28      	blt.n	8392 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35a>
    return data_ - ReadScalar<soffset_t>(data_);
    8340:	4630      	mov	r0, r6
    8342:	f005 fcb3 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8346:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8348:	4628      	mov	r0, r5
    834a:	f005 fcb5 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    834e:	280a      	cmp	r0, #10
    8350:	f67f af66 	bls.w	8220 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e8>
    8354:	f105 000a 	add.w	r0, r5, #10
    8358:	f005 fcae 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    835c:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8360:	2800      	cmp	r0, #0
    8362:	f43f af5f 	beq.w	8224 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1ec>
    8366:	4648      	mov	r0, r9
    8368:	f005 fc9a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    836c:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    836e:	f8d9 0000 	ldr.w	r0, [r9]
    8372:	f005 fc94 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8376:	4287      	cmp	r7, r0
    8378:	f4bf af57 	bcs.w	822a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    837c:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    8380:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8384:	4648      	mov	r0, r9
    8386:	f005 fc8b 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    838a:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    838c:	f04f 0a00 	mov.w	sl, #0
    8390:	e760      	b.n	8254 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x21c>
  return kTfLiteOk;
    8392:	2300      	movs	r3, #0
    8394:	9301      	str	r3, [sp, #4]
}
    8396:	9801      	ldr	r0, [sp, #4]
    8398:	b003      	add	sp, #12
    839a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    839e:	bf00      	nop
    83a0:	000556fc 	.word	0x000556fc
    83a4:	000559e4 	.word	0x000559e4
    83a8:	000557c8 	.word	0x000557c8
    83ac:	00055708 	.word	0x00055708
    83b0:	00056534 	.word	0x00056534

000083b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    83b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    83b8:	b083      	sub	sp, #12
    83ba:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    83be:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    83c0:	b31d      	cbz	r5, 840a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    83c2:	4607      	mov	r7, r0
    83c4:	4688      	mov	r8, r1
    83c6:	4614      	mov	r4, r2
    83c8:	469a      	mov	sl, r3
  *result = {};
    83ca:	2240      	movs	r2, #64	; 0x40
    83cc:	2100      	movs	r1, #0
    83ce:	4628      	mov	r0, r5
    83d0:	f007 ff50 	bl	10274 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    83d4:	4620      	mov	r0, r4
    83d6:	f005 fc69 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    83da:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    83dc:	4630      	mov	r0, r6
    83de:	f005 fc6b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83e2:	2806      	cmp	r0, #6
    83e4:	d913      	bls.n	840e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    83e6:	1db0      	adds	r0, r6, #6
    83e8:	f005 fc66 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    83ec:	b188      	cbz	r0, 8412 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    83ee:	4420      	add	r0, r4
    83f0:	f006 fe7f 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    83f4:	464a      	mov	r2, r9
    83f6:	4629      	mov	r1, r5
    83f8:	b2c0      	uxtb	r0, r0
    83fa:	f000 ff53 	bl	92a4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    83fe:	4606      	mov	r6, r0
    8400:	b148      	cbz	r0, 8416 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    8402:	4630      	mov	r0, r6
    8404:	b003      	add	sp, #12
    8406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    840a:	f007 ff0d 	bl	10228 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    840e:	2000      	movs	r0, #0
    8410:	e7ec      	b.n	83ec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8412:	2000      	movs	r0, #0
    8414:	e7ee      	b.n	83f4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    8416:	4620      	mov	r0, r4
    8418:	f005 fc48 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    841c:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8420:	4658      	mov	r0, fp
    8422:	f005 fc49 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8426:	280e      	cmp	r0, #14
    8428:	d93f      	bls.n	84aa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    842a:	f10b 000e 	add.w	r0, fp, #14
    842e:	f005 fc43 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8432:	b118      	cbz	r0, 843c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    8434:	4420      	add	r0, r4
    8436:	f006 ff1f 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    843a:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    843c:	3e00      	subs	r6, #0
    843e:	bf18      	it	ne
    8440:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    8442:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8446:	4651      	mov	r1, sl
    8448:	4620      	mov	r0, r4
    844a:	f7ff faed 	bl	7a28 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    844e:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    8450:	b368      	cbz	r0, 84ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    8452:	2301      	movs	r3, #1
    8454:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    8456:	464b      	mov	r3, r9
    8458:	aa01      	add	r2, sp, #4
    845a:	f105 0118 	add.w	r1, r5, #24
    845e:	4620      	mov	r0, r4
    8460:	f7fd fe6a 	bl	6138 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    8464:	4606      	mov	r6, r0
    8466:	2800      	cmp	r0, #0
    8468:	d1cb      	bne.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    846a:	4620      	mov	r0, r4
    846c:	f005 fc1e 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8470:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8474:	4650      	mov	r0, sl
    8476:	f005 fc1f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    847a:	2804      	cmp	r0, #4
    847c:	d91a      	bls.n	84b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    847e:	f10a 0004 	add.w	r0, sl, #4
    8482:	f005 fc19 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8486:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    848a:	b1a8      	cbz	r0, 84b8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    848c:	4650      	mov	r0, sl
    848e:	f005 fc07 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8492:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8496:	b18a      	cbz	r2, 84bc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8498:	f105 0308 	add.w	r3, r5, #8
    849c:	4649      	mov	r1, r9
    849e:	4638      	mov	r0, r7
    84a0:	f007 f923 	bl	f6ea <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    84a4:	b160      	cbz	r0, 84c0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    84a6:	4606      	mov	r6, r0
    84a8:	e7ab      	b.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84aa:	2000      	movs	r0, #0
    84ac:	e7c1      	b.n	8432 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    84ae:	2302      	movs	r3, #2
    84b0:	752b      	strb	r3, [r5, #20]
    84b2:	e7d0      	b.n	8456 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    84b4:	2000      	movs	r0, #0
    84b6:	e7e6      	b.n	8486 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84b8:	2200      	movs	r2, #0
    84ba:	e7ec      	b.n	8496 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    84bc:	4bb6      	ldr	r3, [pc, #728]	; (8798 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    84be:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    84c0:	4620      	mov	r0, r4
    84c2:	f005 fbf3 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84c6:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84ca:	4650      	mov	r0, sl
    84cc:	f005 fbf4 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84d0:	280c      	cmp	r0, #12
    84d2:	d91a      	bls.n	850a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    84d4:	f10a 000c 	add.w	r0, sl, #12
    84d8:	f005 fbee 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    84dc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    84de:	b1b0      	cbz	r0, 850e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    84e0:	4620      	mov	r0, r4
    84e2:	f005 fbdd 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84e6:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    84e8:	2c00      	cmp	r4, #0
    84ea:	d08a      	beq.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    84ec:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    84ee:	4620      	mov	r0, r4
    84f0:	f005 fbdc 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84f4:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84f6:	4620      	mov	r0, r4
    84f8:	f005 fbde 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84fc:	2808      	cmp	r0, #8
    84fe:	d908      	bls.n	8512 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    8500:	f104 0008 	add.w	r0, r4, #8
    8504:	f005 fbd8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8508:	e004      	b.n	8514 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    850a:	2000      	movs	r0, #0
    850c:	e7e6      	b.n	84dc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    850e:	2400      	movs	r4, #0
    8510:	e7ea      	b.n	84e8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8512:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8514:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8518:	2800      	cmp	r0, #0
    851a:	d060      	beq.n	85de <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    851c:	4620      	mov	r0, r4
    851e:	f005 fbbf 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8522:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    8524:	2c00      	cmp	r4, #0
    8526:	f43f af6c 	beq.w	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    852a:	6820      	ldr	r0, [r4, #0]
    852c:	f005 fbb7 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8530:	2800      	cmp	r0, #0
    8532:	f43f af66 	beq.w	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8536:	4650      	mov	r0, sl
    8538:	f005 fbb8 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    853c:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8540:	4658      	mov	r0, fp
    8542:	f005 fbb9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8546:	280a      	cmp	r0, #10
    8548:	d94b      	bls.n	85e2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    854a:	f10b 000a 	add.w	r0, fp, #10
    854e:	f005 fbb3 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8552:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8556:	2800      	cmp	r0, #0
    8558:	d045      	beq.n	85e6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    855a:	4658      	mov	r0, fp
    855c:	f005 fba0 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8560:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    8562:	2800      	cmp	r0, #0
    8564:	f43f af4d 	beq.w	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8568:	6800      	ldr	r0, [r0, #0]
    856a:	f005 fb98 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    856e:	2800      	cmp	r0, #0
    8570:	f43f af47 	beq.w	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    8574:	6820      	ldr	r0, [r4, #0]
    8576:	f005 fb92 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    857a:	b3b0      	cbz	r0, 85ea <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    857c:	6860      	ldr	r0, [r4, #4]
    857e:	f006 fe81 	bl	f284 <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    8582:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    8584:	4650      	mov	r0, sl
    8586:	f005 fb91 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    858a:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    858e:	4620      	mov	r0, r4
    8590:	f005 fb92 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8594:	280a      	cmp	r0, #10
    8596:	d92f      	bls.n	85f8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    8598:	f104 000a 	add.w	r0, r4, #10
    859c:	f005 fb8c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    85a0:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85a4:	b350      	cbz	r0, 85fc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    85a6:	4620      	mov	r0, r4
    85a8:	f005 fb7a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    85ac:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    85ae:	6820      	ldr	r0, [r4, #0]
    85b0:	f005 fb75 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    85b4:	b320      	cbz	r0, 8600 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    85b6:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    85ba:	f006 fe62 	bl	f282 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    85be:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    85c0:	4650      	mov	r0, sl
    85c2:	f005 fb73 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    85c6:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    85ca:	4620      	mov	r0, r4
    85cc:	f005 fb74 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85d0:	2808      	cmp	r0, #8
    85d2:	d91c      	bls.n	860e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    85d4:	f104 0008 	add.w	r0, r4, #8
    85d8:	f005 fb6e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    85dc:	e018      	b.n	8610 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85de:	2400      	movs	r4, #0
    85e0:	e7a0      	b.n	8524 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85e2:	2000      	movs	r0, #0
    85e4:	e7b5      	b.n	8552 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85e6:	2000      	movs	r0, #0
    85e8:	e7bb      	b.n	8562 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    85ea:	4b6c      	ldr	r3, [pc, #432]	; (879c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    85ec:	4a6c      	ldr	r2, [pc, #432]	; (87a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    85ee:	f44f 7183 	mov.w	r1, #262	; 0x106
    85f2:	486c      	ldr	r0, [pc, #432]	; (87a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    85f4:	f004 f8ea 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85f8:	2000      	movs	r0, #0
    85fa:	e7d1      	b.n	85a0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85fc:	2400      	movs	r4, #0
    85fe:	e7d6      	b.n	85ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    8600:	4b66      	ldr	r3, [pc, #408]	; (879c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8602:	4a69      	ldr	r2, [pc, #420]	; (87a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8604:	f44f 7183 	mov.w	r1, #262	; 0x106
    8608:	4866      	ldr	r0, [pc, #408]	; (87a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    860a:	f004 f8df 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    860e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8610:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8614:	b390      	cbz	r0, 867c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    8616:	4620      	mov	r0, r4
    8618:	f005 fb42 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    861c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    861e:	6820      	ldr	r0, [r4, #0]
    8620:	f005 fb3d 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8624:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    8626:	f1b8 0f00 	cmp.w	r8, #0
    862a:	d029      	beq.n	8680 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    862c:	683b      	ldr	r3, [r7, #0]
    862e:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    8630:	2204      	movs	r2, #4
    8632:	210c      	movs	r1, #12
    8634:	4638      	mov	r0, r7
    8636:	4798      	blx	r3
    8638:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    863a:	f1bb 0f00 	cmp.w	fp, #0
    863e:	d027      	beq.n	8690 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8640:	f1b8 0f00 	cmp.w	r8, #0
    8644:	d02a      	beq.n	869c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    8646:	683b      	ldr	r3, [r7, #0]
    8648:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    864a:	4620      	mov	r0, r4
    864c:	f007 f9df 	bl	fa0e <TfLiteIntArrayGetSizeInBytes>
    8650:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8652:	2204      	movs	r2, #4
    8654:	4638      	mov	r0, r7
    8656:	47b0      	blx	r6
    quantization->zero_point =
    8658:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    865c:	b340      	cbz	r0, 86b0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    865e:	4650      	mov	r0, sl
    8660:	f005 fb24 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8664:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8668:	4630      	mov	r0, r6
    866a:	f005 fb25 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    866e:	2808      	cmp	r0, #8
    8670:	d924      	bls.n	86bc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    8672:	f106 0008 	add.w	r0, r6, #8
    8676:	f005 fb1f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    867a:	e020      	b.n	86be <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    867c:	2400      	movs	r4, #0
    867e:	e7ce      	b.n	861e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8680:	683b      	ldr	r3, [r7, #0]
    8682:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    8684:	2204      	movs	r2, #4
    8686:	210c      	movs	r1, #12
    8688:	4638      	mov	r0, r7
    868a:	4798      	blx	r3
    868c:	4683      	mov	fp, r0
    868e:	e7d4      	b.n	863a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8690:	4946      	ldr	r1, [pc, #280]	; (87ac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    8692:	4648      	mov	r0, r9
    8694:	f007 fa1c 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8698:	2601      	movs	r6, #1
    869a:	e6b2      	b.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    869c:	683b      	ldr	r3, [r7, #0]
    869e:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    86a0:	4620      	mov	r0, r4
    86a2:	f007 f9b4 	bl	fa0e <TfLiteIntArrayGetSizeInBytes>
    86a6:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    86a8:	2204      	movs	r2, #4
    86aa:	4638      	mov	r0, r7
    86ac:	47b0      	blx	r6
    86ae:	e7d3      	b.n	8658 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    86b0:	493f      	ldr	r1, [pc, #252]	; (87b0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    86b2:	4648      	mov	r0, r9
    86b4:	f007 fa0c 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    86b8:	2601      	movs	r6, #1
    86ba:	e6a2      	b.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86bc:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    86be:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86c2:	b1b0      	cbz	r0, 86f2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    86c4:	4630      	mov	r0, r6
    86c6:	f005 faeb 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    86ca:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    86cc:	465b      	mov	r3, fp
    86ce:	4649      	mov	r1, r9
    86d0:	4638      	mov	r0, r7
    86d2:	f007 f81c 	bl	f70e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    86d6:	4606      	mov	r6, r0
    86d8:	2800      	cmp	r0, #0
    86da:	f47f ae92 	bne.w	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    86de:	f8db 3004 	ldr.w	r3, [fp, #4]
    86e2:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    86e4:	f8db 3004 	ldr.w	r3, [fp, #4]
    86e8:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    86ec:	f04f 0800 	mov.w	r8, #0
    86f0:	e019      	b.n	8726 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    86f2:	2200      	movs	r2, #0
    86f4:	e7ea      	b.n	86cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86f6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    86f8:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86fc:	b320      	cbz	r0, 8748 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    86fe:	4638      	mov	r0, r7
    8700:	f005 face 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8704:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8706:	6838      	ldr	r0, [r7, #0]
    8708:	f005 fac9 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    870c:	4580      	cmp	r8, r0
    870e:	d21d      	bcs.n	874c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8710:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8712:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    8716:	e9d7 0100 	ldrd	r0, r1, [r7]
    871a:	f006 fdb2 	bl	f282 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    871e:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    8722:	f108 0801 	add.w	r8, r8, #1
    8726:	45a0      	cmp	r8, r4
    8728:	da17      	bge.n	875a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    872a:	4650      	mov	r0, sl
    872c:	f005 fabe 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8730:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8734:	4638      	mov	r0, r7
    8736:	f005 fabf 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    873a:	280a      	cmp	r0, #10
    873c:	d9db      	bls.n	86f6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    873e:	f107 000a 	add.w	r0, r7, #10
    8742:	f005 fab9 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8746:	e7d7      	b.n	86f8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8748:	2700      	movs	r7, #0
    874a:	e7dc      	b.n	8706 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    874c:	4b13      	ldr	r3, [pc, #76]	; (879c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    874e:	4a16      	ldr	r2, [pc, #88]	; (87a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8750:	f44f 7183 	mov.w	r1, #262	; 0x106
    8754:	4813      	ldr	r0, [pc, #76]	; (87a4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8756:	f004 f839 	bl	c7cc <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    875a:	4650      	mov	r0, sl
    875c:	f005 faa6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8760:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8764:	4620      	mov	r0, r4
    8766:	f005 faa7 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    876a:	2810      	cmp	r0, #16
    876c:	d90f      	bls.n	878e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    876e:	f104 0010 	add.w	r0, r4, #16
    8772:	f005 faa1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8776:	b160      	cbz	r0, 8792 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    8778:	4450      	add	r0, sl
    877a:	f005 fa97 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    877e:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    8782:	2301      	movs	r3, #1
    8784:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    8788:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    878c:	e639      	b.n	8402 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    878e:	2000      	movs	r0, #0
    8790:	e7f1      	b.n	8776 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8792:	2000      	movs	r0, #0
    8794:	e7f3      	b.n	877e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    8796:	bf00      	nop
    8798:	00057030 	.word	0x00057030
    879c:	000556fc 	.word	0x000556fc
    87a0:	00056d8c 	.word	0x00056d8c
    87a4:	000557c8 	.word	0x000557c8
    87a8:	00055ad8 	.word	0x00055ad8
    87ac:	00056e50 	.word	0x00056e50
    87b0:	00056e80 	.word	0x00056e80

000087b4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    87b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    87b8:	b082      	sub	sp, #8
    87ba:	4607      	mov	r7, r0
    87bc:	460e      	mov	r6, r1
    87be:	4690      	mov	r8, r2
    87c0:	469a      	mov	sl, r3
    87c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    87c4:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    87c8:	4608      	mov	r0, r1
    87ca:	f005 fa6f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87ce:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87d0:	4628      	mov	r0, r5
    87d2:	f005 fa71 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87d6:	2808      	cmp	r0, #8
    87d8:	d941      	bls.n	885e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    87da:	f105 0008 	add.w	r0, r5, #8
    87de:	f005 fa6b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    87e2:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    87e4:	b3e8      	cbz	r0, 8862 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    87e6:	4628      	mov	r0, r5
    87e8:	f005 fa5a 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87ec:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    87ee:	6828      	ldr	r0, [r5, #0]
    87f0:	f005 fa55 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    87f4:	4284      	cmp	r4, r0
    87f6:	d236      	bcs.n	8866 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    87f8:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    87fa:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    87fe:	4620      	mov	r0, r4
    8800:	f005 fa4e 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8804:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8806:	4620      	mov	r0, r4
    8808:	f005 fa50 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    880c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    880e:	4628      	mov	r0, r5
    8810:	f005 fa52 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8814:	2804      	cmp	r0, #4
    8816:	d92d      	bls.n	8874 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    8818:	1d28      	adds	r0, r5, #4
    881a:	f005 fa4d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    881e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8820:	b350      	cbz	r0, 8878 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    8822:	4620      	mov	r0, r4
    8824:	f005 fa3c 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8828:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    882a:	6820      	ldr	r0, [r4, #0]
    882c:	f005 fa37 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8830:	4582      	cmp	sl, r0
    8832:	d223      	bcs.n	887c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8834:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8836:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    883a:	4620      	mov	r0, r4
    883c:	f005 fa30 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8840:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8842:	4630      	mov	r0, r6
    8844:	f005 fa32 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8848:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    884a:	4628      	mov	r0, r5
    884c:	f005 fa34 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8850:	280c      	cmp	r0, #12
    8852:	d91a      	bls.n	888a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    8854:	f105 000c 	add.w	r0, r5, #12
    8858:	f005 fa2e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    885c:	e016      	b.n	888c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    885e:	2000      	movs	r0, #0
    8860:	e7bf      	b.n	87e2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8862:	2500      	movs	r5, #0
    8864:	e7c3      	b.n	87ee <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8866:	4b14      	ldr	r3, [pc, #80]	; (88b8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8868:	4a14      	ldr	r2, [pc, #80]	; (88bc <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    886a:	f44f 7183 	mov.w	r1, #262	; 0x106
    886e:	4814      	ldr	r0, [pc, #80]	; (88c0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8870:	f003 ffac 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8874:	2000      	movs	r0, #0
    8876:	e7d2      	b.n	881e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8878:	2400      	movs	r4, #0
    887a:	e7d6      	b.n	882a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    887c:	4b0e      	ldr	r3, [pc, #56]	; (88b8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    887e:	4a11      	ldr	r2, [pc, #68]	; (88c4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8880:	f44f 7183 	mov.w	r1, #262	; 0x106
    8884:	480e      	ldr	r0, [pc, #56]	; (88c0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8886:	f003 ffa1 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    888a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    888c:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    888e:	b180      	cbz	r0, 88b2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8890:	4630      	mov	r0, r6
    8892:	f005 fa05 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8896:	1833      	adds	r3, r6, r0
    8898:	f8cd 8004 	str.w	r8, [sp, #4]
    889c:	68fa      	ldr	r2, [r7, #12]
    889e:	9200      	str	r2, [sp, #0]
    88a0:	4622      	mov	r2, r4
    88a2:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    88a6:	4648      	mov	r0, r9
    88a8:	f7ff fd84 	bl	83b4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    88ac:	b002      	add	sp, #8
    88ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    88b2:	2300      	movs	r3, #0
    88b4:	e7f0      	b.n	8898 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    88b6:	bf00      	nop
    88b8:	000556fc 	.word	0x000556fc
    88bc:	0005584c 	.word	0x0005584c
    88c0:	000557c8 	.word	0x000557c8
    88c4:	000559e4 	.word	0x000559e4

000088c8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    88c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    88cc:	4680      	mov	r8, r0
    88ce:	460c      	mov	r4, r1
    88d0:	4691      	mov	r9, r2
    88d2:	461f      	mov	r7, r3
    88d4:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    88d6:	2300      	movs	r3, #0
    88d8:	602b      	str	r3, [r5, #0]
    88da:	606b      	str	r3, [r5, #4]
    88dc:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    88de:	4608      	mov	r0, r1
    88e0:	f005 f9e4 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88e4:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88e6:	4630      	mov	r0, r6
    88e8:	f005 f9e6 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88ec:	2806      	cmp	r0, #6
    88ee:	d911      	bls.n	8914 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    88f0:	1db0      	adds	r0, r6, #6
    88f2:	f005 f9e1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    88f6:	b178      	cbz	r0, 8918 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    88f8:	4420      	add	r0, r4
    88fa:	f006 fbfa 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    88fe:	463a      	mov	r2, r7
    8900:	f105 0108 	add.w	r1, r5, #8
    8904:	b2c0      	uxtb	r0, r0
    8906:	f000 fccd 	bl	92a4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    890a:	4606      	mov	r6, r0
    890c:	b130      	cbz	r0, 891c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    890e:	4630      	mov	r0, r6
    8910:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8914:	2000      	movs	r0, #0
    8916:	e7ee      	b.n	88f6 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8918:	2000      	movs	r0, #0
    891a:	e7f0      	b.n	88fe <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    891c:	4649      	mov	r1, r9
    891e:	4620      	mov	r0, r4
    8920:	f7ff f882 	bl	7a28 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8924:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    8926:	4620      	mov	r0, r4
    8928:	f005 f9c0 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    892c:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8930:	4648      	mov	r0, r9
    8932:	f005 f9c1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8936:	2804      	cmp	r0, #4
    8938:	d911      	bls.n	895e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    893a:	f109 0004 	add.w	r0, r9, #4
    893e:	f005 f9bb 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8942:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8944:	b168      	cbz	r0, 8962 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    8946:	4620      	mov	r0, r4
    8948:	f005 f9aa 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    894c:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    894e:	b152      	cbz	r2, 8966 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8950:	1d2b      	adds	r3, r5, #4
    8952:	4639      	mov	r1, r7
    8954:	4640      	mov	r0, r8
    8956:	f006 fec8 	bl	f6ea <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    895a:	4606      	mov	r6, r0
    895c:	e7d7      	b.n	890e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    895e:	2000      	movs	r0, #0
    8960:	e7ef      	b.n	8942 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8962:	2200      	movs	r2, #0
    8964:	e7f3      	b.n	894e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8966:	4b01      	ldr	r3, [pc, #4]	; (896c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    8968:	606b      	str	r3, [r5, #4]
    896a:	e7d0      	b.n	890e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    896c:	00057030 	.word	0x00057030

00008970 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8974:	b087      	sub	sp, #28
    8976:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8978:	9205      	str	r2, [sp, #20]
    897a:	b192      	cbz	r2, 89a2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    897c:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    897e:	2300      	movs	r3, #0
    8980:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8982:	9c04      	ldr	r4, [sp, #16]
    8984:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8986:	4620      	mov	r0, r4
    8988:	f005 f990 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    898c:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    898e:	4620      	mov	r0, r4
    8990:	f005 f992 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8994:	2808      	cmp	r0, #8
    8996:	d906      	bls.n	89a6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    8998:	f104 0008 	add.w	r0, r4, #8
    899c:	f005 f98c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    89a0:	e002      	b.n	89a8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    89a2:	f007 fc41 	bl	10228 <abort>
    89a6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    89a8:	9b04      	ldr	r3, [sp, #16]
    89aa:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89ac:	2800      	cmp	r0, #0
    89ae:	d03d      	beq.n	8a2c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    89b0:	4620      	mov	r0, r4
    89b2:	f005 f975 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89b6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    89b8:	6820      	ldr	r0, [r4, #0]
    89ba:	f005 f970 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    89be:	9d03      	ldr	r5, [sp, #12]
    89c0:	4285      	cmp	r5, r0
    89c2:	f080 80b3 	bcs.w	8b2c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    89c6:	6820      	ldr	r0, [r4, #0]
    89c8:	f005 f969 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    89cc:	4285      	cmp	r5, r0
    89ce:	d22f      	bcs.n	8a30 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    89d0:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    89d2:	9b03      	ldr	r3, [sp, #12]
    89d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    89d8:	4620      	mov	r0, r4
    89da:	f005 f961 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    89de:	1824      	adds	r4, r4, r0
    89e0:	d02d      	beq.n	8a3e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    89e2:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    89e4:	4620      	mov	r0, r4
    89e6:	f005 f961 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    89ea:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89ec:	4628      	mov	r0, r5
    89ee:	f005 f963 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89f2:	2804      	cmp	r0, #4
    89f4:	d925      	bls.n	8a42 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    89f6:	1d28      	adds	r0, r5, #4
    89f8:	f005 f95e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    89fc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89fe:	b310      	cbz	r0, 8a46 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    8a00:	4620      	mov	r0, r4
    8a02:	f005 f94d 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a06:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8a08:	6820      	ldr	r0, [r4, #0]
    8a0a:	f005 f948 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8a0e:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8a10:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    8a14:	6803      	ldr	r3, [r0, #0]
    8a16:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8a18:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    8a1c:	0089      	lsls	r1, r1, #2
    8a1e:	460c      	mov	r4, r1
    8a20:	2204      	movs	r2, #4
    8a22:	4798      	blx	r3
    if (tensors == nullptr) {
    8a24:	9002      	str	r0, [sp, #8]
    8a26:	b180      	cbz	r0, 8a4a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    8a28:	2500      	movs	r5, #0
    8a2a:	e038      	b.n	8a9e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a2c:	2400      	movs	r4, #0
    8a2e:	e7c3      	b.n	89b8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    8a30:	4b3f      	ldr	r3, [pc, #252]	; (8b30 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8a32:	4a40      	ldr	r2, [pc, #256]	; (8b34 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    8a34:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a38:	483f      	ldr	r0, [pc, #252]	; (8b38 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8a3a:	f003 fec7 	bl	c7cc <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    8a3e:	f007 fbf3 	bl	10228 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a42:	2000      	movs	r0, #0
    8a44:	e7da      	b.n	89fc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a46:	2400      	movs	r4, #0
    8a48:	e7de      	b.n	8a08 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    8a4a:	4622      	mov	r2, r4
    8a4c:	493b      	ldr	r1, [pc, #236]	; (8b3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    8a4e:	f8db 000c 	ldr.w	r0, [fp, #12]
    8a52:	f007 f83d 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8a56:	2001      	movs	r0, #1
    8a58:	e05c      	b.n	8b14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a5a:	2000      	movs	r0, #0
    8a5c:	e02f      	b.n	8abe <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a5e:	2400      	movs	r4, #0
    8a60:	e034      	b.n	8acc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8a62:	4b33      	ldr	r3, [pc, #204]	; (8b30 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8a64:	4a36      	ldr	r2, [pc, #216]	; (8b40 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8a66:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a6a:	4833      	ldr	r0, [pc, #204]	; (8b38 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8a6c:	f003 feae 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a70:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8a72:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a76:	2800      	cmp	r0, #0
    8a78:	d043      	beq.n	8b02 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    8a7a:	4630      	mov	r0, r6
    8a7c:	f005 f910 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a80:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8a82:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8a86:	9902      	ldr	r1, [sp, #8]
    8a88:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8a8c:	9300      	str	r3, [sp, #0]
    8a8e:	f8db 300c 	ldr.w	r3, [fp, #12]
    8a92:	4621      	mov	r1, r4
    8a94:	4648      	mov	r0, r9
    8a96:	f7ff ff17 	bl	88c8 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    8a9a:	bba0      	cbnz	r0, 8b06 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    8a9c:	3501      	adds	r5, #1
    8a9e:	4555      	cmp	r5, sl
    8aa0:	d23b      	bcs.n	8b1a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8aa2:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8aa6:	4638      	mov	r0, r7
    8aa8:	f005 f900 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8aac:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8aae:	4620      	mov	r0, r4
    8ab0:	f005 f902 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ab4:	2804      	cmp	r0, #4
    8ab6:	d9d0      	bls.n	8a5a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    8ab8:	1d20      	adds	r0, r4, #4
    8aba:	f005 f8fd 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8abe:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ac0:	2800      	cmp	r0, #0
    8ac2:	d0cc      	beq.n	8a5e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    8ac4:	4620      	mov	r0, r4
    8ac6:	f005 f8eb 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8aca:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8acc:	6820      	ldr	r0, [r4, #0]
    8ace:	f005 f8e6 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8ad2:	4285      	cmp	r5, r0
    8ad4:	d2c5      	bcs.n	8a62 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8ad6:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8ad8:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8adc:	4620      	mov	r0, r4
    8ade:	f005 f8df 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8ae2:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8ae4:	4640      	mov	r0, r8
    8ae6:	f005 f8e1 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8aea:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8aee:	4630      	mov	r0, r6
    8af0:	f005 f8e2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8af4:	280c      	cmp	r0, #12
    8af6:	d9bb      	bls.n	8a70 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    8af8:	f106 000c 	add.w	r0, r6, #12
    8afc:	f005 f8dc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8b00:	e7b7      	b.n	8a72 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b02:	2200      	movs	r2, #0
    8b04:	e7bd      	b.n	8a82 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    8b06:	462a      	mov	r2, r5
    8b08:	490e      	ldr	r1, [pc, #56]	; (8b44 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    8b0a:	f8db 000c 	ldr.w	r0, [fp, #12]
    8b0e:	f006 ffdf 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8b12:	2001      	movs	r0, #1
}
    8b14:	b007      	add	sp, #28
    8b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    8b1a:	9b05      	ldr	r3, [sp, #20]
    8b1c:	9a03      	ldr	r2, [sp, #12]
    8b1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8b22:	9902      	ldr	r1, [sp, #8]
    8b24:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8b26:	1c53      	adds	r3, r2, #1
    8b28:	9303      	str	r3, [sp, #12]
    8b2a:	e72a      	b.n	8982 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    8b2c:	2000      	movs	r0, #0
    8b2e:	e7f1      	b.n	8b14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8b30:	000556fc 	.word	0x000556fc
    8b34:	0005584c 	.word	0x0005584c
    8b38:	000557c8 	.word	0x000557c8
    8b3c:	00056eb0 	.word	0x00056eb0
    8b40:	000559e4 	.word	0x000559e4
    8b44:	00056ef8 	.word	0x00056ef8

00008b48 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b4c:	b093      	sub	sp, #76	; 0x4c
    8b4e:	4606      	mov	r6, r0
    8b50:	460f      	mov	r7, r1
    8b52:	4690      	mov	r8, r2
    8b54:	4699      	mov	r9, r3
    8b56:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    8b5a:	4608      	mov	r0, r1
    8b5c:	f005 f8a6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b60:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b62:	4620      	mov	r0, r4
    8b64:	f005 f8a8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b68:	2808      	cmp	r0, #8
    8b6a:	d948      	bls.n	8bfe <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    8b6c:	f104 0008 	add.w	r0, r4, #8
    8b70:	f005 f8a2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8b74:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b76:	2800      	cmp	r0, #0
    8b78:	d043      	beq.n	8c02 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    8b7a:	4620      	mov	r0, r4
    8b7c:	f005 f890 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b80:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8b82:	6820      	ldr	r0, [r4, #0]
    8b84:	f005 f88b 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8b88:	4582      	cmp	sl, r0
    8b8a:	d23c      	bcs.n	8c06 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8b8c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8b8e:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8b92:	4620      	mov	r0, r4
    8b94:	f005 f884 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b98:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8b9a:	4620      	mov	r0, r4
    8b9c:	f005 f886 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8ba0:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8ba2:	4628      	mov	r0, r5
    8ba4:	f005 f888 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ba8:	2804      	cmp	r0, #4
    8baa:	d933      	bls.n	8c14 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    8bac:	1d28      	adds	r0, r5, #4
    8bae:	f005 f883 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8bb2:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bb4:	b380      	cbz	r0, 8c18 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    8bb6:	4628      	mov	r0, r5
    8bb8:	f005 f872 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8bbc:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8bbe:	6828      	ldr	r0, [r5, #0]
    8bc0:	f005 f86d 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    8bc4:	6973      	ldr	r3, [r6, #20]
    8bc6:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    8bc8:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    8bcc:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    8bd0:	6870      	ldr	r0, [r6, #4]
    8bd2:	6803      	ldr	r3, [r0, #0]
    8bd4:	691b      	ldr	r3, [r3, #16]
    8bd6:	2204      	movs	r2, #4
    8bd8:	4651      	mov	r1, sl
    8bda:	4798      	blx	r3
  if (allocation_info == nullptr) {
    8bdc:	4683      	mov	fp, r0
    8bde:	b1e8      	cbz	r0, 8c1c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    8be0:	4620      	mov	r0, r4
    8be2:	f005 f863 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8be6:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8bea:	4650      	mov	r0, sl
    8bec:	f005 f864 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8bf0:	2804      	cmp	r0, #4
    8bf2:	d91a      	bls.n	8c2a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    8bf4:	f10a 0004 	add.w	r0, sl, #4
    8bf8:	f005 f85e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8bfc:	e016      	b.n	8c2c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    8bfe:	2000      	movs	r0, #0
    8c00:	e7b8      	b.n	8b74 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c02:	2400      	movs	r4, #0
    8c04:	e7bd      	b.n	8b82 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8c06:	4b55      	ldr	r3, [pc, #340]	; (8d5c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    8c08:	4a55      	ldr	r2, [pc, #340]	; (8d60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    8c0a:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c0e:	4855      	ldr	r0, [pc, #340]	; (8d64 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    8c10:	f003 fddc 	bl	c7cc <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c14:	2000      	movs	r0, #0
    8c16:	e7cc      	b.n	8bb2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c18:	2500      	movs	r5, #0
    8c1a:	e7d0      	b.n	8bbe <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    8c1c:	4652      	mov	r2, sl
    8c1e:	4952      	ldr	r1, [pc, #328]	; (8d68 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    8c20:	68f0      	ldr	r0, [r6, #12]
    8c22:	f006 ff55 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    8c26:	2701      	movs	r7, #1
    8c28:	e01b      	b.n	8c62 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c2a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8c2c:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c30:	b1d8      	cbz	r0, 8c6a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    8c32:	4650      	mov	r0, sl
    8c34:	f005 f834 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c38:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8c3a:	f8da 0000 	ldr.w	r0, [sl]
    8c3e:	f005 f82e 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    8c42:	6972      	ldr	r2, [r6, #20]
    8c44:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    8c46:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    8c4a:	900f      	str	r0, [sp, #60]	; 0x3c
    8c4c:	9210      	str	r2, [sp, #64]	; 0x40
    8c4e:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    8c50:	2300      	movs	r3, #0
    8c52:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    8c54:	aa0d      	add	r2, sp, #52	; 0x34
    8c56:	4639      	mov	r1, r7
    8c58:	a80e      	add	r0, sp, #56	; 0x38
    8c5a:	f7ff f813 	bl	7c84 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    8c5e:	4607      	mov	r7, r0
    8c60:	b130      	cbz	r0, 8c70 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    8c62:	4638      	mov	r0, r7
    8c64:	b013      	add	sp, #76	; 0x4c
    8c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c6a:	f04f 0a00 	mov.w	sl, #0
    8c6e:	e7e4      	b.n	8c3a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    8c70:	4643      	mov	r3, r8
    8c72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8c74:	4621      	mov	r1, r4
    8c76:	a80e      	add	r0, sp, #56	; 0x38
    8c78:	f7ff f9de 	bl	8038 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    8c7c:	4607      	mov	r7, r0
    8c7e:	2800      	cmp	r0, #0
    8c80:	d1ef      	bne.n	8c62 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    8c82:	4630      	mov	r0, r6
    8c84:	f006 fd08 	bl	f698 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    8c88:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    8c8a:	464a      	mov	r2, r9
    8c8c:	a80e      	add	r0, sp, #56	; 0x38
    8c8e:	f006 fc12 	bl	f4b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    8c92:	4607      	mov	r7, r0
    8c94:	2800      	cmp	r0, #0
    8c96:	d1e4      	bne.n	8c62 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8c98:	2110      	movs	r1, #16
    8c9a:	6870      	ldr	r0, [r6, #4]
    8c9c:	f006 f98f 	bl	efbe <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8ca0:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    8ca2:	6870      	ldr	r0, [r6, #4]
    8ca4:	6803      	ldr	r3, [r0, #0]
    8ca6:	691b      	ldr	r3, [r3, #16]
    8ca8:	2210      	movs	r2, #16
    8caa:	4621      	mov	r1, r4
    8cac:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8cae:	4601      	mov	r1, r0
    8cb0:	2800      	cmp	r0, #0
    8cb2:	d036      	beq.n	8d22 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8cb4:	4622      	mov	r2, r4
    8cb6:	a802      	add	r0, sp, #8
    8cb8:	f000 f882 	bl	8dc0 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    8cbc:	462b      	mov	r3, r5
    8cbe:	465a      	mov	r2, fp
    8cc0:	a902      	add	r1, sp, #8
    8cc2:	68f0      	ldr	r0, [r6, #12]
    8cc4:	f006 fc7e 	bl	f5c4 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    8cc8:	4607      	mov	r7, r0
    8cca:	2800      	cmp	r0, #0
    8ccc:	d141      	bne.n	8d52 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    8cce:	6870      	ldr	r0, [r6, #4]
    8cd0:	6803      	ldr	r3, [r0, #0]
    8cd2:	695b      	ldr	r3, [r3, #20]
    8cd4:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    8cd6:	2110      	movs	r1, #16
    8cd8:	6870      	ldr	r0, [r6, #4]
    8cda:	f006 f970 	bl	efbe <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    8cde:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    8ce0:	a802      	add	r0, sp, #8
    8ce2:	f006 fe71 	bl	f9c8 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8ce6:	42a0      	cmp	r0, r4
    8ce8:	d828      	bhi.n	8d3c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    8cea:	68f4      	ldr	r4, [r6, #12]
    8cec:	6870      	ldr	r0, [r6, #4]
    8cee:	f006 f964 	bl	efba <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    8cf2:	4602      	mov	r2, r0
    8cf4:	9500      	str	r5, [sp, #0]
    8cf6:	465b      	mov	r3, fp
    8cf8:	a902      	add	r1, sp, #8
    8cfa:	4620      	mov	r0, r4
    8cfc:	f006 fbff 	bl	f4fe <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    8d00:	4607      	mov	r7, r0
    8d02:	bb30      	cbnz	r0, 8d52 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    8d04:	a802      	add	r0, sp, #8
    8d06:	f006 fe5f 	bl	f9c8 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    8d0a:	69b3      	ldr	r3, [r6, #24]
    8d0c:	4283      	cmp	r3, r0
    8d0e:	d200      	bcs.n	8d12 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    8d10:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    8d12:	6870      	ldr	r0, [r6, #4]
    8d14:	6803      	ldr	r3, [r0, #0]
    8d16:	689b      	ldr	r3, [r3, #8]
    8d18:	2210      	movs	r2, #16
    8d1a:	69b1      	ldr	r1, [r6, #24]
    8d1c:	4798      	blx	r3
    8d1e:	4607      	mov	r7, r0
    8d20:	e017      	b.n	8d52 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    8d22:	68f0      	ldr	r0, [r6, #12]
    8d24:	4b11      	ldr	r3, [pc, #68]	; (8d6c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    8d26:	9301      	str	r3, [sp, #4]
    8d28:	f240 33d2 	movw	r3, #978	; 0x3d2
    8d2c:	9300      	str	r3, [sp, #0]
    8d2e:	4b10      	ldr	r3, [pc, #64]	; (8d70 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    8d30:	4a10      	ldr	r2, [pc, #64]	; (8d74 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    8d32:	4601      	mov	r1, r0
    8d34:	f006 fedb 	bl	faee <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    8d38:	2701      	movs	r7, #1
    8d3a:	e792      	b.n	8c62 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    8d3c:	68f5      	ldr	r5, [r6, #12]
    8d3e:	a802      	add	r0, sp, #8
    8d40:	f006 fe42 	bl	f9c8 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    8d44:	4602      	mov	r2, r0
    8d46:	4623      	mov	r3, r4
    8d48:	490b      	ldr	r1, [pc, #44]	; (8d78 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    8d4a:	4628      	mov	r0, r5
    8d4c:	f006 fec0 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8d50:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    8d52:	a802      	add	r0, sp, #8
    8d54:	f006 fce5 	bl	f722 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    8d58:	e783      	b.n	8c62 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    8d5a:	bf00      	nop
    8d5c:	000556fc 	.word	0x000556fc
    8d60:	0005584c 	.word	0x0005584c
    8d64:	000557c8 	.word	0x000557c8
    8d68:	00056f18 	.word	0x00056f18
    8d6c:	00056fc4 	.word	0x00056fc4
    8d70:	00056f5c 	.word	0x00056f5c
    8d74:	00056fac 	.word	0x00056fac
    8d78:	00056fe0 	.word	0x00056fe0

00008d7c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    8d7c:	b538      	push	{r3, r4, r5, lr}
    8d7e:	4604      	mov	r4, r0
    8d80:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    8d82:	68a5      	ldr	r5, [r4, #8]
    8d84:	6861      	ldr	r1, [r4, #4]
    8d86:	428d      	cmp	r5, r1
    8d88:	da12      	bge.n	8db0 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    8d8a:	68e1      	ldr	r1, [r4, #12]
    8d8c:	0128      	lsls	r0, r5, #4
    8d8e:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    8d92:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    8d94:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    8d96:	9b04      	ldr	r3, [sp, #16]
    8d98:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    8d9a:	f04f 33ff 	mov.w	r3, #4294967295
    8d9e:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    8da0:	68a3      	ldr	r3, [r4, #8]
    8da2:	3301      	adds	r3, #1
    8da4:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    8da6:	2301      	movs	r3, #1
    8da8:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    8dac:	2000      	movs	r0, #0
}
    8dae:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    8db0:	460a      	mov	r2, r1
    8db2:	4902      	ldr	r1, [pc, #8]	; (8dbc <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    8db4:	f006 fe8c 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8db8:	2001      	movs	r0, #1
    8dba:	e7f8      	b.n	8dae <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    8dbc:	000570a0 	.word	0x000570a0

00008dc0 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    8dc0:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    8dc2:	4c0f      	ldr	r4, [pc, #60]	; (8e00 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    8dc4:	6004      	str	r4, [r0, #0]
    8dc6:	2400      	movs	r4, #0
    8dc8:	6084      	str	r4, [r0, #8]
    8dca:	2401      	movs	r4, #1
    8dcc:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    8dd0:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    8dd4:	fba4 4202 	umull	r4, r2, r4, r2
    8dd8:	0952      	lsrs	r2, r2, #5
    8dda:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    8ddc:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    8dde:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    8de2:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    8de4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    8de8:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    8dea:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    8dee:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    8df0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    8df4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    8df8:	6241      	str	r1, [r0, #36]	; 0x24
}
    8dfa:	bc10      	pop	{r4}
    8dfc:	4770      	bx	lr
    8dfe:	bf00      	nop
    8e00:	000570f4 	.word	0x000570f4

00008e04 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    8e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e06:	4605      	mov	r5, r0
    8e08:	460f      	mov	r7, r1
    8e0a:	4614      	mov	r4, r2
    8e0c:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    8e0e:	f006 fd00 	bl	f812 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    8e12:	2c00      	cmp	r4, #0
    8e14:	db08      	blt.n	8e28 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    8e16:	68ab      	ldr	r3, [r5, #8]
    8e18:	42a3      	cmp	r3, r4
    8e1a:	dd05      	ble.n	8e28 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    8e1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8e1e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    8e22:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    8e24:	2000      	movs	r0, #0
}
    8e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    8e28:	68ab      	ldr	r3, [r5, #8]
    8e2a:	4622      	mov	r2, r4
    8e2c:	4902      	ldr	r1, [pc, #8]	; (8e38 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    8e2e:	4638      	mov	r0, r7
    8e30:	f006 fe4e 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    8e34:	2001      	movs	r0, #1
    8e36:	e7f6      	b.n	8e26 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    8e38:	000570c0 	.word	0x000570c0

00008e3c <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    8e3c:	2810      	cmp	r0, #16
    8e3e:	d82a      	bhi.n	8e96 <TfLiteTypeGetName+0x5a>
    8e40:	e8df f000 	tbb	[pc, r0]
    8e44:	110d2b09 	.word	0x110d2b09
    8e48:	0b191f15 	.word	0x0b191f15
    8e4c:	2321131b 	.word	0x2321131b
    8e50:	2725171d 	.word	0x2725171d
    8e54:	0f          	.byte	0x0f
    8e55:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    8e56:	4812      	ldr	r0, [pc, #72]	; (8ea0 <TfLiteTypeGetName+0x64>)
    8e58:	4770      	bx	lr
      return "INT16";
    8e5a:	4812      	ldr	r0, [pc, #72]	; (8ea4 <TfLiteTypeGetName+0x68>)
    8e5c:	4770      	bx	lr
      return "INT32";
    8e5e:	4812      	ldr	r0, [pc, #72]	; (8ea8 <TfLiteTypeGetName+0x6c>)
    8e60:	4770      	bx	lr
      return "UINT32";
    8e62:	4812      	ldr	r0, [pc, #72]	; (8eac <TfLiteTypeGetName+0x70>)
    8e64:	4770      	bx	lr
      return "UINT8";
    8e66:	4812      	ldr	r0, [pc, #72]	; (8eb0 <TfLiteTypeGetName+0x74>)
    8e68:	4770      	bx	lr
      return "INT8";
    8e6a:	4812      	ldr	r0, [pc, #72]	; (8eb4 <TfLiteTypeGetName+0x78>)
    8e6c:	4770      	bx	lr
      return "INT64";
    8e6e:	4812      	ldr	r0, [pc, #72]	; (8eb8 <TfLiteTypeGetName+0x7c>)
    8e70:	4770      	bx	lr
      return "UINT64";
    8e72:	4812      	ldr	r0, [pc, #72]	; (8ebc <TfLiteTypeGetName+0x80>)
    8e74:	4770      	bx	lr
      return "BOOL";
    8e76:	4812      	ldr	r0, [pc, #72]	; (8ec0 <TfLiteTypeGetName+0x84>)
    8e78:	4770      	bx	lr
      return "COMPLEX64";
    8e7a:	4812      	ldr	r0, [pc, #72]	; (8ec4 <TfLiteTypeGetName+0x88>)
    8e7c:	4770      	bx	lr
      return "COMPLEX128";
    8e7e:	4812      	ldr	r0, [pc, #72]	; (8ec8 <TfLiteTypeGetName+0x8c>)
    8e80:	4770      	bx	lr
      return "STRING";
    8e82:	4812      	ldr	r0, [pc, #72]	; (8ecc <TfLiteTypeGetName+0x90>)
    8e84:	4770      	bx	lr
      return "FLOAT16";
    8e86:	4812      	ldr	r0, [pc, #72]	; (8ed0 <TfLiteTypeGetName+0x94>)
    8e88:	4770      	bx	lr
      return "FLOAT64";
    8e8a:	4812      	ldr	r0, [pc, #72]	; (8ed4 <TfLiteTypeGetName+0x98>)
    8e8c:	4770      	bx	lr
      return "RESOURCE";
    8e8e:	4812      	ldr	r0, [pc, #72]	; (8ed8 <TfLiteTypeGetName+0x9c>)
    8e90:	4770      	bx	lr
      return "VARIANT";
    8e92:	4812      	ldr	r0, [pc, #72]	; (8edc <TfLiteTypeGetName+0xa0>)
    8e94:	4770      	bx	lr
  }
  return "Unknown type";
    8e96:	4812      	ldr	r0, [pc, #72]	; (8ee0 <TfLiteTypeGetName+0xa4>)
    8e98:	4770      	bx	lr
      return "FLOAT32";
    8e9a:	4812      	ldr	r0, [pc, #72]	; (8ee4 <TfLiteTypeGetName+0xa8>)
}
    8e9c:	4770      	bx	lr
    8e9e:	bf00      	nop
    8ea0:	000571a8 	.word	0x000571a8
    8ea4:	00057124 	.word	0x00057124
    8ea8:	0005712c 	.word	0x0005712c
    8eac:	00057134 	.word	0x00057134
    8eb0:	0005713c 	.word	0x0005713c
    8eb4:	00057144 	.word	0x00057144
    8eb8:	0005714c 	.word	0x0005714c
    8ebc:	00057154 	.word	0x00057154
    8ec0:	0005715c 	.word	0x0005715c
    8ec4:	00057164 	.word	0x00057164
    8ec8:	00057170 	.word	0x00057170
    8ecc:	0005717c 	.word	0x0005717c
    8ed0:	00057184 	.word	0x00057184
    8ed4:	0005718c 	.word	0x0005718c
    8ed8:	00057194 	.word	0x00057194
    8edc:	000571a0 	.word	0x000571a0
    8ee0:	0005710c 	.word	0x0005710c
    8ee4:	0005711c 	.word	0x0005711c

00008ee8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
    8ee8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    8eec:	4606      	mov	r6, r0
    8eee:	460f      	mov	r7, r1
    8ef0:	4615      	mov	r5, r2
    8ef2:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    8ef4:	2200      	movs	r2, #0
    8ef6:	2300      	movs	r3, #0
    8ef8:	f7f7 fd52 	bl	9a0 <__aeabi_dcmpeq>
    8efc:	b120      	cbz	r0, 8f08 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    8efe:	2300      	movs	r3, #0
    8f00:	602b      	str	r3, [r5, #0]
    *shift = 0;
    8f02:	6023      	str	r3, [r4, #0]
  if (*shift < -31) {
    *shift = 0;
    q_fixed = 0;
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
    8f04:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    8f08:	4622      	mov	r2, r4
    8f0a:	4630      	mov	r0, r6
    8f0c:	4639      	mov	r1, r7
    8f0e:	f003 fbb9 	bl	c684 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    8f12:	2200      	movs	r2, #0
    8f14:	4b1a      	ldr	r3, [pc, #104]	; (8f80 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    8f16:	f7f7 fadb 	bl	4d0 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    8f1a:	f003 fbeb 	bl	c6f4 <round>
    8f1e:	f7f8 f8fb 	bl	1118 <__aeabi_d2lz>
    8f22:	4606      	mov	r6, r0
    8f24:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8f26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    8f2a:	2300      	movs	r3, #0
    8f2c:	4282      	cmp	r2, r0
    8f2e:	418b      	sbcs	r3, r1
    8f30:	db12      	blt.n	8f58 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    8f32:	2900      	cmp	r1, #0
    8f34:	bf08      	it	eq
    8f36:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    8f3a:	d00f      	beq.n	8f5c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8f3c:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    8f40:	f177 0300 	sbcs.w	r3, r7, #0
    8f44:	da19      	bge.n	8f7a <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    8f46:	6823      	ldr	r3, [r4, #0]
    8f48:	f113 0f1f 	cmn.w	r3, #31
    8f4c:	da02      	bge.n	8f54 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    8f4e:	2300      	movs	r3, #0
    8f50:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    8f52:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    8f54:	602e      	str	r6, [r5, #0]
    8f56:	e7d5      	b.n	8f04 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    8f58:	f007 f966 	bl	10228 <abort>
    q_fixed /= 2;
    8f5c:	0fc9      	lsrs	r1, r1, #31
    8f5e:	eb16 0b01 	adds.w	fp, r6, r1
    8f62:	f147 0c00 	adc.w	ip, r7, #0
    8f66:	ea4f 025b 	mov.w	r2, fp, lsr #1
    8f6a:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    8f6e:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    8f72:	6823      	ldr	r3, [r4, #0]
    8f74:	3301      	adds	r3, #1
    8f76:	6023      	str	r3, [r4, #0]
    8f78:	e7e0      	b.n	8f3c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    8f7a:	f007 f955 	bl	10228 <abort>
    8f7e:	bf00      	nop
    8f80:	41e00000 	.word	0x41e00000

00008f84 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    8f84:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f86:	b087      	sub	sp, #28
    8f88:	4605      	mov	r5, r0
    8f8a:	460c      	mov	r4, r1
    8f8c:	9203      	str	r2, [sp, #12]
    8f8e:	9302      	str	r3, [sp, #8]
    8f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    8f92:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    8f94:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    8f96:	2901      	cmp	r1, #1
    8f98:	d00e      	beq.n	8fb8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    8f9a:	2903      	cmp	r1, #3
    8f9c:	d042      	beq.n	9024 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    8f9e:	2902      	cmp	r1, #2
    8fa0:	f000 80a7 	beq.w	90f2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    8fa4:	9b03      	ldr	r3, [sp, #12]
    8fa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8fa8:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    8faa:	9b02      	ldr	r3, [sp, #8]
    8fac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8fae:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    8fb0:	2400      	movs	r4, #0
}
    8fb2:	4620      	mov	r0, r4
    8fb4:	b007      	add	sp, #28
    8fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    8fb8:	4631      	mov	r1, r6
    8fba:	2000      	movs	r0, #0
    8fbc:	f7f7 ff5c 	bl	e78 <__aeabi_fdiv>
    8fc0:	f7f7 fa2e 	bl	420 <__aeabi_f2d>
    8fc4:	f003 fb96 	bl	c6f4 <round>
    8fc8:	f7f7 fd44 	bl	a54 <__aeabi_d2f>
    8fcc:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    8fce:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    8fd2:	f7f8 f84f 	bl	1074 <__aeabi_fcmpge>
    8fd6:	b160      	cbz	r0, 8ff2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    8fd8:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    8fdc:	4630      	mov	r0, r6
    8fde:	f7f8 f83f 	bl	1060 <__aeabi_fcmple>
    8fe2:	b130      	cbz	r0, 8ff2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    8fe4:	4630      	mov	r0, r6
    8fe6:	f7f8 f859 	bl	109c <__aeabi_f2iz>
    8fea:	4407      	add	r7, r0
    8fec:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    8fee:	2400      	movs	r4, #0
    8ff0:	e008      	b.n	9004 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    8ff2:	696e      	ldr	r6, [r5, #20]
    8ff4:	4b73      	ldr	r3, [pc, #460]	; (91c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    8ff6:	9300      	str	r3, [sp, #0]
    8ff8:	f240 1359 	movw	r3, #345	; 0x159
    8ffc:	4a72      	ldr	r2, [pc, #456]	; (91c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    8ffe:	4973      	ldr	r1, [pc, #460]	; (91cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9000:	4628      	mov	r0, r5
    9002:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    9004:	2c00      	cmp	r4, #0
    9006:	d1d4      	bne.n	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    9008:	9a05      	ldr	r2, [sp, #20]
    900a:	9b03      	ldr	r3, [sp, #12]
    900c:	429a      	cmp	r2, r3
    900e:	dc07      	bgt.n	9020 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    9010:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9012:	681b      	ldr	r3, [r3, #0]
    9014:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9016:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    9018:	9b02      	ldr	r3, [sp, #8]
    901a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    901c:	6013      	str	r3, [r2, #0]
    901e:	e7c8      	b.n	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    9020:	ab05      	add	r3, sp, #20
    9022:	e7f6      	b.n	9012 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    9024:	4631      	mov	r1, r6
    9026:	2000      	movs	r0, #0
    9028:	f7f7 ff26 	bl	e78 <__aeabi_fdiv>
    902c:	f7f7 f9f8 	bl	420 <__aeabi_f2d>
    9030:	f003 fb60 	bl	c6f4 <round>
    9034:	f7f7 fd0e 	bl	a54 <__aeabi_d2f>
    9038:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    903a:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    903e:	f7f8 f819 	bl	1074 <__aeabi_fcmpge>
    9042:	b160      	cbz	r0, 905e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    9044:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9048:	4620      	mov	r0, r4
    904a:	f7f8 f809 	bl	1060 <__aeabi_fcmple>
    904e:	b130      	cbz	r0, 905e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    9050:	4620      	mov	r0, r4
    9052:	f7f8 f823 	bl	109c <__aeabi_f2iz>
    9056:	4438      	add	r0, r7
    9058:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    905a:	2400      	movs	r4, #0
    905c:	e009      	b.n	9072 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    905e:	696c      	ldr	r4, [r5, #20]
    9060:	4b58      	ldr	r3, [pc, #352]	; (91c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9062:	9300      	str	r3, [sp, #0]
    9064:	f240 1359 	movw	r3, #345	; 0x159
    9068:	4a57      	ldr	r2, [pc, #348]	; (91c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    906a:	4958      	ldr	r1, [pc, #352]	; (91cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    906c:	4628      	mov	r0, r5
    906e:	47a0      	blx	r4
    9070:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9072:	2c00      	cmp	r4, #0
    9074:	d19d      	bne.n	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9076:	9a03      	ldr	r2, [sp, #12]
    9078:	9b05      	ldr	r3, [sp, #20]
    907a:	429a      	cmp	r2, r3
    907c:	db1f      	blt.n	90be <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    907e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9080:	681b      	ldr	r3, [r3, #0]
    9082:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9084:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9086:	4631      	mov	r1, r6
    9088:	4851      	ldr	r0, [pc, #324]	; (91d0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    908a:	f7f7 fef5 	bl	e78 <__aeabi_fdiv>
    908e:	f7f7 f9c7 	bl	420 <__aeabi_f2d>
    9092:	f003 fb2f 	bl	c6f4 <round>
    9096:	f7f7 fcdd 	bl	a54 <__aeabi_d2f>
    909a:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    909c:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    90a0:	f7f7 ffe8 	bl	1074 <__aeabi_fcmpge>
    90a4:	b168      	cbz	r0, 90c2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    90a6:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    90aa:	4630      	mov	r0, r6
    90ac:	f7f7 ffd8 	bl	1060 <__aeabi_fcmple>
    90b0:	b138      	cbz	r0, 90c2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    90b2:	4630      	mov	r0, r6
    90b4:	f7f7 fff2 	bl	109c <__aeabi_f2iz>
    90b8:	4407      	add	r7, r0
    90ba:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    90bc:	e00b      	b.n	90d6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    90be:	ab05      	add	r3, sp, #20
    90c0:	e7de      	b.n	9080 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    90c2:	696c      	ldr	r4, [r5, #20]
    90c4:	4b3f      	ldr	r3, [pc, #252]	; (91c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    90c6:	9300      	str	r3, [sp, #0]
    90c8:	f240 1359 	movw	r3, #345	; 0x159
    90cc:	4a3e      	ldr	r2, [pc, #248]	; (91c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    90ce:	493f      	ldr	r1, [pc, #252]	; (91cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    90d0:	4628      	mov	r0, r5
    90d2:	47a0      	blx	r4
    90d4:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    90d6:	2c00      	cmp	r4, #0
    90d8:	f47f af6b 	bne.w	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    90dc:	9a05      	ldr	r2, [sp, #20]
    90de:	9b02      	ldr	r3, [sp, #8]
    90e0:	429a      	cmp	r2, r3
    90e2:	db04      	blt.n	90ee <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    90e4:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    90e6:	681b      	ldr	r3, [r3, #0]
    90e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    90ea:	6013      	str	r3, [r2, #0]
    90ec:	e761      	b.n	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    90ee:	ab05      	add	r3, sp, #20
    90f0:	e7f9      	b.n	90e6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    90f2:	4631      	mov	r1, r6
    90f4:	4837      	ldr	r0, [pc, #220]	; (91d4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    90f6:	f7f7 febf 	bl	e78 <__aeabi_fdiv>
    90fa:	f7f7 f991 	bl	420 <__aeabi_f2d>
    90fe:	f003 faf9 	bl	c6f4 <round>
    9102:	f7f7 fca7 	bl	a54 <__aeabi_d2f>
    9106:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9108:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    910c:	f7f7 ffb2 	bl	1074 <__aeabi_fcmpge>
    9110:	b160      	cbz	r0, 912c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    9112:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9116:	4620      	mov	r0, r4
    9118:	f7f7 ffa2 	bl	1060 <__aeabi_fcmple>
    911c:	b130      	cbz	r0, 912c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    911e:	4620      	mov	r0, r4
    9120:	f7f7 ffbc 	bl	109c <__aeabi_f2iz>
    9124:	4438      	add	r0, r7
    9126:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    9128:	2400      	movs	r4, #0
    912a:	e009      	b.n	9140 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    912c:	696c      	ldr	r4, [r5, #20]
    912e:	4b25      	ldr	r3, [pc, #148]	; (91c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9130:	9300      	str	r3, [sp, #0]
    9132:	f240 1359 	movw	r3, #345	; 0x159
    9136:	4a24      	ldr	r2, [pc, #144]	; (91c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9138:	4924      	ldr	r1, [pc, #144]	; (91cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    913a:	4628      	mov	r0, r5
    913c:	47a0      	blx	r4
    913e:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9140:	2c00      	cmp	r4, #0
    9142:	f47f af36 	bne.w	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9146:	9a03      	ldr	r2, [sp, #12]
    9148:	9b05      	ldr	r3, [sp, #20]
    914a:	429a      	cmp	r2, r3
    914c:	db20      	blt.n	9190 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    914e:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    9150:	681b      	ldr	r3, [r3, #0]
    9152:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9154:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    9156:	4631      	mov	r1, r6
    9158:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    915c:	f7f7 fe8c 	bl	e78 <__aeabi_fdiv>
    9160:	f7f7 f95e 	bl	420 <__aeabi_f2d>
    9164:	f003 fac6 	bl	c6f4 <round>
    9168:	f7f7 fc74 	bl	a54 <__aeabi_d2f>
    916c:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    916e:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    9172:	f7f7 ff7f 	bl	1074 <__aeabi_fcmpge>
    9176:	b168      	cbz	r0, 9194 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    9178:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    917c:	4630      	mov	r0, r6
    917e:	f7f7 ff6f 	bl	1060 <__aeabi_fcmple>
    9182:	b138      	cbz	r0, 9194 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    9184:	4630      	mov	r0, r6
    9186:	f7f7 ff89 	bl	109c <__aeabi_f2iz>
    918a:	4407      	add	r7, r0
    918c:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    918e:	e00b      	b.n	91a8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    9190:	ab05      	add	r3, sp, #20
    9192:	e7dd      	b.n	9150 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9194:	696c      	ldr	r4, [r5, #20]
    9196:	4b0b      	ldr	r3, [pc, #44]	; (91c4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9198:	9300      	str	r3, [sp, #0]
    919a:	f240 1359 	movw	r3, #345	; 0x159
    919e:	4a0a      	ldr	r2, [pc, #40]	; (91c8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    91a0:	490a      	ldr	r1, [pc, #40]	; (91cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    91a2:	4628      	mov	r0, r5
    91a4:	47a0      	blx	r4
    91a6:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    91a8:	2c00      	cmp	r4, #0
    91aa:	f47f af02 	bne.w	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    91ae:	9a05      	ldr	r2, [sp, #20]
    91b0:	9b02      	ldr	r3, [sp, #8]
    91b2:	429a      	cmp	r2, r3
    91b4:	db04      	blt.n	91c0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    91b6:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    91b8:	681b      	ldr	r3, [r3, #0]
    91ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    91bc:	6013      	str	r3, [r2, #0]
    91be:	e6f8      	b.n	8fb2 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    91c0:	ab05      	add	r3, sp, #20
    91c2:	e7f9      	b.n	91b8 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    91c4:	000571fc 	.word	0x000571fc
    91c8:	000571b0 	.word	0x000571b0
    91cc:	00056fac 	.word	0x00056fac
    91d0:	40c00000 	.word	0x40c00000
    91d4:	bf800000 	.word	0xbf800000

000091d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    91d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    91dc:	b082      	sub	sp, #8
    91de:	4680      	mov	r8, r0
    91e0:	4608      	mov	r0, r1
    91e2:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    91e4:	68d1      	ldr	r1, [r2, #12]
    91e6:	68c0      	ldr	r0, [r0, #12]
    91e8:	f7f7 fd92 	bl	d10 <__aeabi_fmul>
    91ec:	4604      	mov	r4, r0
  const double input_product_scale =
    91ee:	f7f7 f917 	bl	420 <__aeabi_f2d>
    91f2:	4606      	mov	r6, r0
    91f4:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    91f6:	2100      	movs	r1, #0
    91f8:	4620      	mov	r0, r4
    91fa:	f7f7 ff3b 	bl	1074 <__aeabi_fcmpge>
    91fe:	b178      	cbz	r0, 9220 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    9200:	68e8      	ldr	r0, [r5, #12]
    9202:	f7f7 f90d 	bl	420 <__aeabi_f2d>
    9206:	4602      	mov	r2, r0
    9208:	460b      	mov	r3, r1
    920a:	4630      	mov	r0, r6
    920c:	4639      	mov	r1, r7
    920e:	f7f7 fa89 	bl	724 <__aeabi_ddiv>
    9212:	9b08      	ldr	r3, [sp, #32]
    9214:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    9218:	2000      	movs	r0, #0
}
    921a:	b002      	add	sp, #8
    921c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    9220:	f8d8 4014 	ldr.w	r4, [r8, #20]
    9224:	4b04      	ldr	r3, [pc, #16]	; (9238 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    9226:	9300      	str	r3, [sp, #0]
    9228:	f240 134b 	movw	r3, #331	; 0x14b
    922c:	4a03      	ldr	r2, [pc, #12]	; (923c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    922e:	4904      	ldr	r1, [pc, #16]	; (9240 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    9230:	4640      	mov	r0, r8
    9232:	47a0      	blx	r4
    9234:	2001      	movs	r0, #1
    9236:	e7f0      	b.n	921a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    9238:	00057224 	.word	0x00057224
    923c:	000571b0 	.word	0x000571b0
    9240:	00056fac 	.word	0x00056fac

00009244 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    9244:	b570      	push	{r4, r5, r6, lr}
    9246:	b084      	sub	sp, #16
    9248:	4614      	mov	r4, r2
    924a:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    924c:	7813      	ldrb	r3, [r2, #0]
    924e:	2b03      	cmp	r3, #3
    9250:	d00d      	beq.n	926e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    9252:	2b09      	cmp	r3, #9
    9254:	d00e      	beq.n	9274 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    9256:	2b07      	cmp	r3, #7
    9258:	d017      	beq.n	928a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    925a:	6944      	ldr	r4, [r0, #20]
    925c:	4b0d      	ldr	r3, [pc, #52]	; (9294 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    925e:	9300      	str	r3, [sp, #0]
    9260:	f240 1391 	movw	r3, #401	; 0x191
    9264:	4a0c      	ldr	r2, [pc, #48]	; (9298 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    9266:	490d      	ldr	r1, [pc, #52]	; (929c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    9268:	47a0      	blx	r4
    926a:	2001      	movs	r0, #1
    926c:	e00b      	b.n	9286 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    926e:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    9270:	2200      	movs	r2, #0
    9272:	e002      	b.n	927a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    9274:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    9276:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    927a:	9e08      	ldr	r6, [sp, #32]
    927c:	9602      	str	r6, [sp, #8]
    927e:	9501      	str	r5, [sp, #4]
    9280:	9400      	str	r4, [sp, #0]
    9282:	f7ff fe7f 	bl	8f84 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    9286:	b004      	add	sp, #16
    9288:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    928a:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    928e:	4a04      	ldr	r2, [pc, #16]	; (92a0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    9290:	e7f3      	b.n	927a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    9292:	bf00      	nop
    9294:	00057264 	.word	0x00057264
    9298:	000571b0 	.word	0x000571b0
    929c:	00056fac 	.word	0x00056fac
    92a0:	ffff8000 	.word	0xffff8000

000092a4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    92a4:	b508      	push	{r3, lr}
    92a6:	4613      	mov	r3, r2
  switch (tensor_type) {
    92a8:	280f      	cmp	r0, #15
    92aa:	d848      	bhi.n	933e <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    92ac:	e8df f000 	tbb	[pc, r0]
    92b0:	1f17080c 	.word	0x1f17080c
    92b4:	13332f27 	.word	0x13332f27
    92b8:	3b0f2337 	.word	0x3b0f2337
    92bc:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    92c0:	230a      	movs	r3, #10
    92c2:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92c4:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    92c6:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    92c8:	2301      	movs	r3, #1
    92ca:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92cc:	e7fb      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    92ce:	230b      	movs	r3, #11
    92d0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92d2:	2000      	movs	r0, #0
    92d4:	e7f7      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    92d6:	2307      	movs	r3, #7
    92d8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92da:	2000      	movs	r0, #0
    92dc:	e7f3      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    92de:	2302      	movs	r3, #2
    92e0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92e2:	2000      	movs	r0, #0
    92e4:	e7ef      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    92e6:	2310      	movs	r3, #16
    92e8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92ea:	2000      	movs	r0, #0
    92ec:	e7eb      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    92ee:	2303      	movs	r3, #3
    92f0:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92f2:	2000      	movs	r0, #0
    92f4:	e7e7      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    92f6:	2309      	movs	r3, #9
    92f8:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    92fa:	2000      	movs	r0, #0
    92fc:	e7e3      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    92fe:	2304      	movs	r3, #4
    9300:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9302:	2000      	movs	r0, #0
    9304:	e7df      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    9306:	230d      	movs	r3, #13
    9308:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    930a:	2000      	movs	r0, #0
    930c:	e7db      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    930e:	2305      	movs	r3, #5
    9310:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9312:	2000      	movs	r0, #0
    9314:	e7d7      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    9316:	2306      	movs	r3, #6
    9318:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    931a:	2000      	movs	r0, #0
    931c:	e7d3      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    931e:	2308      	movs	r3, #8
    9320:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9322:	2000      	movs	r0, #0
    9324:	e7cf      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    9326:	230c      	movs	r3, #12
    9328:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    932a:	2000      	movs	r0, #0
    932c:	e7cb      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    932e:	230e      	movs	r3, #14
    9330:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9332:	2000      	movs	r0, #0
    9334:	e7c7      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    9336:	230f      	movs	r3, #15
    9338:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    933a:	2000      	movs	r0, #0
    933c:	e7c3      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    933e:	2200      	movs	r2, #0
    9340:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    9342:	4602      	mov	r2, r0
    9344:	4902      	ldr	r1, [pc, #8]	; (9350 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    9346:	4618      	mov	r0, r3
    9348:	f006 fbc2 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    934c:	2001      	movs	r0, #1
    934e:	e7ba      	b.n	92c6 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    9350:	0005726c 	.word	0x0005726c

00009354 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
    9354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9358:	b084      	sub	sp, #16
    935a:	4604      	mov	r4, r0
    935c:	4688      	mov	r8, r1
    935e:	4616      	mov	r6, r2
    9360:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9362:	f006 fba3 	bl	faac <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9366:	6833      	ldr	r3, [r6, #0]
    9368:	681b      	ldr	r3, [r3, #0]
    936a:	2201      	movs	r2, #1
    936c:	2104      	movs	r1, #4
    936e:	4630      	mov	r0, r6
    9370:	4798      	blx	r3
    return new (allocated_memory) T();
    9372:	4605      	mov	r5, r0
    9374:	b108      	cbz	r0, 937a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    9376:	2300      	movs	r3, #0
    9378:	6003      	str	r3, [r0, #0]
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    937a:	9602      	str	r6, [sp, #8]
    937c:	9503      	str	r5, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteFullyConnectedParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    937e:	b305      	cbz	r5, 93c2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9380:	4620      	mov	r0, r4
    9382:	f004 fc93 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9386:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9388:	4630      	mov	r0, r6
    938a:	f004 fc95 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    938e:	280a      	cmp	r0, #10
    9390:	d924      	bls.n	93dc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9392:	f106 000a 	add.w	r0, r6, #10
    9396:	f004 fc8f 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    939a:	b308      	cbz	r0, 93e0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    939c:	4420      	add	r0, r4
    939e:	f005 ff6b 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    93a2:	2808      	cmp	r0, #8
    93a4:	d128      	bne.n	93f8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    93a6:	4620      	mov	r0, r4
    93a8:	f004 fc80 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    93ac:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    93ae:	4630      	mov	r0, r6
    93b0:	f004 fc82 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    93b4:	280c      	cmp	r0, #12
    93b6:	d915      	bls.n	93e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    93b8:	f106 000c 	add.w	r0, r6, #12
    93bc:	f004 fc7c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    93c0:	e011      	b.n	93e6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    93c2:	4b4c      	ldr	r3, [pc, #304]	; (94f4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    93c4:	9301      	str	r3, [sp, #4]
    93c6:	f240 531d 	movw	r3, #1309	; 0x51d
    93ca:	9300      	str	r3, [sp, #0]
    93cc:	4b4a      	ldr	r3, [pc, #296]	; (94f8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    93ce:	4a4b      	ldr	r2, [pc, #300]	; (94fc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    93d0:	4641      	mov	r1, r8
    93d2:	4640      	mov	r0, r8
    93d4:	f006 fb8b 	bl	faee <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    93d8:	2401      	movs	r4, #1
    93da:	e07d      	b.n	94d8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    93dc:	2000      	movs	r0, #0
    93de:	e7dc      	b.n	939a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    93e0:	2000      	movs	r0, #0
    93e2:	e7de      	b.n	93a2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    93e4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    93e6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    93e8:	b120      	cbz	r0, 93f4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    93ea:	4620      	mov	r0, r4
    93ec:	f004 fc58 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    93f0:	4404      	add	r4, r0
    93f2:	e002      	b.n	93fa <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    93f4:	2400      	movs	r4, #0
    93f6:	e000      	b.n	93fa <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    93f8:	2400      	movs	r4, #0

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();

  if (schema_params != nullptr) {
    93fa:	2c00      	cmp	r4, #0
    93fc:	d069      	beq.n	94d2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    93fe:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9400:	4620      	mov	r0, r4
    9402:	f004 fc53 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9406:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9408:	4620      	mov	r0, r4
    940a:	f004 fc55 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    940e:	2804      	cmp	r0, #4
    9410:	d903      	bls.n	941a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    9412:	1d20      	adds	r0, r4, #4
    9414:	f004 fc50 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9418:	e000      	b.n	941c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    941a:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    941c:	b118      	cbz	r0, 9426 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    941e:	4430      	add	r0, r6
    9420:	f005 fe67 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    9424:	e000      	b.n	9428 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    9426:	2000      	movs	r0, #0
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
    9428:	b2c0      	uxtb	r0, r0
    942a:	f006 fb35 	bl	fa98 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    942e:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    9430:	4630      	mov	r0, r6
    9432:	f004 fc3b 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9436:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9438:	4620      	mov	r0, r4
    943a:	f004 fc3d 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    943e:	2808      	cmp	r0, #8
    9440:	d904      	bls.n	944c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    9442:	f104 0008 	add.w	r0, r4, #8
    9446:	f004 fc37 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    944a:	e000      	b.n	944e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    944c:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    944e:	b118      	cbz	r0, 9458 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    9450:	4430      	add	r0, r6
    9452:	f005 ff11 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9456:	e000      	b.n	945a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    9458:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    945a:	3800      	subs	r0, #0
    945c:	bf18      	it	ne
    945e:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    9460:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    9462:	4630      	mov	r0, r6
    9464:	f004 fc22 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9468:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    946a:	4620      	mov	r0, r4
    946c:	f004 fc24 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9470:	280a      	cmp	r0, #10
    9472:	d904      	bls.n	947e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    9474:	f104 000a 	add.w	r0, r4, #10
    9478:	f004 fc1e 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    947c:	e000      	b.n	9480 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    947e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9480:	b118      	cbz	r0, 948a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    9482:	4430      	add	r0, r6
    9484:	f005 fef8 	bl	f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    9488:	e000      	b.n	948c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    948a:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    948c:	3800      	subs	r0, #0
    948e:	bf18      	it	ne
    9490:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    9492:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    9494:	4630      	mov	r0, r6
    9496:	f004 fc09 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    949a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    949c:	4620      	mov	r0, r4
    949e:	f004 fc0b 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    94a2:	2806      	cmp	r0, #6
    94a4:	d903      	bls.n	94ae <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    94a6:	1da0      	adds	r0, r4, #6
    94a8:	f004 fc06 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    94ac:	e000      	b.n	94b0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    94ae:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    94b0:	b118      	cbz	r0, 94ba <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    94b2:	4430      	add	r0, r6
    94b4:	f005 fe1d 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    94b8:	e000      	b.n	94bc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    94ba:	2000      	movs	r0, #0
        schema_params->asymmetric_quantize_inputs();

    switch (schema_params->weights_format()) {
    94bc:	b138      	cbz	r0, 94ce <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    94be:	2801      	cmp	r0, #1
    94c0:	d014      	beq.n	94ec <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
            kTfLiteFullyConnectedWeightsFormatShuffled4x16Int8;
        break;
      default:
        TF_LITE_REPORT_ERROR(error_reporter,
    94c2:	490f      	ldr	r1, [pc, #60]	; (9500 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    94c4:	4640      	mov	r0, r8
    94c6:	f006 fb03 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Unhandled fully-connected weights format.");
        return kTfLiteError;
    94ca:	2401      	movs	r4, #1
    94cc:	e004      	b.n	94d8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    94ce:	2300      	movs	r3, #0
    94d0:	706b      	strb	r3, [r5, #1]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    94d2:	2400      	movs	r4, #0
    94d4:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    94d6:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    94d8:	9903      	ldr	r1, [sp, #12]
    94da:	b119      	cbz	r1, 94e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    94dc:	9802      	ldr	r0, [sp, #8]
    94de:	6803      	ldr	r3, [r0, #0]
    94e0:	685b      	ldr	r3, [r3, #4]
    94e2:	4798      	blx	r3
  return kTfLiteOk;
}
    94e4:	4620      	mov	r0, r4
    94e6:	b004      	add	sp, #16
    94e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    94ec:	2301      	movs	r3, #1
    94ee:	706b      	strb	r3, [r5, #1]
        break;
    94f0:	e7ef      	b.n	94d2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    94f2:	bf00      	nop
    94f4:	000572e8 	.word	0x000572e8
    94f8:	00057290 	.word	0x00057290
    94fc:	00056fac 	.word	0x00056fac
    9500:	000572fc 	.word	0x000572fc

00009504 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    9504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9508:	4604      	mov	r4, r0
    950a:	4688      	mov	r8, r1
    950c:	4691      	mov	r9, r2
    950e:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    9510:	2300      	movs	r3, #0
    9512:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    9514:	f006 fafa 	bl	fb0c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    9518:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    951a:	4620      	mov	r0, r4
    951c:	f004 fbc6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9520:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9522:	4638      	mov	r0, r7
    9524:	f004 fbc8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9528:	2808      	cmp	r0, #8
    952a:	d904      	bls.n	9536 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    952c:	f107 0008 	add.w	r0, r7, #8
    9530:	f004 fbc2 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9534:	e000      	b.n	9538 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    9536:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9538:	b120      	cbz	r0, 9544 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    953a:	4420      	add	r0, r4
    953c:	f004 fbb6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9540:	4607      	mov	r7, r0
    9542:	e000      	b.n	9546 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    9544:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    9546:	2d91      	cmp	r5, #145	; 0x91
    9548:	d80d      	bhi.n	9566 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    954a:	2d20      	cmp	r5, #32
    954c:	d01c      	beq.n	9588 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    954e:	f8d8 3000 	ldr.w	r3, [r8]
    9552:	681b      	ldr	r3, [r3, #0]
    9554:	463a      	mov	r2, r7
    9556:	4629      	mov	r1, r5
    9558:	4640      	mov	r0, r8
    955a:	4798      	blx	r3
    955c:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    955e:	b148      	cbz	r0, 9574 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    9560:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    9562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    9566:	462a      	mov	r2, r5
    9568:	491c      	ldr	r1, [pc, #112]	; (95dc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    956a:	4648      	mov	r0, r9
    956c:	f006 fab0 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    9570:	2001      	movs	r0, #1
    9572:	e7f6      	b.n	9562 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    9574:	463b      	mov	r3, r7
    9576:	4a1a      	ldr	r2, [pc, #104]	; (95e0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    9578:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    957c:	4919      	ldr	r1, [pc, #100]	; (95e4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    957e:	4648      	mov	r0, r9
    9580:	f006 faa6 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    9584:	2001      	movs	r0, #1
    9586:	e7ec      	b.n	9562 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    9588:	4620      	mov	r0, r4
    958a:	f004 fb8f 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    958e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9590:	4628      	mov	r0, r5
    9592:	f004 fb91 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9596:	2806      	cmp	r0, #6
    9598:	d914      	bls.n	95c4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    959a:	1da8      	adds	r0, r5, #6
    959c:	f004 fb8c 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    95a0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    95a2:	b188      	cbz	r0, 95c8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    95a4:	4620      	mov	r0, r4
    95a6:	f004 fb7b 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    95aa:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    95ac:	b171      	cbz	r1, 95cc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    95ae:	f8d8 3000 	ldr.w	r3, [r8]
    95b2:	685b      	ldr	r3, [r3, #4]
    95b4:	463a      	mov	r2, r7
    95b6:	3104      	adds	r1, #4
    95b8:	4640      	mov	r0, r8
    95ba:	4798      	blx	r3
    95bc:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    95be:	b158      	cbz	r0, 95d8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    95c0:	2000      	movs	r0, #0
    95c2:	e7ce      	b.n	9562 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    95c4:	2000      	movs	r0, #0
    95c6:	e7eb      	b.n	95a0 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    95c8:	2100      	movs	r1, #0
    95ca:	e7ef      	b.n	95ac <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    95cc:	4906      	ldr	r1, [pc, #24]	; (95e8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    95ce:	4648      	mov	r0, r9
    95d0:	f006 fa7e 	bl	fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    95d4:	2001      	movs	r0, #1
    95d6:	e7c4      	b.n	9562 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    95d8:	2001      	movs	r0, #1
    95da:	e7c2      	b.n	9562 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    95dc:	00057328 	.word	0x00057328
    95e0:	00056258 	.word	0x00056258
    95e4:	0005737c 	.word	0x0005737c
    95e8:	00057420 	.word	0x00057420

000095ec <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    95ec:	2801      	cmp	r0, #1
    95ee:	d009      	beq.n	9604 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    95f0:	2803      	cmp	r0, #3
    95f2:	d00c      	beq.n	960e <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    95f4:	2802      	cmp	r0, #2
    95f6:	d00f      	beq.n	9618 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    95f8:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    95fc:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    95fe:	4b09      	ldr	r3, [pc, #36]	; (9624 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    9600:	6013      	str	r3, [r2, #0]
  }
}
    9602:	4770      	bx	lr
    *activation_min = 0;
    9604:	2300      	movs	r3, #0
    9606:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    9608:	4b06      	ldr	r3, [pc, #24]	; (9624 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    960a:	6013      	str	r3, [r2, #0]
    960c:	4770      	bx	lr
    *activation_min = 0;
    960e:	2300      	movs	r3, #0
    9610:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    9612:	4b05      	ldr	r3, [pc, #20]	; (9628 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    9614:	6013      	str	r3, [r2, #0]
    9616:	4770      	bx	lr
    *activation_min = -1;
    9618:	4b04      	ldr	r3, [pc, #16]	; (962c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    961a:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    961c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    9620:	6013      	str	r3, [r2, #0]
    9622:	4770      	bx	lr
    9624:	7f7fffff 	.word	0x7f7fffff
    9628:	40c00000 	.word	0x40c00000
    962c:	bf800000 	.word	0xbf800000

00009630 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    9630:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9634:	b085      	sub	sp, #20
  TFLITE_DCHECK(node->user_data != nullptr);
    9636:	690e      	ldr	r6, [r1, #16]
    9638:	b1ae      	cbz	r6, 9666 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x36>
    963a:	4605      	mov	r5, r0
    963c:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    963e:	680b      	ldr	r3, [r1, #0]
    9640:	681b      	ldr	r3, [r3, #0]
  OpData* data = static_cast<OpData*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    9642:	2b01      	cmp	r3, #1
    9644:	d011      	beq.n	966a <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x3a>
    9646:	6946      	ldr	r6, [r0, #20]
    9648:	2401      	movs	r4, #1
    964a:	9403      	str	r4, [sp, #12]
    964c:	9302      	str	r3, [sp, #8]
    964e:	4b40      	ldr	r3, [pc, #256]	; (9750 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9650:	9301      	str	r3, [sp, #4]
    9652:	4b40      	ldr	r3, [pc, #256]	; (9754 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9654:	9300      	str	r3, [sp, #0]
    9656:	2332      	movs	r3, #50	; 0x32
    9658:	4a3f      	ldr	r2, [pc, #252]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    965a:	4940      	ldr	r1, [pc, #256]	; (975c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    965c:	47b0      	blx	r6
    965e:	4620      	mov	r0, r4

  data->quantization_params.zero_point = input->params.zero_point;
  data->quantization_params.scale = static_cast<double>(input->params.scale);
  data->output_zero_point = output->params.zero_point;
  return kTfLiteOk;
}
    9660:	b005      	add	sp, #20
    9662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    9666:	f006 fddf 	bl	10228 <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    966a:	684b      	ldr	r3, [r1, #4]
    966c:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    966e:	2b01      	cmp	r3, #1
    9670:	d00d      	beq.n	968e <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    9672:	6946      	ldr	r6, [r0, #20]
    9674:	2401      	movs	r4, #1
    9676:	9403      	str	r4, [sp, #12]
    9678:	9302      	str	r3, [sp, #8]
    967a:	4b35      	ldr	r3, [pc, #212]	; (9750 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    967c:	9301      	str	r3, [sp, #4]
    967e:	4b38      	ldr	r3, [pc, #224]	; (9760 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x130>)
    9680:	9300      	str	r3, [sp, #0]
    9682:	2333      	movs	r3, #51	; 0x33
    9684:	4a34      	ldr	r2, [pc, #208]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    9686:	4935      	ldr	r1, [pc, #212]	; (975c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x12c>)
    9688:	47b0      	blx	r6
    968a:	4620      	mov	r0, r4
    968c:	e7e8      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  const TfLiteTensor* input = GetInput(context, node, 0);
    968e:	2200      	movs	r2, #0
    9690:	f006 f9c0 	bl	fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9694:	4607      	mov	r7, r0
    9696:	b1b8      	cbz	r0, 96c8 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TfLiteTensor* output = GetOutput(context, node, 0);
    9698:	2200      	movs	r2, #0
    969a:	4621      	mov	r1, r4
    969c:	4628      	mov	r0, r5
    969e:	f006 f9d8 	bl	fa52 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    96a2:	4604      	mov	r4, r0
    96a4:	b1d0      	cbz	r0, 96dc <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xac>
  TF_LITE_ENSURE(context, input->type == kTfLiteUInt8 ||
    96a6:	783b      	ldrb	r3, [r7, #0]
    96a8:	2b03      	cmp	r3, #3
    96aa:	d021      	beq.n	96f0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    96ac:	2b09      	cmp	r3, #9
    96ae:	d01f      	beq.n	96f0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    96b0:	2b07      	cmp	r3, #7
    96b2:	d01d      	beq.n	96f0 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xc0>
    96b4:	696c      	ldr	r4, [r5, #20]
    96b6:	4b2b      	ldr	r3, [pc, #172]	; (9764 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x134>)
    96b8:	9300      	str	r3, [sp, #0]
    96ba:	233b      	movs	r3, #59	; 0x3b
    96bc:	4a26      	ldr	r2, [pc, #152]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    96be:	492a      	ldr	r1, [pc, #168]	; (9768 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    96c0:	4628      	mov	r0, r5
    96c2:	47a0      	blx	r4
    96c4:	2001      	movs	r0, #1
    96c6:	e7cb      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, input != nullptr);
    96c8:	696c      	ldr	r4, [r5, #20]
    96ca:	4b28      	ldr	r3, [pc, #160]	; (976c <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x13c>)
    96cc:	9300      	str	r3, [sp, #0]
    96ce:	2337      	movs	r3, #55	; 0x37
    96d0:	4a21      	ldr	r2, [pc, #132]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    96d2:	4925      	ldr	r1, [pc, #148]	; (9768 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    96d4:	4628      	mov	r0, r5
    96d6:	47a0      	blx	r4
    96d8:	2001      	movs	r0, #1
    96da:	e7c1      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output != nullptr);
    96dc:	696c      	ldr	r4, [r5, #20]
    96de:	4b24      	ldr	r3, [pc, #144]	; (9770 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x140>)
    96e0:	9300      	str	r3, [sp, #0]
    96e2:	2339      	movs	r3, #57	; 0x39
    96e4:	4a1c      	ldr	r2, [pc, #112]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    96e6:	4920      	ldr	r1, [pc, #128]	; (9768 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    96e8:	4628      	mov	r0, r5
    96ea:	47a0      	blx	r4
    96ec:	2001      	movs	r0, #1
    96ee:	e7b7      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, output->type == kTfLiteFloat32);
    96f0:	7823      	ldrb	r3, [r4, #0]
    96f2:	2b01      	cmp	r3, #1
    96f4:	d009      	beq.n	970a <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    96f6:	696c      	ldr	r4, [r5, #20]
    96f8:	4b1e      	ldr	r3, [pc, #120]	; (9774 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x144>)
    96fa:	9300      	str	r3, [sp, #0]
    96fc:	233e      	movs	r3, #62	; 0x3e
    96fe:	4a16      	ldr	r2, [pc, #88]	; (9758 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x128>)
    9700:	4919      	ldr	r1, [pc, #100]	; (9768 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x138>)
    9702:	4628      	mov	r0, r5
    9704:	47a0      	blx	r4
    9706:	2001      	movs	r0, #1
    9708:	e7aa      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
  if (output->type == kTfLiteInt32) {
    970a:	2b02      	cmp	r3, #2
    970c:	d00a      	beq.n	9724 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
  data->quantization_params.zero_point = input->params.zero_point;
    970e:	693b      	ldr	r3, [r7, #16]
    9710:	60b3      	str	r3, [r6, #8]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
    9712:	68f8      	ldr	r0, [r7, #12]
    9714:	f7f6 fe84 	bl	420 <__aeabi_f2d>
    9718:	e9c6 0100 	strd	r0, r1, [r6]
  data->output_zero_point = output->params.zero_point;
    971c:	6923      	ldr	r3, [r4, #16]
    971e:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    9720:	2000      	movs	r0, #0
    9722:	e79d      	b.n	9660 <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0x30>
        static_cast<double>(input->params.scale) /
    9724:	68f8      	ldr	r0, [r7, #12]
    9726:	f7f6 fe7b 	bl	420 <__aeabi_f2d>
    972a:	4680      	mov	r8, r0
    972c:	4689      	mov	r9, r1
        static_cast<double>(output->params.scale);
    972e:	68e0      	ldr	r0, [r4, #12]
    9730:	f7f6 fe76 	bl	420 <__aeabi_f2d>
    9734:	4602      	mov	r2, r0
    9736:	460b      	mov	r3, r1
    const double effective_output_scale =
    9738:	4640      	mov	r0, r8
    973a:	4649      	mov	r1, r9
    973c:	f7f6 fff2 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &data->output_multiplier,
    9740:	f106 0314 	add.w	r3, r6, #20
    9744:	f106 0210 	add.w	r2, r6, #16
    9748:	f7ff fbce 	bl	8ee8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    974c:	e7df      	b.n	970e <_ZN6tflite3ops5micro10dequantize7PrepareEP13TfLiteContextP10TfLiteNode+0xde>
    974e:	bf00      	nop
    9750:	000578c4 	.word	0x000578c4
    9754:	000574c8 	.word	0x000574c8
    9758:	00057458 	.word	0x00057458
    975c:	000574ac 	.word	0x000574ac
    9760:	000574d8 	.word	0x000574d8
    9764:	00057514 	.word	0x00057514
    9768:	00056fac 	.word	0x00056fac
    976c:	000574ec 	.word	0x000574ec
    9770:	00057500 	.word	0x00057500
    9774:	00057570 	.word	0x00057570

00009778 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv>:
  return kTfLiteOk;
}

}  // namespace dequantize

TfLiteRegistration Register_DEQUANTIZE() {
    9778:	b470      	push	{r4, r5, r6}
    977a:	4606      	mov	r6, r0
          /*prepare=*/dequantize::Prepare,
          /*invoke=*/dequantize::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    977c:	4604      	mov	r4, r0
    977e:	4d05      	ldr	r5, [pc, #20]	; (9794 <_ZN6tflite3ops5micro19Register_DEQUANTIZEEv+0x1c>)
    9780:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9782:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9784:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9788:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    978c:	4630      	mov	r0, r6
    978e:	bc70      	pop	{r4, r5, r6}
    9790:	4770      	bx	lr
    9792:	bf00      	nop
    9794:	000111a0 	.word	0x000111a0

00009798 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    9798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    979c:	b0a4      	sub	sp, #144	; 0x90
  TFLITE_DCHECK(node->user_data != nullptr);
    979e:	f8d1 8010 	ldr.w	r8, [r1, #16]
    97a2:	f1b8 0f00 	cmp.w	r8, #0
    97a6:	d02b      	beq.n	9800 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x68>
    97a8:	4604      	mov	r4, r0
    97aa:	460d      	mov	r5, r1
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    97ac:	b350      	cbz	r0, 9804 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
  TFLITE_DCHECK(node != nullptr);
    97ae:	b359      	cbz	r1, 9808 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    97b0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    97b2:	680a      	ldr	r2, [r1, #0]
    97b4:	6851      	ldr	r1, [r2, #4]
    97b6:	4798      	blx	r3
    97b8:	4606      	mov	r6, r0
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    97ba:	b33c      	cbz	r4, 980c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    97bc:	b345      	cbz	r5, 9810 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    97be:	6d63      	ldr	r3, [r4, #84]	; 0x54
    97c0:	686a      	ldr	r2, [r5, #4]
    97c2:	6851      	ldr	r1, [r2, #4]
    97c4:	4620      	mov	r0, r4
    97c6:	4798      	blx	r3
    97c8:	4605      	mov	r5, r0
  if (output->type == kTfLiteFloat32) {
    97ca:	7a07      	ldrb	r7, [r0, #8]
    97cc:	2f01      	cmp	r7, #1
    97ce:	f040 81a3 	bne.w	9b18 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x380>
    switch (input->type) {
    97d2:	7a30      	ldrb	r0, [r6, #8]
    97d4:	2807      	cmp	r0, #7
    97d6:	f000 811d 	beq.w	9a14 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x27c>
    97da:	2809      	cmp	r0, #9
    97dc:	f000 809a 	beq.w	9914 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x17c>
    97e0:	2803      	cmp	r0, #3
    97e2:	d017      	beq.n	9814 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    97e4:	f8d4 8014 	ldr.w	r8, [r4, #20]
    97e8:	f7ff fb28 	bl	8e3c <TfLiteTypeGetName>
    97ec:	4606      	mov	r6, r0
    97ee:	7a28      	ldrb	r0, [r5, #8]
    97f0:	f7ff fb24 	bl	8e3c <TfLiteTypeGetName>
    97f4:	4603      	mov	r3, r0
    97f6:	4632      	mov	r2, r6
    97f8:	49be      	ldr	r1, [pc, #760]	; (9af4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x35c>)
    97fa:	4620      	mov	r0, r4
    97fc:	47c0      	blx	r8
        return kTfLiteError;
    97fe:	e199      	b.n	9b34 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
  TFLITE_DCHECK(node->user_data != nullptr);
    9800:	f006 fd12 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    9804:	f006 fd10 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9808:	f006 fd0e 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    980c:	f006 fd0c 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9810:	f006 fd0a 	bl	10228 <abort>
                                  tflite::micro::GetTensorShape(input),
    9814:	4631      	mov	r1, r6
    9816:	4668      	mov	r0, sp
    9818:	f006 fa66 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    981c:	4630      	mov	r0, r6
    981e:	f006 f9fa 	bl	fc16 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
    9822:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9824:	4629      	mov	r1, r5
    9826:	a806      	add	r0, sp, #24
    9828:	f006 fa5e 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    982c:	4628      	mov	r0, r5
    982e:	f006 f9b1 	bl	fb94 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9832:	4605      	mov	r5, r0
template <typename InputT, typename OutputT>
inline void Dequantize(const tflite::DequantizationParams& op_params,
                       const RuntimeShape& input_shape,
                       const InputT* input_data,
                       const RuntimeShape& output_shape, OutputT* output_data) {
  int32_t zero_point = op_params.zero_point;
    9834:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9838:	e9d8 6700 	ldrd	r6, r7, [r8]
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    983c:	9800      	ldr	r0, [sp, #0]
    983e:	9b06      	ldr	r3, [sp, #24]

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9840:	4298      	cmp	r0, r3
    9842:	d101      	bne.n	9848 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    9844:	2300      	movs	r3, #0
    9846:	e017      	b.n	9878 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xe0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9848:	f006 fcee 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    984c:	f006 fcec 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9850:	f006 fcea 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9854:	aa24      	add	r2, sp, #144	; 0x90
    9856:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    985a:	f852 2c8c 	ldr.w	r2, [r2, #-140]
    985e:	e017      	b.n	9890 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xf8>
    TFLITE_DCHECK_GE(i, 0);
    9860:	f006 fce2 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9864:	f006 fce0 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9868:	a924      	add	r1, sp, #144	; 0x90
    986a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    986e:	f851 1c74 	ldr.w	r1, [r1, #-116]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9872:	4291      	cmp	r1, r2
    9874:	d117      	bne.n	98a6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x10e>
  for (int i = 0; i < dims_count; ++i) {
    9876:	3301      	adds	r3, #1
    9878:	4298      	cmp	r0, r3
    987a:	dd16      	ble.n	98aa <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x112>
    TFLITE_DCHECK_GE(i, 0);
    987c:	2b00      	cmp	r3, #0
    987e:	dbe5      	blt.n	984c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    9880:	9a00      	ldr	r2, [sp, #0]
    9882:	4293      	cmp	r3, r2
    9884:	dae4      	bge.n	9850 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xb8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9886:	2a05      	cmp	r2, #5
    9888:	dde4      	ble.n	9854 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xbc>
    988a:	9a01      	ldr	r2, [sp, #4]
    988c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9890:	2b00      	cmp	r3, #0
    9892:	dbe5      	blt.n	9860 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xc8>
    TFLITE_DCHECK_LT(i, size_);
    9894:	9906      	ldr	r1, [sp, #24]
    9896:	428b      	cmp	r3, r1
    9898:	dae4      	bge.n	9864 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xcc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    989a:	2905      	cmp	r1, #5
    989c:	dde4      	ble.n	9868 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xd0>
    989e:	9907      	ldr	r1, [sp, #28]
    98a0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    98a4:	e7e5      	b.n	9872 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0xda>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    98a6:	f006 fcbf 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    98aa:	2805      	cmp	r0, #5
    98ac:	dd0b      	ble.n	98c6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x12e>
    98ae:	9901      	ldr	r1, [sp, #4]
    for (int i = 0; i < size_; i++) {
    98b0:	2300      	movs	r3, #0
    int buffer_size = 1;
    98b2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    98b6:	4298      	cmp	r0, r3
    98b8:	dd07      	ble.n	98ca <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x132>
      buffer_size *= dims_data[i];
    98ba:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    98be:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    98c2:	3301      	adds	r3, #1
    98c4:	e7f7      	b.n	98b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    98c6:	a901      	add	r1, sp, #4
    98c8:	e7f2      	b.n	98b0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x118>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);

  for (int i = 0; i < flat_size; i++) {
    98ca:	f04f 0800 	mov.w	r8, #0
    98ce:	45d0      	cmp	r8, sl
    98d0:	da10      	bge.n	98f4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    const int32_t val = input_data[i];
    98d2:	f814 0008 	ldrb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    98d6:	eba0 0009 	sub.w	r0, r0, r9
    98da:	f7f6 fd8f 	bl	3fc <__aeabi_i2d>
    98de:	4632      	mov	r2, r6
    98e0:	463b      	mov	r3, r7
    98e2:	f7f6 fdf5 	bl	4d0 <__aeabi_dmul>
    98e6:	f7f7 f8b5 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    98ea:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    98ee:	f108 0801 	add.w	r8, r8, #1
    98f2:	e7ec      	b.n	98ce <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x136>
    if (size_ > kMaxSmallSize) {
    98f4:	9b06      	ldr	r3, [sp, #24]
    98f6:	2b05      	cmp	r3, #5
    98f8:	dd03      	ble.n	9902 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    98fa:	9807      	ldr	r0, [sp, #28]
    98fc:	b108      	cbz	r0, 9902 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    98fe:	f006 fc7e 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9902:	9b00      	ldr	r3, [sp, #0]
    9904:	2b05      	cmp	r3, #5
    9906:	dd03      	ble.n	9910 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    9908:	9801      	ldr	r0, [sp, #4]
    990a:	b108      	cbz	r0, 9910 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x178>
    990c:	f006 fc77 	bl	101fe <_ZdaPv>
  return kTfLiteOk;
    9910:	2700      	movs	r7, #0
        break;
    9912:	e10f      	b.n	9b34 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    9914:	4631      	mov	r1, r6
    9916:	a80c      	add	r0, sp, #48	; 0x30
    9918:	f006 f9e6 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    991c:	4630      	mov	r0, r6
    991e:	f006 f93d 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9922:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9924:	4629      	mov	r1, r5
    9926:	a812      	add	r0, sp, #72	; 0x48
    9928:	f006 f9de 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    992c:	4628      	mov	r0, r5
    992e:	f006 f931 	bl	fb94 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9932:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    9934:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9938:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    993c:	980c      	ldr	r0, [sp, #48]	; 0x30
    993e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9940:	4298      	cmp	r0, r3
    9942:	d101      	bne.n	9948 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b0>
  for (int i = 0; i < dims_count; ++i) {
    9944:	2300      	movs	r3, #0
    9946:	e017      	b.n	9978 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9948:	f006 fc6e 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    994c:	f006 fc6c 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9950:	f006 fc6a 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9954:	aa24      	add	r2, sp, #144	; 0x90
    9956:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    995a:	f852 2c5c 	ldr.w	r2, [r2, #-92]
    995e:	e017      	b.n	9990 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    TFLITE_DCHECK_GE(i, 0);
    9960:	f006 fc62 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9964:	f006 fc60 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9968:	a924      	add	r1, sp, #144	; 0x90
    996a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    996e:	f851 1c44 	ldr.w	r1, [r1, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9972:	4291      	cmp	r1, r2
    9974:	d117      	bne.n	99a6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    9976:	3301      	adds	r3, #1
    9978:	4298      	cmp	r0, r3
    997a:	dd16      	ble.n	99aa <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_GE(i, 0);
    997c:	2b00      	cmp	r3, #0
    997e:	dbe5      	blt.n	994c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
    9980:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9982:	4293      	cmp	r3, r2
    9984:	dae4      	bge.n	9950 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9986:	2a05      	cmp	r2, #5
    9988:	dde4      	ble.n	9954 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    998a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    998c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9990:	2b00      	cmp	r3, #0
    9992:	dbe5      	blt.n	9960 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
    9994:	9912      	ldr	r1, [sp, #72]	; 0x48
    9996:	428b      	cmp	r3, r1
    9998:	dae4      	bge.n	9964 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    999a:	2905      	cmp	r1, #5
    999c:	dde4      	ble.n	9968 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1d0>
    999e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    99a0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    99a4:	e7e5      	b.n	9972 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x1da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    99a6:	f006 fc3f 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    99aa:	2805      	cmp	r0, #5
    99ac:	dd0b      	ble.n	99c6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x22e>
    99ae:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    99b0:	2300      	movs	r3, #0
    int buffer_size = 1;
    99b2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    99b6:	4298      	cmp	r0, r3
    99b8:	dd07      	ble.n	99ca <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x232>
      buffer_size *= dims_data[i];
    99ba:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    99be:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    99c2:	3301      	adds	r3, #1
    99c4:	e7f7      	b.n	99b6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    99c6:	a90d      	add	r1, sp, #52	; 0x34
    99c8:	e7f2      	b.n	99b0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x218>
  for (int i = 0; i < flat_size; i++) {
    99ca:	f04f 0800 	mov.w	r8, #0
    99ce:	45d0      	cmp	r8, sl
    99d0:	da10      	bge.n	99f4 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x25c>
    const int32_t val = input_data[i];
    99d2:	f914 0008 	ldrsb.w	r0, [r4, r8]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    99d6:	eba0 0009 	sub.w	r0, r0, r9
    99da:	f7f6 fd0f 	bl	3fc <__aeabi_i2d>
    99de:	4632      	mov	r2, r6
    99e0:	463b      	mov	r3, r7
    99e2:	f7f6 fd75 	bl	4d0 <__aeabi_dmul>
    99e6:	f7f7 f835 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    99ea:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    99ee:	f108 0801 	add.w	r8, r8, #1
    99f2:	e7ec      	b.n	99ce <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x236>
    if (size_ > kMaxSmallSize) {
    99f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    99f6:	2b05      	cmp	r3, #5
    99f8:	dd03      	ble.n	9a02 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
      delete[] dims_pointer_;
    99fa:	9813      	ldr	r0, [sp, #76]	; 0x4c
    99fc:	b108      	cbz	r0, 9a02 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x26a>
    99fe:	f006 fbfe 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9a02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9a04:	2b05      	cmp	r3, #5
    9a06:	dd03      	ble.n	9a10 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
      delete[] dims_pointer_;
    9a08:	980d      	ldr	r0, [sp, #52]	; 0x34
    9a0a:	b108      	cbz	r0, 9a10 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x278>
    9a0c:	f006 fbf7 	bl	101fe <_ZdaPv>
  return kTfLiteOk;
    9a10:	2700      	movs	r7, #0
        break;
    9a12:	e08f      	b.n	9b34 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
                                  tflite::micro::GetTensorShape(input),
    9a14:	4631      	mov	r1, r6
    9a16:	a818      	add	r0, sp, #96	; 0x60
    9a18:	f006 f966 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    9a1c:	4630      	mov	r0, r6
    9a1e:	f006 f8e6 	bl	fbee <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    9a22:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorShape(output),
    9a24:	4629      	mov	r1, r5
    9a26:	a81e      	add	r0, sp, #120	; 0x78
    9a28:	f006 f95e 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
    9a2c:	4628      	mov	r0, r5
    9a2e:	f006 f8b1 	bl	fb94 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9a32:	4605      	mov	r5, r0
  int32_t zero_point = op_params.zero_point;
    9a34:	f8d8 9008 	ldr.w	r9, [r8, #8]
  const double scale = op_params.scale;
    9a38:	e9d8 6700 	ldrd	r6, r7, [r8]
  inline int32_t DimensionsCount() const { return size_; }
    9a3c:	9818      	ldr	r0, [sp, #96]	; 0x60
    9a3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9a40:	4298      	cmp	r0, r3
    9a42:	d101      	bne.n	9a48 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b0>
  for (int i = 0; i < dims_count; ++i) {
    9a44:	2300      	movs	r3, #0
    9a46:	e017      	b.n	9a78 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2e0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    9a48:	f006 fbee 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9a4c:	f006 fbec 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9a50:	f006 fbea 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a54:	aa24      	add	r2, sp, #144	; 0x90
    9a56:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9a5a:	f852 2c2c 	ldr.w	r2, [r2, #-44]
    9a5e:	e017      	b.n	9a90 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    TFLITE_DCHECK_GE(i, 0);
    9a60:	f006 fbe2 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9a64:	f006 fbe0 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a68:	a924      	add	r1, sp, #144	; 0x90
    9a6a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    9a6e:	f851 1c14 	ldr.w	r1, [r1, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9a72:	4291      	cmp	r1, r2
    9a74:	d117      	bne.n	9aa6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x30e>
  for (int i = 0; i < dims_count; ++i) {
    9a76:	3301      	adds	r3, #1
    9a78:	4298      	cmp	r0, r3
    9a7a:	dd16      	ble.n	9aaa <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x312>
    TFLITE_DCHECK_GE(i, 0);
    9a7c:	2b00      	cmp	r3, #0
    9a7e:	dbe5      	blt.n	9a4c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b4>
    TFLITE_DCHECK_LT(i, size_);
    9a80:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9a82:	4293      	cmp	r3, r2
    9a84:	dae4      	bge.n	9a50 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a86:	2a05      	cmp	r2, #5
    9a88:	dde4      	ble.n	9a54 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2bc>
    9a8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9a8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9a90:	2b00      	cmp	r3, #0
    9a92:	dbe5      	blt.n	9a60 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2c8>
    TFLITE_DCHECK_LT(i, size_);
    9a94:	991e      	ldr	r1, [sp, #120]	; 0x78
    9a96:	428b      	cmp	r3, r1
    9a98:	dae4      	bge.n	9a64 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9a9a:	2905      	cmp	r1, #5
    9a9c:	dde4      	ble.n	9a68 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2d0>
    9a9e:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9aa0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    9aa4:	e7e5      	b.n	9a72 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x2da>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    9aa6:	f006 fbbf 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9aaa:	2805      	cmp	r0, #5
    9aac:	dd0b      	ble.n	9ac6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x32e>
    9aae:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    9ab0:	2300      	movs	r3, #0
    int buffer_size = 1;
    9ab2:	f04f 0a01 	mov.w	sl, #1
    for (int i = 0; i < size_; i++) {
    9ab6:	4298      	cmp	r0, r3
    9ab8:	dd07      	ble.n	9aca <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x332>
      buffer_size *= dims_data[i];
    9aba:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    9abe:	fb02 fa0a 	mul.w	sl, r2, sl
    for (int i = 0; i < size_; i++) {
    9ac2:	3301      	adds	r3, #1
    9ac4:	e7f7      	b.n	9ab6 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x31e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9ac6:	a919      	add	r1, sp, #100	; 0x64
    9ac8:	e7f2      	b.n	9ab0 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x318>
  for (int i = 0; i < flat_size; i++) {
    9aca:	f04f 0800 	mov.w	r8, #0
    9ace:	45d0      	cmp	r8, sl
    9ad0:	da12      	bge.n	9af8 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x360>
    const int32_t val = input_data[i];
    9ad2:	f934 0018 	ldrsh.w	r0, [r4, r8, lsl #1]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
    9ad6:	eba0 0009 	sub.w	r0, r0, r9
    9ada:	f7f6 fc8f 	bl	3fc <__aeabi_i2d>
    9ade:	4632      	mov	r2, r6
    9ae0:	463b      	mov	r3, r7
    9ae2:	f7f6 fcf5 	bl	4d0 <__aeabi_dmul>
    9ae6:	f7f6 ffb5 	bl	a54 <__aeabi_d2f>
    output_data[i] = result;
    9aea:	f845 0028 	str.w	r0, [r5, r8, lsl #2]
  for (int i = 0; i < flat_size; i++) {
    9aee:	f108 0801 	add.w	r8, r8, #1
    9af2:	e7ec      	b.n	9ace <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x336>
    9af4:	00057590 	.word	0x00057590
    if (size_ > kMaxSmallSize) {
    9af8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9afa:	2b05      	cmp	r3, #5
    9afc:	dd03      	ble.n	9b06 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    9afe:	981f      	ldr	r0, [sp, #124]	; 0x7c
    9b00:	b108      	cbz	r0, 9b06 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    9b02:	f006 fb7c 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9b06:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9b08:	2b05      	cmp	r3, #5
    9b0a:	dd03      	ble.n	9b14 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    9b0c:	9819      	ldr	r0, [sp, #100]	; 0x64
    9b0e:	b108      	cbz	r0, 9b14 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    9b10:	f006 fb75 	bl	101fe <_ZdaPv>
  return kTfLiteOk;
    9b14:	2700      	movs	r7, #0
        break;
    9b16:	e00d      	b.n	9b34 <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x39c>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    9b18:	6967      	ldr	r7, [r4, #20]
    9b1a:	7a30      	ldrb	r0, [r6, #8]
    9b1c:	f7ff f98e 	bl	8e3c <TfLiteTypeGetName>
    9b20:	4606      	mov	r6, r0
    9b22:	7a28      	ldrb	r0, [r5, #8]
    9b24:	f7ff f98a 	bl	8e3c <TfLiteTypeGetName>
    9b28:	4603      	mov	r3, r0
    9b2a:	4632      	mov	r2, r6
    9b2c:	4903      	ldr	r1, [pc, #12]	; (9b3c <_ZN6tflite3ops5micro10dequantize4EvalEP13TfLiteContextP10TfLiteNode+0x3a4>)
    9b2e:	4620      	mov	r0, r4
    9b30:	47b8      	blx	r7
    return kTfLiteError;
    9b32:	2701      	movs	r7, #1
}
    9b34:	4638      	mov	r0, r7
    9b36:	b024      	add	sp, #144	; 0x90
    9b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9b3c:	00057590 	.word	0x00057590

00009b40 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    9b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9b44:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    9b46:	690d      	ldr	r5, [r1, #16]
    9b48:	b37d      	cbz	r5, 9baa <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    9b4a:	4607      	mov	r7, r0
    9b4c:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9b4e:	694e      	ldr	r6, [r1, #20]
    9b50:	b36e      	cbz	r6, 9bae <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    9b52:	4b38      	ldr	r3, [pc, #224]	; (9c34 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    9b54:	681a      	ldr	r2, [r3, #0]
    9b56:	f005 ff5d 	bl	fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    9b5a:	4681      	mov	r9, r0
    9b5c:	b348      	cbz	r0, 9bb2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    9b5e:	4b36      	ldr	r3, [pc, #216]	; (9c38 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    9b60:	681a      	ldr	r2, [r3, #0]
    9b62:	4621      	mov	r1, r4
    9b64:	4638      	mov	r0, r7
    9b66:	f005 ff55 	bl	fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    9b6a:	4682      	mov	sl, r0
    9b6c:	b368      	cbz	r0, 9bca <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    9b6e:	4b33      	ldr	r3, [pc, #204]	; (9c3c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    9b70:	681a      	ldr	r2, [r3, #0]
    9b72:	4621      	mov	r1, r4
    9b74:	4638      	mov	r0, r7
    9b76:	f005 ff8b 	bl	fa90 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    9b7a:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    9b7c:	4b30      	ldr	r3, [pc, #192]	; (9c40 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    9b7e:	681a      	ldr	r2, [r3, #0]
    9b80:	4621      	mov	r1, r4
    9b82:	4638      	mov	r0, r7
    9b84:	f005 ff65 	bl	fa52 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    9b88:	4604      	mov	r4, r0
    9b8a:	b340      	cbz	r0, 9bde <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    9b8c:	f899 0000 	ldrb.w	r0, [r9]
    9b90:	7823      	ldrb	r3, [r4, #0]
    9b92:	4298      	cmp	r0, r3
    9b94:	d12d      	bne.n	9bf2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    9b96:	f89a 3000 	ldrb.w	r3, [sl]
    9b9a:	4298      	cmp	r0, r3
    9b9c:	d03d      	beq.n	9c1a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    9b9e:	697b      	ldr	r3, [r7, #20]
    9ba0:	4928      	ldr	r1, [pc, #160]	; (9c44 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    9ba2:	4638      	mov	r0, r7
    9ba4:	4798      	blx	r3
    9ba6:	2001      	movs	r0, #1
    9ba8:	e00c      	b.n	9bc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    9baa:	f006 fb3d 	bl	10228 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9bae:	f006 fb3b 	bl	10228 <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    9bb2:	697c      	ldr	r4, [r7, #20]
    9bb4:	4b24      	ldr	r3, [pc, #144]	; (9c48 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    9bb6:	9300      	str	r3, [sp, #0]
    9bb8:	232f      	movs	r3, #47	; 0x2f
    9bba:	4a24      	ldr	r2, [pc, #144]	; (9c4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9bbc:	4924      	ldr	r1, [pc, #144]	; (9c50 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9bbe:	4638      	mov	r0, r7
    9bc0:	47a0      	blx	r4
    9bc2:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    9bc4:	b004      	add	sp, #16
    9bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    9bca:	697c      	ldr	r4, [r7, #20]
    9bcc:	4b21      	ldr	r3, [pc, #132]	; (9c54 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    9bce:	9300      	str	r3, [sp, #0]
    9bd0:	2332      	movs	r3, #50	; 0x32
    9bd2:	4a1e      	ldr	r2, [pc, #120]	; (9c4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9bd4:	491e      	ldr	r1, [pc, #120]	; (9c50 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9bd6:	4638      	mov	r0, r7
    9bd8:	47a0      	blx	r4
    9bda:	2001      	movs	r0, #1
    9bdc:	e7f2      	b.n	9bc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    9bde:	697c      	ldr	r4, [r7, #20]
    9be0:	4b1d      	ldr	r3, [pc, #116]	; (9c58 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    9be2:	9300      	str	r3, [sp, #0]
    9be4:	2336      	movs	r3, #54	; 0x36
    9be6:	4a19      	ldr	r2, [pc, #100]	; (9c4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9be8:	4919      	ldr	r1, [pc, #100]	; (9c50 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    9bea:	4638      	mov	r0, r7
    9bec:	47a0      	blx	r4
    9bee:	2001      	movs	r0, #1
    9bf0:	e7e8      	b.n	9bc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    9bf2:	697e      	ldr	r6, [r7, #20]
    9bf4:	f7ff f922 	bl	8e3c <TfLiteTypeGetName>
    9bf8:	4605      	mov	r5, r0
    9bfa:	7820      	ldrb	r0, [r4, #0]
    9bfc:	f7ff f91e 	bl	8e3c <TfLiteTypeGetName>
    9c00:	9003      	str	r0, [sp, #12]
    9c02:	9502      	str	r5, [sp, #8]
    9c04:	4b15      	ldr	r3, [pc, #84]	; (9c5c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    9c06:	9301      	str	r3, [sp, #4]
    9c08:	4b15      	ldr	r3, [pc, #84]	; (9c60 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    9c0a:	9300      	str	r3, [sp, #0]
    9c0c:	2338      	movs	r3, #56	; 0x38
    9c0e:	4a0f      	ldr	r2, [pc, #60]	; (9c4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    9c10:	4914      	ldr	r1, [pc, #80]	; (9c64 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    9c12:	4638      	mov	r0, r7
    9c14:	47b0      	blx	r6
    9c16:	2001      	movs	r0, #1
    9c18:	e7d4      	b.n	9bc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    9c1a:	7831      	ldrb	r1, [r6, #0]
    9c1c:	9503      	str	r5, [sp, #12]
    9c1e:	9402      	str	r4, [sp, #8]
    9c20:	f8cd 8004 	str.w	r8, [sp, #4]
    9c24:	f8cd a000 	str.w	sl, [sp]
    9c28:	464b      	mov	r3, r9
    9c2a:	4602      	mov	r2, r0
    9c2c:	4638      	mov	r0, r7
    9c2e:	f006 f819 	bl	fc64 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    9c32:	e7c7      	b.n	9bc4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    9c34:	000577d4 	.word	0x000577d4
    9c38:	000577dc 	.word	0x000577dc
    9c3c:	000577d0 	.word	0x000577d0
    9c40:	000577d8 	.word	0x000577d8
    9c44:	00057658 	.word	0x00057658
    9c48:	000574ec 	.word	0x000574ec
    9c4c:	000575b4 	.word	0x000575b4
    9c50:	00056fac 	.word	0x00056fac
    9c54:	0005760c 	.word	0x0005760c
    9c58:	00057500 	.word	0x00057500
    9c5c:	0005763c 	.word	0x0005763c
    9c60:	0005764c 	.word	0x0005764c
    9c64:	00057620 	.word	0x00057620

00009c68 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    9c68:	b470      	push	{r4, r5, r6}
    9c6a:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    9c6c:	4604      	mov	r4, r0
    9c6e:	4d05      	ldr	r5, [pc, #20]	; (9c84 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    9c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9c74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9c78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    9c7c:	4630      	mov	r0, r6
    9c7e:	bc70      	pop	{r4, r5, r6}
    9c80:	4770      	bx	lr
    9c82:	bf00      	nop
    9c84:	000111c0 	.word	0x000111c0

00009c88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    9c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c8c:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9c8e:	f8d1 a014 	ldr.w	sl, [r1, #20]
    9c92:	f1ba 0f00 	cmp.w	sl, #0
    9c96:	d04c      	beq.n	9d32 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    9c98:	4604      	mov	r4, r0
    9c9a:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    9c9c:	4ba5      	ldr	r3, [pc, #660]	; (9f34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    9c9e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9ca0:	2800      	cmp	r0, #0
    9ca2:	d048      	beq.n	9d36 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    9ca4:	2e00      	cmp	r6, #0
    9ca6:	d048      	beq.n	9d3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9ca8:	6d42      	ldr	r2, [r0, #84]	; 0x54
    9caa:	6833      	ldr	r3, [r6, #0]
    9cac:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9cb0:	6859      	ldr	r1, [r3, #4]
    9cb2:	4790      	blx	r2
    9cb4:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    9cb6:	4ba0      	ldr	r3, [pc, #640]	; (9f38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    9cb8:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9cba:	2c00      	cmp	r4, #0
    9cbc:	d03f      	beq.n	9d3e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    9cbe:	2e00      	cmp	r6, #0
    9cc0:	d03f      	beq.n	9d42 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9cc2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9cc4:	6833      	ldr	r3, [r6, #0]
    9cc6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9cca:	6859      	ldr	r1, [r3, #4]
    9ccc:	4620      	mov	r0, r4
    9cce:	4790      	blx	r2
    9cd0:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    9cd2:	4b9a      	ldr	r3, [pc, #616]	; (9f3c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    9cd4:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9cd6:	2c00      	cmp	r4, #0
    9cd8:	d035      	beq.n	9d46 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    9cda:	2e00      	cmp	r6, #0
    9cdc:	d035      	beq.n	9d4a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    9cde:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9ce0:	6833      	ldr	r3, [r6, #0]
    9ce2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9ce6:	6859      	ldr	r1, [r3, #4]
    9ce8:	4620      	mov	r0, r4
    9cea:	4790      	blx	r2
    9cec:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    9cee:	4b94      	ldr	r3, [pc, #592]	; (9f40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    9cf0:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    9cf2:	b364      	cbz	r4, 9d4e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    9cf4:	b36e      	cbz	r6, 9d52 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    9cf6:	6d62      	ldr	r2, [r4, #84]	; 0x54
    9cf8:	6873      	ldr	r3, [r6, #4]
    9cfa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    9cfe:	6859      	ldr	r1, [r3, #4]
    9d00:	4620      	mov	r0, r4
    9d02:	4790      	blx	r2
    9d04:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    9d06:	6931      	ldr	r1, [r6, #16]
    9d08:	b329      	cbz	r1, 9d56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    9d0a:	f898 0008 	ldrb.w	r0, [r8, #8]
    9d0e:	2801      	cmp	r0, #1
    9d10:	d023      	beq.n	9d5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    9d12:	2809      	cmp	r0, #9
    9d14:	f000 8136 	beq.w	9f84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    9d18:	6965      	ldr	r5, [r4, #20]
    9d1a:	f7ff f88f 	bl	8e3c <TfLiteTypeGetName>
    9d1e:	4602      	mov	r2, r0
    9d20:	f898 3008 	ldrb.w	r3, [r8, #8]
    9d24:	4987      	ldr	r1, [pc, #540]	; (9f44 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    9d26:	4620      	mov	r0, r4
    9d28:	47a8      	blx	r5
      return kTfLiteError;
    9d2a:	2001      	movs	r0, #1
}
    9d2c:	b04f      	add	sp, #316	; 0x13c
    9d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    9d32:	f006 fa79 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    9d36:	f006 fa77 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9d3a:	f006 fa75 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    9d3e:	f006 fa73 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9d42:	f006 fa71 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    9d46:	f006 fa6f 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9d4a:	f006 fa6d 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    9d4e:	f006 fa6b 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    9d52:	f006 fa69 	bl	10228 <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    9d56:	f006 fa67 	bl	10228 <abort>
          FullyConnectedParamsFloat(params->activation),
    9d5a:	f89a 1000 	ldrb.w	r1, [sl]
    9d5e:	a812      	add	r0, sp, #72	; 0x48
    9d60:	f005 ffb7 	bl	fcd2 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    9d64:	4641      	mov	r1, r8
    9d66:	a81c      	add	r0, sp, #112	; 0x70
    9d68:	f005 ffbe 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d6c:	4640      	mov	r0, r8
    9d6e:	f005 ff0b 	bl	fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d72:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    9d74:	4649      	mov	r1, r9
    9d76:	a822      	add	r0, sp, #136	; 0x88
    9d78:	f005 ffb6 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d7c:	4648      	mov	r0, r9
    9d7e:	f005 ff03 	bl	fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d82:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    9d84:	4639      	mov	r1, r7
    9d86:	a828      	add	r0, sp, #160	; 0xa0
    9d88:	f005 ffae 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d8c:	4638      	mov	r0, r7
    9d8e:	f005 fefb 	bl	fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    9d92:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    9d94:	4629      	mov	r1, r5
    9d96:	a82e      	add	r0, sp, #184	; 0xb8
    9d98:	f005 ffa6 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    9d9c:	4628      	mov	r0, r5
    9d9e:	f005 fef9 	bl	fb94 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    9da2:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    9da4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    9da6:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    9da8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    9dac:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9dae:	9922      	ldr	r1, [sp, #136]	; 0x88
    9db0:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9db2:	1e5a      	subs	r2, r3, #1
    9db4:	d405      	bmi.n	9dc2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    9db6:	429a      	cmp	r2, r3
    9db8:	da03      	bge.n	9dc2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9dba:	2b05      	cmp	r3, #5
    9dbc:	dd03      	ble.n	9dc6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    9dbe:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    9dc0:	e002      	b.n	9dc8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    9dc2:	f006 fa31 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    9dc6:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    9dc8:	2300      	movs	r3, #0
  int flat_size = 1;
    9dca:	f04f 0801 	mov.w	r8, #1
    9dce:	e004      	b.n	9dda <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9dd0:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    9dd4:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    9dd8:	3301      	adds	r3, #1
    9dda:	429c      	cmp	r4, r3
    9ddc:	dd03      	ble.n	9de6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    9dde:	429a      	cmp	r2, r3
    9de0:	d1f6      	bne.n	9dd0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    9de2:	2001      	movs	r0, #1
    9de4:	e7f6      	b.n	9dd4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    9de6:	1e8b      	subs	r3, r1, #2
    9de8:	d433      	bmi.n	9e52 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    9dea:	9822      	ldr	r0, [sp, #136]	; 0x88
    9dec:	4283      	cmp	r3, r0
    9dee:	da32      	bge.n	9e56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9df0:	2805      	cmp	r0, #5
    9df2:	dd32      	ble.n	9e5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    9df4:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9df6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    9dfa:	2a00      	cmp	r2, #0
    9dfc:	db33      	blt.n	9e66 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    9dfe:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9e00:	4282      	cmp	r2, r0
    9e02:	da32      	bge.n	9e6a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e04:	2805      	cmp	r0, #5
    9e06:	dd32      	ble.n	9e6e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    9e08:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9e0a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9e0e:	4298      	cmp	r0, r3
    9e10:	d133      	bne.n	9e7a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9e12:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    9e14:	2a00      	cmp	r2, #0
    9e16:	db32      	blt.n	9e7e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    9e18:	982e      	ldr	r0, [sp, #184]	; 0xb8
    9e1a:	4282      	cmp	r2, r0
    9e1c:	da31      	bge.n	9e82 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e1e:	2805      	cmp	r0, #5
    9e20:	dd31      	ble.n	9e86 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    9e22:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9e24:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    9e28:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    9e2a:	4293      	cmp	r3, r2
    9e2c:	dc31      	bgt.n	9e92 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    9e2e:	ab4d      	add	r3, sp, #308	; 0x134
    9e30:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    9e34:	3901      	subs	r1, #1
    9e36:	d42e      	bmi.n	9e96 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    9e38:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9e3a:	4299      	cmp	r1, r3
    9e3c:	da2d      	bge.n	9e9a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e3e:	2b05      	cmp	r3, #5
    9e40:	dd2d      	ble.n	9e9e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    9e42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    9e44:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    9e48:	2700      	movs	r7, #0
    9e4a:	f8cd 8014 	str.w	r8, [sp, #20]
    9e4e:	46b0      	mov	r8, r6
    9e50:	e06a      	b.n	9f28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    9e52:	f006 f9e9 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e56:	f006 f9e7 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e5a:	a84e      	add	r0, sp, #312	; 0x138
    9e5c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9e60:	f853 3cac 	ldr.w	r3, [r3, #-172]
    9e64:	e7c9      	b.n	9dfa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    9e66:	f006 f9df 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e6a:	f006 f9dd 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e6e:	a84e      	add	r0, sp, #312	; 0x138
    9e70:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    9e74:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    9e78:	e7c9      	b.n	9e0e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    9e7a:	f006 f9d5 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    9e7e:	f006 f9d3 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e82:	f006 f9d1 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e86:	a84e      	add	r0, sp, #312	; 0x138
    9e88:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9e8c:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    9e90:	e7ca      	b.n	9e28 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    9e92:	ab4c      	add	r3, sp, #304	; 0x130
    9e94:	e7cc      	b.n	9e30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    9e96:	f006 f9c7 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    9e9a:	f006 f9c5 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9e9e:	ab4e      	add	r3, sp, #312	; 0x138
    9ea0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9ea4:	f851 9cac 	ldr.w	r9, [r1, #-172]
    9ea8:	e7ce      	b.n	9e48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    9eaa:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    9eae:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    9eb2:	9902      	ldr	r1, [sp, #8]
    9eb4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    9eb8:	9a01      	ldr	r2, [sp, #4]
    9eba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    9ebe:	f7f6 ff27 	bl	d10 <__aeabi_fmul>
    9ec2:	4601      	mov	r1, r0
    9ec4:	4628      	mov	r0, r5
    9ec6:	f7f6 fe1b 	bl	b00 <__addsf3>
    9eca:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    9ecc:	3601      	adds	r6, #1
    9ece:	454e      	cmp	r6, r9
    9ed0:	dbeb      	blt.n	9eaa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    9ed2:	f1b8 0f00 	cmp.w	r8, #0
    9ed6:	d020      	beq.n	9f1a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    9ed8:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    9edc:	4628      	mov	r0, r5
    9ede:	f7f6 fe0f 	bl	b00 <__addsf3>
    9ee2:	4601      	mov	r1, r0
    9ee4:	fb0b 4607 	mla	r6, fp, r7, r4
    9ee8:	9011      	str	r0, [sp, #68]	; 0x44
    9eea:	9b04      	ldr	r3, [sp, #16]
    9eec:	9310      	str	r3, [sp, #64]	; 0x40
    9eee:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    9ef2:	4618      	mov	r0, r3
    9ef4:	f7f7 f8c8 	bl	1088 <__aeabi_fcmpgt>
    9ef8:	b988      	cbnz	r0, 9f1e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    9efa:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    9efc:	6829      	ldr	r1, [r5, #0]
    9efe:	4650      	mov	r0, sl
    9f00:	f7f7 f8a4 	bl	104c <__aeabi_fcmplt>
    9f04:	b968      	cbnz	r0, 9f22 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
template <typename T>
inline T ActivationFunctionWithMinMax(T x, T output_activation_min,
                                      T output_activation_max) {
  using std::max;
  using std::min;
  return min(max(x, output_activation_min), output_activation_max);
    9f06:	682b      	ldr	r3, [r5, #0]
    9f08:	9a03      	ldr	r2, [sp, #12]
    9f0a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9f0e:	3401      	adds	r4, #1
    9f10:	455c      	cmp	r4, fp
    9f12:	da08      	bge.n	9f26 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    9f14:	2600      	movs	r6, #0
      float total = 0.f;
    9f16:	2500      	movs	r5, #0
    9f18:	e7d9      	b.n	9ece <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    9f1a:	2100      	movs	r1, #0
    9f1c:	e7de      	b.n	9edc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    9f1e:	ad10      	add	r5, sp, #64	; 0x40
    9f20:	e7ec      	b.n	9efc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    9f22:	ad0f      	add	r5, sp, #60	; 0x3c
    9f24:	e7ef      	b.n	9f06 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    9f26:	3701      	adds	r7, #1
    9f28:	9b05      	ldr	r3, [sp, #20]
    9f2a:	429f      	cmp	r7, r3
    9f2c:	da0c      	bge.n	9f48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    9f2e:	2400      	movs	r4, #0
    9f30:	e7ee      	b.n	9f10 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    9f32:	bf00      	nop
    9f34:	000577d4 	.word	0x000577d4
    9f38:	000577dc 	.word	0x000577dc
    9f3c:	000577d0 	.word	0x000577d0
    9f40:	000577d8 	.word	0x000577d8
    9f44:	000577b4 	.word	0x000577b4
    if (size_ > kMaxSmallSize) {
    9f48:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    9f4a:	2b05      	cmp	r3, #5
    9f4c:	dd03      	ble.n	9f56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    9f4e:	982f      	ldr	r0, [sp, #188]	; 0xbc
    9f50:	b108      	cbz	r0, 9f56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    9f52:	f006 f954 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    9f58:	2b05      	cmp	r3, #5
    9f5a:	dd03      	ble.n	9f64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    9f5c:	9829      	ldr	r0, [sp, #164]	; 0xa4
    9f5e:	b108      	cbz	r0, 9f64 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    9f60:	f006 f94d 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f64:	9b22      	ldr	r3, [sp, #136]	; 0x88
    9f66:	2b05      	cmp	r3, #5
    9f68:	dd03      	ble.n	9f72 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    9f6a:	9823      	ldr	r0, [sp, #140]	; 0x8c
    9f6c:	b108      	cbz	r0, 9f72 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    9f6e:	f006 f946 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    9f72:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    9f74:	2b05      	cmp	r3, #5
    9f76:	dd03      	ble.n	9f80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    9f78:	981d      	ldr	r0, [sp, #116]	; 0x74
    9f7a:	b108      	cbz	r0, 9f80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    9f7c:	f006 f93f 	bl	101fe <_ZdaPv>
  return kTfLiteOk;
    9f80:	2000      	movs	r0, #0
      break;
    9f82:	e6d3      	b.n	9d2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    9f84:	a812      	add	r0, sp, #72	; 0x48
    9f86:	f005 fe5c 	bl	fc42 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    9f8a:	4641      	mov	r1, r8
    9f8c:	a834      	add	r0, sp, #208	; 0xd0
    9f8e:	f005 feab 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9f92:	4640      	mov	r0, r8
    9f94:	f005 fe02 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9f98:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    9f9a:	4649      	mov	r1, r9
    9f9c:	a83a      	add	r0, sp, #232	; 0xe8
    9f9e:	f005 fea3 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9fa2:	4648      	mov	r0, r9
    9fa4:	f005 fdfa 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    9fa8:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    9faa:	4639      	mov	r1, r7
    9fac:	a840      	add	r0, sp, #256	; 0x100
    9fae:	f005 fe9b 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9fb2:	4638      	mov	r0, r7
    9fb4:	f005 fe25 	bl	fc02 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    9fb8:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    9fba:	4629      	mov	r1, r5
    9fbc:	a846      	add	r0, sp, #280	; 0x118
    9fbe:	f005 fe93 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    9fc2:	4628      	mov	r0, r5
    9fc4:	f005 fdf0 	bl	fba8 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    9fc8:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    9fca:	9b12      	ldr	r3, [sp, #72]	; 0x48
    9fcc:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    9fce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    9fd0:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    9fd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9fd4:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    9fd6:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    9fda:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    9fde:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9fe0:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    9fe2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9fe4:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    9fe6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    9fe8:	2b01      	cmp	r3, #1
    9fea:	dd33      	ble.n	a054 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    9fec:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    9fee:	2802      	cmp	r0, #2
    9ff0:	d132      	bne.n	a058 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    9ff2:	4291      	cmp	r1, r2
    9ff4:	dc32      	bgt.n	a05c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    9ff6:	9a46      	ldr	r2, [sp, #280]	; 0x118
    9ff8:	2a00      	cmp	r2, #0
    9ffa:	dd31      	ble.n	a060 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    9ffc:	2a05      	cmp	r2, #5
    9ffe:	dd31      	ble.n	a064 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    a000:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    a002:	6812      	ldr	r2, [r2, #0]
    a004:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    a006:	9a46      	ldr	r2, [sp, #280]	; 0x118
    a008:	2a01      	cmp	r2, #1
    a00a:	dd2e      	ble.n	a06a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a00c:	2a05      	cmp	r2, #5
    a00e:	dd2e      	ble.n	a06e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    a010:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    a012:	6852      	ldr	r2, [r2, #4]
    a014:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    a016:	1e9a      	subs	r2, r3, #2
    a018:	d42c      	bmi.n	a074 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    a01a:	993a      	ldr	r1, [sp, #232]	; 0xe8
    a01c:	428a      	cmp	r2, r1
    a01e:	da2b      	bge.n	a078 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a020:	2905      	cmp	r1, #5
    a022:	dd2b      	ble.n	a07c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    a024:	993b      	ldr	r1, [sp, #236]	; 0xec
    a026:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    a02a:	9901      	ldr	r1, [sp, #4]
    a02c:	428a      	cmp	r2, r1
    a02e:	db2b      	blt.n	a088 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    a030:	3b01      	subs	r3, #1
    a032:	d42b      	bmi.n	a08c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    a034:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    a036:	4293      	cmp	r3, r2
    a038:	da2a      	bge.n	a090 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a03a:	2a05      	cmp	r2, #5
    a03c:	dd2a      	ble.n	a094 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    a03e:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    a040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a044:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    a046:	f04f 0a00 	mov.w	sl, #0
    a04a:	4653      	mov	r3, sl
    a04c:	46ca      	mov	sl, r9
    a04e:	46d9      	mov	r9, fp
    a050:	469b      	mov	fp, r3
    a052:	e0ee      	b.n	a232 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    a054:	f006 f8e8 	bl	10228 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    a058:	f006 f8e6 	bl	10228 <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a05c:	f006 f8e4 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a060:	f006 f8e2 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a064:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    a066:	920c      	str	r2, [sp, #48]	; 0x30
    a068:	e7cd      	b.n	a006 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    a06a:	f006 f8dd 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a06e:	9a48      	ldr	r2, [sp, #288]	; 0x120
    a070:	9201      	str	r2, [sp, #4]
    a072:	e7d0      	b.n	a016 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    a074:	f006 f8d8 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a078:	f006 f8d6 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a07c:	a94e      	add	r1, sp, #312	; 0x138
    a07e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    a082:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    a086:	e7d0      	b.n	a02a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    a088:	f006 f8ce 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a08c:	f006 f8cc 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a090:	f006 f8ca 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a094:	aa4e      	add	r2, sp, #312	; 0x138
    a096:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    a09a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    a09e:	930d      	str	r3, [sp, #52]	; 0x34
    a0a0:	e7d1      	b.n	a046 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    a0a2:	9b07      	ldr	r3, [sp, #28]
    a0a4:	b123      	cbz	r3, a0b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    a0a6:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    a0aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a0ac:	4413      	add	r3, r2
    a0ae:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    a0b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
inline int32_t MultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
    a0b2:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a0b6:	f1b9 0f00 	cmp.w	r9, #0
    a0ba:	f340 808f 	ble.w	a1dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    a0be:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a0c0:	409a      	lsls	r2, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a0c2:	4592      	cmp	sl, r2
    a0c4:	f000 808d 	beq.w	a1e2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    a0c8:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a0ca:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a0cc:	4653      	mov	r3, sl
    a0ce:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    a0d0:	fb02 f304 	mul.w	r3, r2, r4
    a0d4:	fb0a 3101 	mla	r1, sl, r1, r3
    a0d8:	fba2 230a 	umull	r2, r3, r2, sl
    a0dc:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a0de:	2a00      	cmp	r2, #0
    a0e0:	f173 0100 	sbcs.w	r1, r3, #0
    a0e4:	f2c0 8084 	blt.w	a1f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    a0e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a0ec:	1852      	adds	r2, r2, r1
    a0ee:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a0f2:	4611      	mov	r1, r2
    a0f4:	461c      	mov	r4, r3
    a0f6:	2a00      	cmp	r2, #0
    a0f8:	f173 0000 	sbcs.w	r0, r3, #0
    a0fc:	db7a      	blt.n	a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    a0fe:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a100:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a104:	2f00      	cmp	r7, #0
    a106:	d17d      	bne.n	a204 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    a108:	2e00      	cmp	r6, #0
    a10a:	db7e      	blt.n	a20a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    a10c:	2e1f      	cmp	r6, #31
    a10e:	f300 8083 	bgt.w	a218 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a112:	2701      	movs	r7, #1
    a114:	fa07 f006 	lsl.w	r0, r7, r6
    a118:	3801      	subs	r0, #1
    a11a:	f005 fd49 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a11e:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a120:	2000      	movs	r0, #0
    a122:	f005 fd45 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a126:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    a128:	4638      	mov	r0, r7
    a12a:	f005 fd41 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a12e:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    a130:	4641      	mov	r1, r8
    a132:	4620      	mov	r0, r4
    a134:	f005 fd3d 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a138:	9004      	str	r0, [sp, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a13a:	4639      	mov	r1, r7
    a13c:	4640      	mov	r0, r8
    a13e:	f005 fd3a 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a142:	4680      	mov	r8, r0
    a144:	9902      	ldr	r1, [sp, #8]
    a146:	4620      	mov	r0, r4
    a148:	f005 fd41 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a14c:	9f03      	ldr	r7, [sp, #12]
    a14e:	4639      	mov	r1, r7
    a150:	f005 fd2f 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a154:	4601      	mov	r1, r0
    a156:	4640      	mov	r0, r8
    a158:	f005 fd2f 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a15c:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    a15e:	4631      	mov	r1, r6
    a160:	4620      	mov	r0, r4
    a162:	f005 fd28 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a166:	4604      	mov	r4, r0
    a168:	4641      	mov	r1, r8
    a16a:	9804      	ldr	r0, [sp, #16]
    a16c:	f005 fd37 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a170:	4639      	mov	r1, r7
    a172:	f005 fd1e 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a176:	4601      	mov	r1, r0
    a178:	4620      	mov	r0, r4
    a17a:	f005 fd1e 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    a17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a180:	4418      	add	r0, r3
    a182:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    a184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a186:	4298      	cmp	r0, r3
    a188:	db4d      	blt.n	a226 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    a18a:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    a18c:	681b      	ldr	r3, [r3, #0]
    a18e:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    a190:	9a10      	ldr	r2, [sp, #64]	; 0x40
    a192:	4293      	cmp	r3, r2
    a194:	dc49      	bgt.n	a22a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    a196:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    a198:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    a19a:	9b01      	ldr	r3, [sp, #4]
    a19c:	fb03 530b 	mla	r3, r3, fp, r5
    a1a0:	9908      	ldr	r1, [sp, #32]
    a1a2:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    a1a4:	3501      	adds	r5, #1
    a1a6:	9b01      	ldr	r3, [sp, #4]
    a1a8:	429d      	cmp	r5, r3
    a1aa:	da40      	bge.n	a22e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    a1ac:	2300      	movs	r3, #0
    a1ae:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    a1b0:	980d      	ldr	r0, [sp, #52]	; 0x34
    a1b2:	4283      	cmp	r3, r0
    a1b4:	f6bf af75 	bge.w	a0a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    a1b8:	fb00 320b 	mla	r2, r0, fp, r3
    a1bc:	9905      	ldr	r1, [sp, #20]
    a1be:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    a1c0:	fb00 3205 	mla	r2, r0, r5, r3
    a1c4:	9c06      	ldr	r4, [sp, #24]
    a1c6:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    a1c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    a1ca:	4422      	add	r2, r4
    a1cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a1ce:	4421      	add	r1, r4
    a1d0:	9c11      	ldr	r4, [sp, #68]	; 0x44
    a1d2:	fb01 4202 	mla	r2, r1, r2, r4
    a1d6:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    a1d8:	3301      	adds	r3, #1
    a1da:	e7ea      	b.n	a1b2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    a1dc:	f1c9 0600 	rsb	r6, r9, #0
    a1e0:	e76e      	b.n	a0c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a1e2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a1e6:	d001      	beq.n	a1ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    a1e8:	2700      	movs	r7, #0
    a1ea:	e76e      	b.n	a0ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    a1ec:	2701      	movs	r7, #1
    a1ee:	e76c      	b.n	a0ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a1f0:	4921      	ldr	r1, [pc, #132]	; (a278 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    a1f2:	e77b      	b.n	a0ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a1f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a1f8:	1851      	adds	r1, r2, r1
    a1fa:	f04f 0400 	mov.w	r4, #0
    a1fe:	eb43 0404 	adc.w	r4, r3, r4
    a202:	e77c      	b.n	a0fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a204:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a208:	e77e      	b.n	a108 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    a20a:	4b1c      	ldr	r3, [pc, #112]	; (a27c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    a20c:	4a1c      	ldr	r2, [pc, #112]	; (a280 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    a20e:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a212:	481c      	ldr	r0, [pc, #112]	; (a284 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    a214:	f002 fada 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    a218:	4b1b      	ldr	r3, [pc, #108]	; (a288 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    a21a:	4a19      	ldr	r2, [pc, #100]	; (a280 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    a21c:	f240 1167 	movw	r1, #359	; 0x167
    a220:	4818      	ldr	r0, [pc, #96]	; (a284 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    a222:	f002 fad3 	bl	c7cc <__assert_func>
	return __b;
    a226:	ab0f      	add	r3, sp, #60	; 0x3c
    a228:	e7b0      	b.n	a18c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    a22a:	ab10      	add	r3, sp, #64	; 0x40
    a22c:	e7b4      	b.n	a198 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    a22e:	f10b 0b01 	add.w	fp, fp, #1
    a232:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a234:	459b      	cmp	fp, r3
    a236:	da01      	bge.n	a23c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    a238:	2500      	movs	r5, #0
    a23a:	e7b4      	b.n	a1a6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    a23c:	9b46      	ldr	r3, [sp, #280]	; 0x118
    a23e:	2b05      	cmp	r3, #5
    a240:	dd03      	ble.n	a24a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    a242:	9847      	ldr	r0, [sp, #284]	; 0x11c
    a244:	b108      	cbz	r0, a24a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    a246:	f005 ffda 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a24a:	9b40      	ldr	r3, [sp, #256]	; 0x100
    a24c:	2b05      	cmp	r3, #5
    a24e:	dd03      	ble.n	a258 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    a250:	9841      	ldr	r0, [sp, #260]	; 0x104
    a252:	b108      	cbz	r0, a258 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    a254:	f005 ffd3 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a258:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    a25a:	2b05      	cmp	r3, #5
    a25c:	dd03      	ble.n	a266 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    a25e:	983b      	ldr	r0, [sp, #236]	; 0xec
    a260:	b108      	cbz	r0, a266 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    a262:	f005 ffcc 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a266:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    a268:	2b05      	cmp	r3, #5
    a26a:	dd03      	ble.n	a274 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    a26c:	9835      	ldr	r0, [sp, #212]	; 0xd4
    a26e:	b108      	cbz	r0, a274 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    a270:	f005 ffc5 	bl	101fe <_ZdaPv>
  return kTfLiteOk;
    a274:	2000      	movs	r0, #0
      break;
    a276:	e559      	b.n	9d2c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    a278:	c0000001 	.word	0xc0000001
    a27c:	000576e0 	.word	0x000576e0
    a280:	000576f0 	.word	0x000576f0
    a284:	00057748 	.word	0x00057748
    a288:	000577a4 	.word	0x000577a4

0000a28c <_ZN6tflite17Register_QUANTIZEEv>:
                                           sizeof(OpDataQuantizeReference));
}

}  // namespace

TfLiteRegistration Register_QUANTIZE() {
    a28c:	b470      	push	{r4, r5, r6}
    a28e:	4606      	mov	r6, r0
          /*prepare=*/PrepareQuantizeReference,
          /*invoke=*/EvalQuantizeReference,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    a290:	4604      	mov	r4, r0
    a292:	4d05      	ldr	r5, [pc, #20]	; (a2a8 <_ZN6tflite17Register_QUANTIZEEv+0x1c>)
    a294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a298:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    a29c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    a2a0:	4630      	mov	r0, r6
    a2a2:	bc70      	pop	{r4, r5, r6}
    a2a4:	4770      	bx	lr
    a2a6:	bf00      	nop
    a2a8:	000111e0 	.word	0x000111e0

0000a2ac <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {

TfLiteStatus PrepareQuantizeReference(TfLiteContext* context,
                                      TfLiteNode* node) {
    a2ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a2b0:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    a2b2:	690e      	ldr	r6, [r1, #16]
    a2b4:	b1ae      	cbz	r6, a2e2 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36>
    a2b6:	4605      	mov	r5, r0
    a2b8:	460c      	mov	r4, r1
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    a2ba:	680b      	ldr	r3, [r1, #0]
    a2bc:	681b      	ldr	r3, [r3, #0]
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    a2be:	2b01      	cmp	r3, #1
    a2c0:	d011      	beq.n	a2e6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a>
    a2c2:	6946      	ldr	r6, [r0, #20]
    a2c4:	2401      	movs	r4, #1
    a2c6:	9403      	str	r4, [sp, #12]
    a2c8:	9302      	str	r3, [sp, #8]
    a2ca:	4b68      	ldr	r3, [pc, #416]	; (a46c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    a2cc:	9301      	str	r3, [sp, #4]
    a2ce:	4b68      	ldr	r3, [pc, #416]	; (a470 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c4>)
    a2d0:	9300      	str	r3, [sp, #0]
    a2d2:	2321      	movs	r3, #33	; 0x21
    a2d4:	4a67      	ldr	r2, [pc, #412]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a2d6:	4968      	ldr	r1, [pc, #416]	; (a478 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a2d8:	47b0      	blx	r6
  data->quantization_params.zero_point = output->params.zero_point;
  data->quantization_params.scale = static_cast<double>(output->params.scale);

  data->input_zero_point = input->params.zero_point;
  return kTfLiteOk;
}
    a2da:	4620      	mov	r0, r4
    a2dc:	b004      	add	sp, #16
    a2de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(node->user_data != nullptr);
    a2e2:	f005 ffa1 	bl	10228 <abort>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    a2e6:	684b      	ldr	r3, [r1, #4]
    a2e8:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    a2ea:	2b01      	cmp	r3, #1
    a2ec:	d00c      	beq.n	a308 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c>
    a2ee:	6946      	ldr	r6, [r0, #20]
    a2f0:	2401      	movs	r4, #1
    a2f2:	9403      	str	r4, [sp, #12]
    a2f4:	9302      	str	r3, [sp, #8]
    a2f6:	4b5d      	ldr	r3, [pc, #372]	; (a46c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c0>)
    a2f8:	9301      	str	r3, [sp, #4]
    a2fa:	4b60      	ldr	r3, [pc, #384]	; (a47c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>)
    a2fc:	9300      	str	r3, [sp, #0]
    a2fe:	2322      	movs	r3, #34	; 0x22
    a300:	4a5c      	ldr	r2, [pc, #368]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a302:	495d      	ldr	r1, [pc, #372]	; (a478 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a304:	47b0      	blx	r6
    a306:	e7e8      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const TfLiteTensor* input = GetInput(context, node, 0);
    a308:	2200      	movs	r2, #0
    a30a:	f005 fb83 	bl	fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    a30e:	4680      	mov	r8, r0
    a310:	b1c8      	cbz	r0, a346 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  TfLiteTensor* output = GetOutput(context, node, 0);
    a312:	2200      	movs	r2, #0
    a314:	4621      	mov	r1, r4
    a316:	4628      	mov	r0, r5
    a318:	f005 fb9b 	bl	fa52 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    a31c:	4607      	mov	r7, r0
    a31e:	b1e0      	cbz	r0, a35a <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae>
  TF_LITE_ENSURE_EQ(context, output->quantization.type,
    a320:	f890 4030 	ldrb.w	r4, [r0, #48]	; 0x30
    a324:	2c01      	cmp	r4, #1
    a326:	d022      	beq.n	a36e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc2>
    a328:	696f      	ldr	r7, [r5, #20]
    a32a:	2601      	movs	r6, #1
    a32c:	9603      	str	r6, [sp, #12]
    a32e:	9402      	str	r4, [sp, #8]
    a330:	4b53      	ldr	r3, [pc, #332]	; (a480 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d4>)
    a332:	9301      	str	r3, [sp, #4]
    a334:	4b53      	ldr	r3, [pc, #332]	; (a484 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d8>)
    a336:	9300      	str	r3, [sp, #0]
    a338:	232b      	movs	r3, #43	; 0x2b
    a33a:	4a4e      	ldr	r2, [pc, #312]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a33c:	494e      	ldr	r1, [pc, #312]	; (a478 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1cc>)
    a33e:	4628      	mov	r0, r5
    a340:	47b8      	blx	r7
    a342:	4634      	mov	r4, r6
    a344:	e7c9      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    a346:	696c      	ldr	r4, [r5, #20]
    a348:	4b4f      	ldr	r3, [pc, #316]	; (a488 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1dc>)
    a34a:	9300      	str	r3, [sp, #0]
    a34c:	2325      	movs	r3, #37	; 0x25
    a34e:	4a49      	ldr	r2, [pc, #292]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a350:	494e      	ldr	r1, [pc, #312]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a352:	4628      	mov	r0, r5
    a354:	47a0      	blx	r4
    a356:	2401      	movs	r4, #1
    a358:	e7bf      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output != nullptr);
    a35a:	696c      	ldr	r4, [r5, #20]
    a35c:	4b4c      	ldr	r3, [pc, #304]	; (a490 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e4>)
    a35e:	9300      	str	r3, [sp, #0]
    a360:	2327      	movs	r3, #39	; 0x27
    a362:	4a44      	ldr	r2, [pc, #272]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a364:	4949      	ldr	r1, [pc, #292]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a366:	4628      	mov	r0, r5
    a368:	47a0      	blx	r4
    a36a:	2401      	movs	r4, #1
    a36c:	e7b5      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  const auto* affine_quantization =
    a36e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    a370:	b16b      	cbz	r3, a38e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe2>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a372:	681b      	ldr	r3, [r3, #0]
    a374:	b1a3      	cbz	r3, a3a0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf4>
  TF_LITE_ENSURE(context, affine_quantization->scale->size == 1);
    a376:	681b      	ldr	r3, [r3, #0]
    a378:	2b01      	cmp	r3, #1
    a37a:	d01a      	beq.n	a3b2 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x106>
    a37c:	696e      	ldr	r6, [r5, #20]
    a37e:	4b45      	ldr	r3, [pc, #276]	; (a494 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e8>)
    a380:	9300      	str	r3, [sp, #0]
    a382:	2331      	movs	r3, #49	; 0x31
    a384:	4a3b      	ldr	r2, [pc, #236]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a386:	4941      	ldr	r1, [pc, #260]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a388:	4628      	mov	r0, r5
    a38a:	47b0      	blx	r6
    a38c:	e7a5      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization);
    a38e:	696e      	ldr	r6, [r5, #20]
    a390:	4b41      	ldr	r3, [pc, #260]	; (a498 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ec>)
    a392:	9300      	str	r3, [sp, #0]
    a394:	232f      	movs	r3, #47	; 0x2f
    a396:	4a37      	ldr	r2, [pc, #220]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a398:	493c      	ldr	r1, [pc, #240]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a39a:	4628      	mov	r0, r5
    a39c:	47b0      	blx	r6
    a39e:	e79c      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    a3a0:	696e      	ldr	r6, [r5, #20]
    a3a2:	4b3e      	ldr	r3, [pc, #248]	; (a49c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f0>)
    a3a4:	9300      	str	r3, [sp, #0]
    a3a6:	2330      	movs	r3, #48	; 0x30
    a3a8:	4a32      	ldr	r2, [pc, #200]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a3aa:	4938      	ldr	r1, [pc, #224]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a3ac:	4628      	mov	r0, r5
    a3ae:	47b0      	blx	r6
    a3b0:	e793      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input->type == kTfLiteFloat32 ||
    a3b2:	f898 3000 	ldrb.w	r3, [r8]
    a3b6:	2b01      	cmp	r3, #1
    a3b8:	d00c      	beq.n	a3d4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a3ba:	2b07      	cmp	r3, #7
    a3bc:	d00a      	beq.n	a3d4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a3be:	2b09      	cmp	r3, #9
    a3c0:	d008      	beq.n	a3d4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x128>
    a3c2:	696e      	ldr	r6, [r5, #20]
    a3c4:	4b36      	ldr	r3, [pc, #216]	; (a4a0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f4>)
    a3c6:	9300      	str	r3, [sp, #0]
    a3c8:	2333      	movs	r3, #51	; 0x33
    a3ca:	4a2a      	ldr	r2, [pc, #168]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a3cc:	492f      	ldr	r1, [pc, #188]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a3ce:	4628      	mov	r0, r5
    a3d0:	47b0      	blx	r6
    a3d2:	e782      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
    a3d4:	783a      	ldrb	r2, [r7, #0]
    a3d6:	2a09      	cmp	r2, #9
    a3d8:	d00c      	beq.n	a3f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a3da:	2a07      	cmp	r2, #7
    a3dc:	d00a      	beq.n	a3f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a3de:	2a02      	cmp	r2, #2
    a3e0:	d008      	beq.n	a3f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x148>
    a3e2:	696e      	ldr	r6, [r5, #20]
    a3e4:	4b2f      	ldr	r3, [pc, #188]	; (a4a4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
    a3e6:	9300      	str	r3, [sp, #0]
    a3e8:	2336      	movs	r3, #54	; 0x36
    a3ea:	4a22      	ldr	r2, [pc, #136]	; (a474 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c8>)
    a3ec:	4927      	ldr	r1, [pc, #156]	; (a48c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1e0>)
    a3ee:	4628      	mov	r0, r5
    a3f0:	47b0      	blx	r6
    a3f2:	e772      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a3f4:	2b07      	cmp	r3, #7
    a3f6:	d00c      	beq.n	a412 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
    a3f8:	2b09      	cmp	r3, #9
    a3fa:	d00a      	beq.n	a412 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x166>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
    a3fc:	2b09      	cmp	r3, #9
    a3fe:	d02b      	beq.n	a458 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ac>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a400:	2b09      	cmp	r3, #9
    a402:	d02c      	beq.n	a45e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b2>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a404:	2b07      	cmp	r3, #7
    a406:	d02d      	beq.n	a464 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b8>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a408:	2b07      	cmp	r3, #7
    a40a:	d119      	bne.n	a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32)) {
    a40c:	2a02      	cmp	r2, #2
    a40e:	d117      	bne.n	a440 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x194>
    a410:	e001      	b.n	a416 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
    a412:	2a09      	cmp	r2, #9
    a414:	d1f2      	bne.n	a3fc <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    double effective_scale = static_cast<double>(input->params.scale) /
    a416:	f8d8 000c 	ldr.w	r0, [r8, #12]
    a41a:	f7f6 f801 	bl	420 <__aeabi_f2d>
    a41e:	4604      	mov	r4, r0
    a420:	460d      	mov	r5, r1
                             static_cast<double>(output->params.scale);
    a422:	68f8      	ldr	r0, [r7, #12]
    a424:	f7f5 fffc 	bl	420 <__aeabi_f2d>
    a428:	4602      	mov	r2, r0
    a42a:	460b      	mov	r3, r1
    double effective_scale = static_cast<double>(input->params.scale) /
    a42c:	4620      	mov	r0, r4
    a42e:	4629      	mov	r1, r5
    a430:	f7f6 f978 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
    a434:	f106 0314 	add.w	r3, r6, #20
    a438:	f106 0210 	add.w	r2, r6, #16
    a43c:	f7fe fd54 	bl	8ee8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  data->quantization_params.zero_point = output->params.zero_point;
    a440:	693b      	ldr	r3, [r7, #16]
    a442:	6033      	str	r3, [r6, #0]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
    a444:	68f8      	ldr	r0, [r7, #12]
    a446:	f7f5 ffeb 	bl	420 <__aeabi_f2d>
    a44a:	e9c6 0102 	strd	r0, r1, [r6, #8]
  data->input_zero_point = input->params.zero_point;
    a44e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    a452:	61b3      	str	r3, [r6, #24]
  return kTfLiteOk;
    a454:	2400      	movs	r4, #0
    a456:	e740      	b.n	a2da <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
    a458:	2a07      	cmp	r2, #7
    a45a:	d1d1      	bne.n	a400 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x154>
    a45c:	e7db      	b.n	a416 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
    a45e:	2a02      	cmp	r2, #2
    a460:	d1d0      	bne.n	a404 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x158>
    a462:	e7d8      	b.n	a416 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
    a464:	2a07      	cmp	r2, #7
    a466:	d1cf      	bne.n	a408 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15c>
    a468:	e7d5      	b.n	a416 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16a>
    a46a:	bf00      	nop
    a46c:	000578c4 	.word	0x000578c4
    a470:	000574c8 	.word	0x000574c8
    a474:	000577e0 	.word	0x000577e0
    a478:	000574ac 	.word	0x000574ac
    a47c:	000574d8 	.word	0x000574d8
    a480:	00057838 	.word	0x00057838
    a484:	00057854 	.word	0x00057854
    a488:	000574ec 	.word	0x000574ec
    a48c:	00056fac 	.word	0x00056fac
    a490:	00057500 	.word	0x00057500
    a494:	000578a0 	.word	0x000578a0
    a498:	00057870 	.word	0x00057870
    a49c:	00057884 	.word	0x00057884
    a4a0:	000578c8 	.word	0x000578c8
    a4a4:	00057924 	.word	0x00057924

0000a4a8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
    a4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a4ac:	b0a5      	sub	sp, #148	; 0x94
  TFLITE_DCHECK(node->user_data != nullptr);
    a4ae:	690c      	ldr	r4, [r1, #16]
    a4b0:	2c00      	cmp	r4, #0
    a4b2:	d03e      	beq.n	a532 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8a>
    a4b4:	4606      	mov	r6, r0
    a4b6:	460d      	mov	r5, r1
  TFLITE_DCHECK(context != nullptr);
    a4b8:	2800      	cmp	r0, #0
    a4ba:	d03c      	beq.n	a536 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8e>
  TFLITE_DCHECK(node != nullptr);
    a4bc:	2900      	cmp	r1, #0
    a4be:	d03c      	beq.n	a53a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x92>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    a4c0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    a4c2:	680a      	ldr	r2, [r1, #0]
    a4c4:	6851      	ldr	r1, [r2, #4]
    a4c6:	4798      	blx	r3
    a4c8:	4680      	mov	r8, r0
  TFLITE_DCHECK(context != nullptr);
    a4ca:	2e00      	cmp	r6, #0
    a4cc:	d037      	beq.n	a53e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x96>
  TFLITE_DCHECK(node != nullptr);
    a4ce:	2d00      	cmp	r5, #0
    a4d0:	d037      	beq.n	a542 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    a4d2:	6d73      	ldr	r3, [r6, #84]	; 0x54
    a4d4:	686a      	ldr	r2, [r5, #4]
    a4d6:	6851      	ldr	r1, [r2, #4]
    a4d8:	4630      	mov	r0, r6
    a4da:	4798      	blx	r3
    a4dc:	4605      	mov	r5, r0
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);

  if (input->type == kTfLiteFloat32) {
    a4de:	f898 7008 	ldrb.w	r7, [r8, #8]
    a4e2:	2f01      	cmp	r7, #1
    a4e4:	d02f      	beq.n	a546 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9e>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt16) {
    a4e6:	2f07      	cmp	r7, #7
    a4e8:	f000 816f 	beq.w	a7ca <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x322>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    }
  } else if (input->type == kTfLiteInt8) {
    a4ec:	2f09      	cmp	r7, #9
    a4ee:	f040 860a 	bne.w	b106 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc5e>
    // Int8 to Int8 requantization, required if the input and output tensors
    // have different scales and/or zero points.
    size_t size = ElementCount(*input->dims);
    a4f2:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a4f6:	f004 fe92 	bl	f21e <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a4fa:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a4fc:	7a2b      	ldrb	r3, [r5, #8]
    a4fe:	2b07      	cmp	r3, #7
    a500:	f000 8484 	beq.w	ae0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x964>
    a504:	2b09      	cmp	r3, #9
    a506:	f000 83c4 	beq.w	ac92 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ea>
    a50a:	2b02      	cmp	r3, #2
    a50c:	f000 8550 	beq.w	afb0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb08>
            data->requantize_output_multiplier, data->requantize_output_shift,
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int32_t>(output));
        break;
      default:
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a510:	6977      	ldr	r7, [r6, #20]
    a512:	f898 0008 	ldrb.w	r0, [r8, #8]
    a516:	f7fe fc91 	bl	8e3c <TfLiteTypeGetName>
    a51a:	4604      	mov	r4, r0
    a51c:	7a28      	ldrb	r0, [r5, #8]
    a51e:	f7fe fc8d 	bl	8e3c <TfLiteTypeGetName>
    a522:	4603      	mov	r3, r0
    a524:	4622      	mov	r2, r4
    a526:	49b8      	ldr	r1, [pc, #736]	; (a808 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a528:	4630      	mov	r0, r6
    a52a:	47b8      	blx	r7
                           TfLiteTypeGetName(input->type),
                           TfLiteTypeGetName(output->type));
        return kTfLiteError;
    a52c:	2701      	movs	r7, #1
    a52e:	f000 bdf9 	b.w	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  TFLITE_DCHECK(node->user_data != nullptr);
    a532:	f005 fe79 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    a536:	f005 fe77 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    a53a:	f005 fe75 	bl	10228 <abort>
  TFLITE_DCHECK(context != nullptr);
    a53e:	f005 fe73 	bl	10228 <abort>
  TFLITE_DCHECK(node != nullptr);
    a542:	f005 fe71 	bl	10228 <abort>
    switch (output->type) {
    a546:	7a03      	ldrb	r3, [r0, #8]
    a548:	2b07      	cmp	r3, #7
    a54a:	f000 8098 	beq.w	a67e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d6>
    a54e:	2b09      	cmp	r3, #9
    a550:	f040 812b 	bne.w	a7aa <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x302>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a554:	4641      	mov	r1, r8
    a556:	a80c      	add	r0, sp, #48	; 0x30
    a558:	f005 fbc6 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a55c:	4640      	mov	r0, r8
    a55e:	f005 fb13 	bl	fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a562:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a564:	4629      	mov	r1, r5
    a566:	a812      	add	r0, sp, #72	; 0x48
    a568:	f005 fbbe 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a56c:	4628      	mov	r0, r5
    a56e:	f005 fb1b 	bl	fba8 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a572:	4681      	mov	r9, r0
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
                           const RuntimeShape& input_shape,
                           const InputT* input_data,
                           const RuntimeShape& output_shape,
                           OutputT* output_data) {
  const int32_t zero_point = op_params.zero_point;
    a574:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a578:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a57c:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a580:	980c      	ldr	r0, [sp, #48]	; 0x30
    a582:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a584:	4298      	cmp	r0, r3
    a586:	d101      	bne.n	a58c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe4>
  for (int i = 0; i < dims_count; ++i) {
    a588:	2300      	movs	r3, #0
    a58a:	e017      	b.n	a5bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x114>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a58c:	f005 fe4c 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a590:	f005 fe4a 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a594:	f005 fe48 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a598:	aa24      	add	r2, sp, #144	; 0x90
    a59a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a59e:	f852 1c5c 	ldr.w	r1, [r2, #-92]
    a5a2:	e017      	b.n	a5d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    a5a4:	f005 fe40 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a5a8:	f005 fe3e 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5ac:	aa24      	add	r2, sp, #144	; 0x90
    a5ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a5b2:	f852 2c44 	ldr.w	r2, [r2, #-68]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a5b6:	428a      	cmp	r2, r1
    a5b8:	d117      	bne.n	a5ea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x142>
  for (int i = 0; i < dims_count; ++i) {
    a5ba:	3301      	adds	r3, #1
    a5bc:	4298      	cmp	r0, r3
    a5be:	dd16      	ble.n	a5ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x146>
    TFLITE_DCHECK_GE(i, 0);
    a5c0:	2b00      	cmp	r3, #0
    a5c2:	dbe5      	blt.n	a590 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    a5c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a5c6:	4293      	cmp	r3, r2
    a5c8:	dae4      	bge.n	a594 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5ca:	2a05      	cmp	r2, #5
    a5cc:	dde4      	ble.n	a598 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf0>
    a5ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    a5d0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a5d4:	2b00      	cmp	r3, #0
    a5d6:	dbe5      	blt.n	a5a4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a5d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a5da:	4293      	cmp	r3, r2
    a5dc:	dae4      	bge.n	a5a8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x100>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5de:	2a05      	cmp	r2, #5
    a5e0:	dde4      	ble.n	a5ac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x104>
    a5e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a5e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a5e8:	e7e5      	b.n	a5b6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x10e>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a5ea:	f005 fe1d 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a5ee:	2805      	cmp	r0, #5
    a5f0:	dd0a      	ble.n	a608 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x160>
    a5f2:	990d      	ldr	r1, [sp, #52]	; 0x34
    for (int i = 0; i < size_; i++) {
    a5f4:	2300      	movs	r3, #0
    int buffer_size = 1;
    a5f6:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a5f8:	4298      	cmp	r0, r3
    a5fa:	dd07      	ble.n	a60c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x164>
      buffer_size *= dims_data[i];
    a5fc:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a600:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a604:	3301      	adds	r3, #1
    a606:	e7f7      	b.n	a5f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x150>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a608:	a90d      	add	r1, sp, #52	; 0x34
    a60a:	e7f3      	b.n	a5f4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x14c>
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
  static constexpr int32_t min_val = std::numeric_limits<OutputT>::min();
  static constexpr int32_t max_val = std::numeric_limits<OutputT>::max();

  for (int i = 0; i < flat_size; i++) {
    a60c:	2400      	movs	r4, #0
    a60e:	e005      	b.n	a61c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x174>
	return __b;
    a610:	4b7e      	ldr	r3, [pc, #504]	; (a80c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x364>)
    a612:	e01e      	b.n	a652 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1aa>
    const InputT val = input_data[i];
    int32_t unclamped =
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
        zero_point;
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a614:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a616:	f809 3006 	strb.w	r3, [r9, r6]
  for (int i = 0; i < flat_size; i++) {
    a61a:	3401      	adds	r4, #1
    a61c:	42ac      	cmp	r4, r5
    a61e:	da1d      	bge.n	a65c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1b4>
    const InputT val = input_data[i];
    a620:	4626      	mov	r6, r4
    a622:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a626:	e9dd 0100 	ldrd	r0, r1, [sp]
    a62a:	f7f6 fa13 	bl	a54 <__aeabi_d2f>
    a62e:	4601      	mov	r1, r0
    a630:	4638      	mov	r0, r7
    a632:	f7f6 fc21 	bl	e78 <__aeabi_fdiv>
    a636:	f7f5 fef3 	bl	420 <__aeabi_f2d>
    a63a:	f002 f85b 	bl	c6f4 <round>
    a63e:	f7f6 fa09 	bl	a54 <__aeabi_d2f>
    a642:	f7f6 fd2b 	bl	109c <__aeabi_f2iz>
    a646:	4450      	add	r0, sl
    int32_t unclamped =
    a648:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a64a:	f110 0f80 	cmn.w	r0, #128	; 0x80
    a64e:	dbdf      	blt.n	a610 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x168>
      return __a;
    a650:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a652:	681a      	ldr	r2, [r3, #0]
    a654:	2a7f      	cmp	r2, #127	; 0x7f
    a656:	dddd      	ble.n	a614 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
	return __b;
    a658:	4b6d      	ldr	r3, [pc, #436]	; (a810 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x368>)
    a65a:	e7db      	b.n	a614 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16c>
    if (size_ > kMaxSmallSize) {
    a65c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a65e:	2b05      	cmp	r3, #5
    a660:	dd03      	ble.n	a66a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
      delete[] dims_pointer_;
    a662:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a664:	b108      	cbz	r0, a66a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1c2>
    a666:	f005 fdca 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a66a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a66c:	2b05      	cmp	r3, #5
    a66e:	dd03      	ble.n	a678 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
      delete[] dims_pointer_;
    a670:	980d      	ldr	r0, [sp, #52]	; 0x34
    a672:	b108      	cbz	r0, a678 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1d0>
    a674:	f005 fdc3 	bl	101fe <_ZdaPv>
                       TfLiteTypeGetName(input->type),
                       TfLiteTypeGetName(output->type));
    return kTfLiteError;
  }

  return kTfLiteOk;
    a678:	2700      	movs	r7, #0
    a67a:	f000 bd53 	b.w	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
            data->quantization_params, tflite::micro::GetTensorShape(input),
    a67e:	4641      	mov	r1, r8
    a680:	a818      	add	r0, sp, #96	; 0x60
    a682:	f005 fb31 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a686:	4640      	mov	r0, r8
    a688:	f005 fa7e 	bl	fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    a68c:	4680      	mov	r8, r0
            tflite::micro::GetTensorShape(output),
    a68e:	4629      	mov	r1, r5
    a690:	a81e      	add	r0, sp, #120	; 0x78
    a692:	f005 fb29 	bl	fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
    a696:	4628      	mov	r0, r5
    a698:	f005 faaf 	bl	fbfa <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a69c:	4681      	mov	r9, r0
  const int32_t zero_point = op_params.zero_point;
    a69e:	f8d4 a000 	ldr.w	sl, [r4]
  const double scale = op_params.scale;
    a6a2:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
    a6a6:	e9cd 3400 	strd	r3, r4, [sp]
  inline int32_t DimensionsCount() const { return size_; }
    a6aa:	9818      	ldr	r0, [sp, #96]	; 0x60
    a6ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a6ae:	4298      	cmp	r0, r3
    a6b0:	d101      	bne.n	a6b6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x20e>
  for (int i = 0; i < dims_count; ++i) {
    a6b2:	2300      	movs	r3, #0
    a6b4:	e017      	b.n	a6e6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x23e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
    a6b6:	f005 fdb7 	bl	10228 <abort>
    TFLITE_DCHECK_GE(i, 0);
    a6ba:	f005 fdb5 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6be:	f005 fdb3 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6c2:	aa24      	add	r2, sp, #144	; 0x90
    a6c4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a6c8:	f852 1c2c 	ldr.w	r1, [r2, #-44]
    a6cc:	e017      	b.n	a6fe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x256>
    TFLITE_DCHECK_GE(i, 0);
    a6ce:	f005 fdab 	bl	10228 <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6d2:	f005 fda9 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6d6:	aa24      	add	r2, sp, #144	; 0x90
    a6d8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a6dc:	f852 2c14 	ldr.w	r2, [r2, #-20]
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a6e0:	428a      	cmp	r2, r1
    a6e2:	d117      	bne.n	a714 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x26c>
  for (int i = 0; i < dims_count; ++i) {
    a6e4:	3301      	adds	r3, #1
    a6e6:	4298      	cmp	r0, r3
    a6e8:	dd16      	ble.n	a718 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x270>
    TFLITE_DCHECK_GE(i, 0);
    a6ea:	2b00      	cmp	r3, #0
    a6ec:	dbe5      	blt.n	a6ba <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x212>
    TFLITE_DCHECK_LT(i, size_);
    a6ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a6f0:	4293      	cmp	r3, r2
    a6f2:	dae4      	bge.n	a6be <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x216>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6f4:	2a05      	cmp	r2, #5
    a6f6:	dde4      	ble.n	a6c2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x21a>
    a6f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a6fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    a6fe:	2b00      	cmp	r3, #0
    a700:	dbe5      	blt.n	a6ce <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x226>
    TFLITE_DCHECK_LT(i, size_);
    a702:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    a704:	4293      	cmp	r3, r2
    a706:	dae4      	bge.n	a6d2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a708:	2a05      	cmp	r2, #5
    a70a:	dde4      	ble.n	a6d6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22e>
    a70c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    a70e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    a712:	e7e5      	b.n	a6e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x238>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    a714:	f005 fd88 	bl	10228 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a718:	2805      	cmp	r0, #5
    a71a:	dd0a      	ble.n	a732 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28a>
    a71c:	9919      	ldr	r1, [sp, #100]	; 0x64
    for (int i = 0; i < size_; i++) {
    a71e:	2300      	movs	r3, #0
    int buffer_size = 1;
    a720:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    a722:	4298      	cmp	r0, r3
    a724:	dd07      	ble.n	a736 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28e>
      buffer_size *= dims_data[i];
    a726:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    a72a:	fb02 f505 	mul.w	r5, r2, r5
    for (int i = 0; i < size_; i++) {
    a72e:	3301      	adds	r3, #1
    a730:	e7f7      	b.n	a722 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x27a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a732:	a919      	add	r1, sp, #100	; 0x64
    a734:	e7f3      	b.n	a71e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x276>
  for (int i = 0; i < flat_size; i++) {
    a736:	2400      	movs	r4, #0
    a738:	e005      	b.n	a746 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x29e>
	return __b;
    a73a:	4b36      	ldr	r3, [pc, #216]	; (a814 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x36c>)
    a73c:	e01e      	b.n	a77c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2d4>
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
    a73e:	681b      	ldr	r3, [r3, #0]
    output_data[i] = clamped;
    a740:	f829 3016 	strh.w	r3, [r9, r6, lsl #1]
  for (int i = 0; i < flat_size; i++) {
    a744:	3401      	adds	r4, #1
    a746:	42ac      	cmp	r4, r5
    a748:	da1e      	bge.n	a788 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e0>
    const InputT val = input_data[i];
    a74a:	4626      	mov	r6, r4
    a74c:	f858 7024 	ldr.w	r7, [r8, r4, lsl #2]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
    a750:	e9dd 0100 	ldrd	r0, r1, [sp]
    a754:	f7f6 f97e 	bl	a54 <__aeabi_d2f>
    a758:	4601      	mov	r1, r0
    a75a:	4638      	mov	r0, r7
    a75c:	f7f6 fb8c 	bl	e78 <__aeabi_fdiv>
    a760:	f7f5 fe5e 	bl	420 <__aeabi_f2d>
    a764:	f001 ffc6 	bl	c6f4 <round>
    a768:	f7f6 f974 	bl	a54 <__aeabi_d2f>
    a76c:	f7f6 fc96 	bl	109c <__aeabi_f2iz>
    a770:	4450      	add	r0, sl
    int32_t unclamped =
    a772:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__a < __b)
    a774:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
    a778:	dbdf      	blt.n	a73a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x292>
      return __a;
    a77a:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__b < __a)
    a77c:	681a      	ldr	r2, [r3, #0]
    a77e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    a782:	dbdc      	blt.n	a73e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
	return __b;
    a784:	4b24      	ldr	r3, [pc, #144]	; (a818 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x370>)
    a786:	e7da      	b.n	a73e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x296>
    if (size_ > kMaxSmallSize) {
    a788:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    a78a:	2b05      	cmp	r3, #5
    a78c:	dd03      	ble.n	a796 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
      delete[] dims_pointer_;
    a78e:	981f      	ldr	r0, [sp, #124]	; 0x7c
    a790:	b108      	cbz	r0, a796 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ee>
    a792:	f005 fd34 	bl	101fe <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    a796:	9b18      	ldr	r3, [sp, #96]	; 0x60
    a798:	2b05      	cmp	r3, #5
    a79a:	dd03      	ble.n	a7a4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
      delete[] dims_pointer_;
    a79c:	9819      	ldr	r0, [sp, #100]	; 0x64
    a79e:	b108      	cbz	r0, a7a4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2fc>
    a7a0:	f005 fd2d 	bl	101fe <_ZdaPv>
        return kTfLiteOk;
    a7a4:	2700      	movs	r7, #0
    a7a6:	f000 bcbd 	b.w	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a7aa:	f8d6 8014 	ldr.w	r8, [r6, #20]
    a7ae:	4638      	mov	r0, r7
    a7b0:	f7fe fb44 	bl	8e3c <TfLiteTypeGetName>
    a7b4:	4604      	mov	r4, r0
    a7b6:	7a28      	ldrb	r0, [r5, #8]
    a7b8:	f7fe fb40 	bl	8e3c <TfLiteTypeGetName>
    a7bc:	4603      	mov	r3, r0
    a7be:	4622      	mov	r2, r4
    a7c0:	4911      	ldr	r1, [pc, #68]	; (a808 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a7c2:	4630      	mov	r0, r6
    a7c4:	47c0      	blx	r8
        return kTfLiteError;
    a7c6:	f000 bcad 	b.w	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    size_t size = ElementCount(*input->dims);
    a7ca:	f8d8 0004 	ldr.w	r0, [r8, #4]
    a7ce:	f004 fd26 	bl	f21e <_ZN6tflite12ElementCountERK14TfLiteIntArray>
    a7d2:	9000      	str	r0, [sp, #0]
    switch (output->type) {
    a7d4:	7a2b      	ldrb	r3, [r5, #8]
    a7d6:	2b07      	cmp	r3, #7
    a7d8:	f000 80dd 	beq.w	a996 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ee>
    a7dc:	2b09      	cmp	r3, #9
    a7de:	d01d      	beq.n	a81c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x374>
    a7e0:	2b02      	cmp	r3, #2
    a7e2:	f000 8197 	beq.w	ab14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x66c>
        TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    a7e6:	6977      	ldr	r7, [r6, #20]
    a7e8:	f898 0008 	ldrb.w	r0, [r8, #8]
    a7ec:	f7fe fb26 	bl	8e3c <TfLiteTypeGetName>
    a7f0:	4604      	mov	r4, r0
    a7f2:	7a28      	ldrb	r0, [r5, #8]
    a7f4:	f7fe fb22 	bl	8e3c <TfLiteTypeGetName>
    a7f8:	4603      	mov	r3, r0
    a7fa:	4622      	mov	r2, r4
    a7fc:	4902      	ldr	r1, [pc, #8]	; (a808 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x360>)
    a7fe:	4630      	mov	r0, r6
    a800:	47b8      	blx	r7
        return kTfLiteError;
    a802:	2701      	movs	r7, #1
    a804:	f000 bc8e 	b.w	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    a808:	00057590 	.word	0x00057590
    a80c:	000579ac 	.word	0x000579ac
    a810:	000579a8 	.word	0x000579a8
    a814:	000579a4 	.word	0x000579a4
    a818:	000579a0 	.word	0x000579a0
        reference_ops::Requantize(
    a81c:	4640      	mov	r0, r8
    a81e:	f005 f9e6 	bl	fbee <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a822:	9006      	str	r0, [sp, #24]
    a824:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a828:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a82c:	69a3      	ldr	r3, [r4, #24]
    a82e:	9307      	str	r3, [sp, #28]
    a830:	6823      	ldr	r3, [r4, #0]
    a832:	9308      	str	r3, [sp, #32]
    a834:	4628      	mov	r0, r5
    a836:	f005 f9b7 	bl	fba8 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    a83a:	9009      	str	r0, [sp, #36]	; 0x24
    a83c:	f04f 0800 	mov.w	r8, #0
    a840:	e05d      	b.n	a8fe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x456>
    a842:	f1c9 0600 	rsb	r6, r9, #0
    a846:	e06b      	b.n	a920 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x478>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a848:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a84c:	d001      	beq.n	a852 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3aa>
    a84e:	2700      	movs	r7, #0
    a850:	e06a      	b.n	a928 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
    a852:	2701      	movs	r7, #1
    a854:	e068      	b.n	a928 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x480>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a856:	49bf      	ldr	r1, [pc, #764]	; (ab54 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a858:	e076      	b.n	a948 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4a0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a85a:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a85c:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a860:	2f00      	cmp	r7, #0
    a862:	f040 8083 	bne.w	a96c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4c4>
  assert(exponent >= 0);
    a866:	2e00      	cmp	r6, #0
    a868:	f2c0 8083 	blt.w	a972 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ca>
  assert(exponent <= 31);
    a86c:	2e1f      	cmp	r6, #31
    a86e:	f300 8087 	bgt.w	a980 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4d8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a872:	f04f 0a01 	mov.w	sl, #1
    a876:	fa0a f006 	lsl.w	r0, sl, r6
    a87a:	3801      	subs	r0, #1
    a87c:	f005 f998 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a880:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a882:	2000      	movs	r0, #0
    a884:	f005 f994 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a888:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    a88a:	4650      	mov	r0, sl
    a88c:	f005 f990 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a890:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    a892:	4639      	mov	r1, r7
    a894:	4620      	mov	r0, r4
    a896:	f005 f98c 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a89a:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    a89c:	4651      	mov	r1, sl
    a89e:	4638      	mov	r0, r7
    a8a0:	f005 f989 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a8a4:	4607      	mov	r7, r0
    a8a6:	9904      	ldr	r1, [sp, #16]
    a8a8:	4620      	mov	r0, r4
    a8aa:	f005 f990 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    a8ae:	4629      	mov	r1, r5
    a8b0:	f005 f97f 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a8b4:	4601      	mov	r1, r0
    a8b6:	4638      	mov	r0, r7
    a8b8:	f005 f97f 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    a8bc:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    a8be:	4631      	mov	r1, r6
    a8c0:	4620      	mov	r0, r4
    a8c2:	f005 f978 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    a8c6:	4604      	mov	r4, r0
    a8c8:	4639      	mov	r1, r7
    a8ca:	9805      	ldr	r0, [sp, #20]
    a8cc:	f005 f987 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    a8d0:	4629      	mov	r1, r5
    a8d2:	f005 f96e 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    a8d6:	4601      	mov	r1, r0
    a8d8:	4620      	mov	r0, r4
    a8da:	f005 f96e 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
  static constexpr int32_t kMaxOutput = std::numeric_limits<output_type>::max();
  for (int i = 0; i < size; ++i) {
    const int32_t input = input_data[i] - input_zeropoint;
    const int32_t output =
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
                                      effective_scale_shift) +
    a8de:	9b08      	ldr	r3, [sp, #32]
    a8e0:	4418      	add	r0, r3
    const int32_t output =
    a8e2:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    a8e4:	287f      	cmp	r0, #127	; 0x7f
    a8e6:	dc52      	bgt.n	a98e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4e6>
      return __a;
    a8e8:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    a8ea:	681a      	ldr	r2, [r3, #0]
    a8ec:	f112 0f80 	cmn.w	r2, #128	; 0x80
    a8f0:	db4f      	blt.n	a992 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4ea>
        output_zeropoint;
    const int32_t clamped_output =
    a8f2:	681b      	ldr	r3, [r3, #0]
        std::max(std::min(output, kMaxOutput), kMinOutput);
    output_data[i] = static_cast<output_type>(clamped_output);
    a8f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a8f6:	9903      	ldr	r1, [sp, #12]
    a8f8:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    a8fa:	f108 0801 	add.w	r8, r8, #1
    a8fe:	9b00      	ldr	r3, [sp, #0]
    a900:	4543      	cmp	r3, r8
    a902:	f340 8413 	ble.w	b12c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc84>
    const int32_t input = input_data[i] - input_zeropoint;
    a906:	f8cd 800c 	str.w	r8, [sp, #12]
    a90a:	9b06      	ldr	r3, [sp, #24]
    a90c:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    a910:	9b07      	ldr	r3, [sp, #28]
    a912:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    a914:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    a918:	f1b9 0f00 	cmp.w	r9, #0
    a91c:	dd91      	ble.n	a842 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x39a>
    a91e:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    a920:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a922:	4593      	cmp	fp, r2
    a924:	d090      	beq.n	a848 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3a0>
    a926:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    a928:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    a92a:	465c      	mov	r4, fp
    a92c:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    a92e:	fb02 f305 	mul.w	r3, r2, r5
    a932:	fb0b 3101 	mla	r1, fp, r1, r3
    a936:	fba2 230b 	umull	r2, r3, r2, fp
    a93a:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a93c:	2a00      	cmp	r2, #0
    a93e:	f173 0100 	sbcs.w	r1, r3, #0
    a942:	db88      	blt.n	a856 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3ae>
    a944:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a948:	1852      	adds	r2, r2, r1
    a94a:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    a94e:	4611      	mov	r1, r2
    a950:	461c      	mov	r4, r3
    a952:	2a00      	cmp	r2, #0
    a954:	f173 0000 	sbcs.w	r0, r3, #0
    a958:	f6bf af7f 	bge.w	a85a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
    a95c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    a960:	1851      	adds	r1, r2, r1
    a962:	f04f 0400 	mov.w	r4, #0
    a966:	eb43 0404 	adc.w	r4, r3, r4
    a96a:	e776      	b.n	a85a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3b2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a96c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    a970:	e779      	b.n	a866 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3be>
  assert(exponent >= 0);
    a972:	4b79      	ldr	r3, [pc, #484]	; (ab58 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    a974:	4a79      	ldr	r2, [pc, #484]	; (ab5c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a976:	f44f 71b3 	mov.w	r1, #358	; 0x166
    a97a:	4879      	ldr	r0, [pc, #484]	; (ab60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a97c:	f001 ff26 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    a980:	4b78      	ldr	r3, [pc, #480]	; (ab64 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    a982:	4a76      	ldr	r2, [pc, #472]	; (ab5c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    a984:	f240 1167 	movw	r1, #359	; 0x167
    a988:	4875      	ldr	r0, [pc, #468]	; (ab60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    a98a:	f001 ff1f 	bl	c7cc <__assert_func>
	return __b;
    a98e:	4b76      	ldr	r3, [pc, #472]	; (ab68 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c0>)
    a990:	e7ab      	b.n	a8ea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x442>
	return __b;
    a992:	4b76      	ldr	r3, [pc, #472]	; (ab6c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c4>)
    a994:	e7ad      	b.n	a8f2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x44a>
        reference_ops::Requantize(
    a996:	4640      	mov	r0, r8
    a998:	f005 f929 	bl	fbee <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    a99c:	9006      	str	r0, [sp, #24]
    a99e:	f8d4 b010 	ldr.w	fp, [r4, #16]
    a9a2:	f8d4 9014 	ldr.w	r9, [r4, #20]
    a9a6:	69a3      	ldr	r3, [r4, #24]
    a9a8:	9307      	str	r3, [sp, #28]
    a9aa:	6823      	ldr	r3, [r4, #0]
    a9ac:	9308      	str	r3, [sp, #32]
    a9ae:	4628      	mov	r0, r5
    a9b0:	f005 f923 	bl	fbfa <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    a9b4:	9009      	str	r0, [sp, #36]	; 0x24
    a9b6:	f04f 0800 	mov.w	r8, #0
    a9ba:	e05e      	b.n	aa7a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5d2>
  int right_shift = shift > 0 ? 0 : -shift;
    a9bc:	f1c9 0600 	rsb	r6, r9, #0
    a9c0:	e06d      	b.n	aa9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5f6>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    a9c2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    a9c6:	d001      	beq.n	a9cc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x524>
    a9c8:	2700      	movs	r7, #0
    a9ca:	e06c      	b.n	aaa6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
    a9cc:	2701      	movs	r7, #1
    a9ce:	e06a      	b.n	aaa6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    a9d0:	4960      	ldr	r1, [pc, #384]	; (ab54 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    a9d2:	e078      	b.n	aac6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x61e>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    a9d4:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    a9d6:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    a9da:	2f00      	cmp	r7, #0
    a9dc:	f040 8085 	bne.w	aaea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x642>
  assert(exponent >= 0);
    a9e0:	2e00      	cmp	r6, #0
    a9e2:	f2c0 8085 	blt.w	aaf0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x648>
  assert(exponent <= 31);
    a9e6:	2e1f      	cmp	r6, #31
    a9e8:	f300 8089 	bgt.w	aafe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x656>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    a9ec:	f04f 0a01 	mov.w	sl, #1
    a9f0:	fa0a f006 	lsl.w	r0, sl, r6
    a9f4:	3801      	subs	r0, #1
    a9f6:	f005 f8db 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    a9fa:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    a9fc:	2000      	movs	r0, #0
    a9fe:	f005 f8d7 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    aa02:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    aa04:	4650      	mov	r0, sl
    aa06:	f005 f8d3 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    aa0a:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    aa0c:	4639      	mov	r1, r7
    aa0e:	4620      	mov	r0, r4
    aa10:	f005 f8cf 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa14:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    aa16:	4651      	mov	r1, sl
    aa18:	4638      	mov	r0, r7
    aa1a:	f005 f8cc 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aa1e:	4607      	mov	r7, r0
    aa20:	9904      	ldr	r1, [sp, #16]
    aa22:	4620      	mov	r0, r4
    aa24:	f005 f8d3 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    aa28:	4629      	mov	r1, r5
    aa2a:	f005 f8c2 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa2e:	4601      	mov	r1, r0
    aa30:	4638      	mov	r0, r7
    aa32:	f005 f8c2 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    aa36:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    aa38:	4631      	mov	r1, r6
    aa3a:	4620      	mov	r0, r4
    aa3c:	f005 f8bb 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aa40:	4604      	mov	r4, r0
    aa42:	4639      	mov	r1, r7
    aa44:	9805      	ldr	r0, [sp, #20]
    aa46:	f005 f8ca 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    aa4a:	4629      	mov	r1, r5
    aa4c:	f005 f8b1 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aa50:	4601      	mov	r1, r0
    aa52:	4620      	mov	r0, r4
    aa54:	f005 f8b1 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    aa58:	9b08      	ldr	r3, [sp, #32]
    aa5a:	4418      	add	r0, r3
    const int32_t output =
    aa5c:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    aa5e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    aa62:	da53      	bge.n	ab0c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x664>
      return __a;
    aa64:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    aa66:	681a      	ldr	r2, [r3, #0]
    aa68:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    aa6c:	db50      	blt.n	ab10 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x668>
    const int32_t clamped_output =
    aa6e:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    aa70:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa72:	9903      	ldr	r1, [sp, #12]
    aa74:	5253      	strh	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    aa76:	f108 0801 	add.w	r8, r8, #1
    aa7a:	9b00      	ldr	r3, [sp, #0]
    aa7c:	4543      	cmp	r3, r8
    aa7e:	f340 8357 	ble.w	b130 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc88>
    const int32_t input = input_data[i] - input_zeropoint;
    aa82:	ea4f 0348 	mov.w	r3, r8, lsl #1
    aa86:	9303      	str	r3, [sp, #12]
    aa88:	9b06      	ldr	r3, [sp, #24]
    aa8a:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    aa8e:	9b07      	ldr	r3, [sp, #28]
    aa90:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    aa92:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    aa96:	f1b9 0f00 	cmp.w	r9, #0
    aa9a:	dd8f      	ble.n	a9bc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x514>
    aa9c:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    aa9e:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    aaa0:	4593      	cmp	fp, r2
    aaa2:	d08e      	beq.n	a9c2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x51a>
    aaa4:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    aaa6:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    aaa8:	465c      	mov	r4, fp
    aaaa:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    aaac:	fb02 f305 	mul.w	r3, r2, r5
    aab0:	fb0b 3101 	mla	r1, fp, r1, r3
    aab4:	fba2 230b 	umull	r2, r3, r2, fp
    aab8:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    aaba:	2a00      	cmp	r2, #0
    aabc:	f173 0100 	sbcs.w	r1, r3, #0
    aac0:	db86      	blt.n	a9d0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x528>
    aac2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    aac6:	1852      	adds	r2, r2, r1
    aac8:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    aacc:	4611      	mov	r1, r2
    aace:	461c      	mov	r4, r3
    aad0:	2a00      	cmp	r2, #0
    aad2:	f173 0000 	sbcs.w	r0, r3, #0
    aad6:	f6bf af7d 	bge.w	a9d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
    aada:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    aade:	1851      	adds	r1, r2, r1
    aae0:	f04f 0400 	mov.w	r4, #0
    aae4:	eb43 0404 	adc.w	r4, r3, r4
    aae8:	e774      	b.n	a9d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x52c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    aaea:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    aaee:	e777      	b.n	a9e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x538>
  assert(exponent >= 0);
    aaf0:	4b19      	ldr	r3, [pc, #100]	; (ab58 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b0>)
    aaf2:	4a1a      	ldr	r2, [pc, #104]	; (ab5c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    aaf4:	f44f 71b3 	mov.w	r1, #358	; 0x166
    aaf8:	4819      	ldr	r0, [pc, #100]	; (ab60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    aafa:	f001 fe67 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    aafe:	4b19      	ldr	r3, [pc, #100]	; (ab64 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6bc>)
    ab00:	4a16      	ldr	r2, [pc, #88]	; (ab5c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b4>)
    ab02:	f240 1167 	movw	r1, #359	; 0x167
    ab06:	4816      	ldr	r0, [pc, #88]	; (ab60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6b8>)
    ab08:	f001 fe60 	bl	c7cc <__assert_func>
	return __b;
    ab0c:	4b18      	ldr	r3, [pc, #96]	; (ab70 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6c8>)
    ab0e:	e7aa      	b.n	aa66 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
	return __b;
    ab10:	4b18      	ldr	r3, [pc, #96]	; (ab74 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6cc>)
    ab12:	e7ac      	b.n	aa6e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c6>
        reference_ops::Requantize(
    ab14:	4640      	mov	r0, r8
    ab16:	f005 f86a 	bl	fbee <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    ab1a:	9006      	str	r0, [sp, #24]
    ab1c:	f8d4 b010 	ldr.w	fp, [r4, #16]
    ab20:	f8d4 9014 	ldr.w	r9, [r4, #20]
    ab24:	69a3      	ldr	r3, [r4, #24]
    ab26:	9307      	str	r3, [sp, #28]
    ab28:	6823      	ldr	r3, [r4, #0]
    ab2a:	9308      	str	r3, [sp, #32]
    ab2c:	4628      	mov	r0, r5
    ab2e:	f005 f86e 	bl	fc0e <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    ab32:	9009      	str	r0, [sp, #36]	; 0x24
    ab34:	f04f 0800 	mov.w	r8, #0
    ab38:	e064      	b.n	ac04 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x75c>
  int right_shift = shift > 0 ? 0 : -shift;
    ab3a:	f1c9 0600 	rsb	r6, r9, #0
    ab3e:	e072      	b.n	ac26 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x77e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ab40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ab44:	d001      	beq.n	ab4a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a2>
    ab46:	2700      	movs	r7, #0
    ab48:	e071      	b.n	ac2e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
    ab4a:	2701      	movs	r7, #1
    ab4c:	e06f      	b.n	ac2e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x786>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ab4e:	4901      	ldr	r1, [pc, #4]	; (ab54 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6ac>)
    ab50:	e07d      	b.n	ac4e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7a6>
    ab52:	bf00      	nop
    ab54:	c0000001 	.word	0xc0000001
    ab58:	000576e0 	.word	0x000576e0
    ab5c:	000576f0 	.word	0x000576f0
    ab60:	00057748 	.word	0x00057748
    ab64:	000577a4 	.word	0x000577a4
    ab68:	00057998 	.word	0x00057998
    ab6c:	0005799c 	.word	0x0005799c
    ab70:	00057990 	.word	0x00057990
    ab74:	00057994 	.word	0x00057994
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ab78:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ab7a:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ab7e:	2f00      	cmp	r7, #0
    ab80:	d176      	bne.n	ac70 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7c8>
  assert(exponent >= 0);
    ab82:	2e00      	cmp	r6, #0
    ab84:	db77      	blt.n	ac76 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7ce>
  assert(exponent <= 31);
    ab86:	2e1f      	cmp	r6, #31
    ab88:	dc7c      	bgt.n	ac84 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x7dc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ab8a:	f04f 0a01 	mov.w	sl, #1
    ab8e:	fa0a f006 	lsl.w	r0, sl, r6
    ab92:	3801      	subs	r0, #1
    ab94:	f005 f80c 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ab98:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ab9a:	2000      	movs	r0, #0
    ab9c:	f005 f808 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    aba0:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    aba2:	4650      	mov	r0, sl
    aba4:	f005 f804 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    aba8:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    abaa:	4639      	mov	r1, r7
    abac:	4620      	mov	r0, r4
    abae:	f005 f800 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    abb2:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    abb4:	4651      	mov	r1, sl
    abb6:	4638      	mov	r0, r7
    abb8:	f004 fffd 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    abbc:	4607      	mov	r7, r0
    abbe:	9904      	ldr	r1, [sp, #16]
    abc0:	4620      	mov	r0, r4
    abc2:	f005 f804 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    abc6:	4629      	mov	r1, r5
    abc8:	f004 fff3 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    abcc:	4601      	mov	r1, r0
    abce:	4638      	mov	r0, r7
    abd0:	f004 fff3 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    abd4:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    abd6:	4631      	mov	r1, r6
    abd8:	4620      	mov	r0, r4
    abda:	f004 ffec 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    abde:	4604      	mov	r4, r0
    abe0:	4639      	mov	r1, r7
    abe2:	9805      	ldr	r0, [sp, #20]
    abe4:	f004 fffb 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    abe8:	4629      	mov	r1, r5
    abea:	f004 ffe2 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    abee:	4601      	mov	r1, r0
    abf0:	4620      	mov	r0, r4
    abf2:	f004 ffe2 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    abf6:	9b08      	ldr	r3, [sp, #32]
    abf8:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    abfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    abfc:	9a03      	ldr	r2, [sp, #12]
    abfe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    ac02:	44d0      	add	r8, sl
    ac04:	9b00      	ldr	r3, [sp, #0]
    ac06:	4543      	cmp	r3, r8
    ac08:	f340 8294 	ble.w	b134 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc8c>
    const int32_t input = input_data[i] - input_zeropoint;
    ac0c:	f8cd 800c 	str.w	r8, [sp, #12]
    ac10:	9b06      	ldr	r3, [sp, #24]
    ac12:	f933 2018 	ldrsh.w	r2, [r3, r8, lsl #1]
    ac16:	9b07      	ldr	r3, [sp, #28]
    ac18:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    ac1a:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ac1e:	f1b9 0f00 	cmp.w	r9, #0
    ac22:	dd8a      	ble.n	ab3a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x692>
    ac24:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ac26:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ac28:	4593      	cmp	fp, r2
    ac2a:	d089      	beq.n	ab40 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x698>
    ac2c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ac2e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ac30:	465c      	mov	r4, fp
    ac32:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    ac34:	fb02 f305 	mul.w	r3, r2, r5
    ac38:	fb0b 3101 	mla	r1, fp, r1, r3
    ac3c:	fba2 230b 	umull	r2, r3, r2, fp
    ac40:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ac42:	2a00      	cmp	r2, #0
    ac44:	f173 0100 	sbcs.w	r1, r3, #0
    ac48:	db81      	blt.n	ab4e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6a6>
    ac4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ac4e:	1852      	adds	r2, r2, r1
    ac50:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ac54:	4611      	mov	r1, r2
    ac56:	461c      	mov	r4, r3
    ac58:	2a00      	cmp	r2, #0
    ac5a:	f173 0000 	sbcs.w	r0, r3, #0
    ac5e:	da8b      	bge.n	ab78 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
    ac60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ac64:	1851      	adds	r1, r2, r1
    ac66:	f04f 0400 	mov.w	r4, #0
    ac6a:	eb43 0404 	adc.w	r4, r3, r4
    ac6e:	e783      	b.n	ab78 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6d0>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ac70:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    ac74:	e785      	b.n	ab82 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x6da>
  assert(exponent >= 0);
    ac76:	4bc5      	ldr	r3, [pc, #788]	; (af8c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    ac78:	4ac5      	ldr	r2, [pc, #788]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac7a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    ac7e:	48c5      	ldr	r0, [pc, #788]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac80:	f001 fda4 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    ac84:	4bc4      	ldr	r3, [pc, #784]	; (af98 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    ac86:	4ac2      	ldr	r2, [pc, #776]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    ac88:	f240 1167 	movw	r1, #359	; 0x167
    ac8c:	48c1      	ldr	r0, [pc, #772]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ac8e:	f001 fd9d 	bl	c7cc <__assert_func>
        reference_ops::Requantize(
    ac92:	4640      	mov	r0, r8
    ac94:	f004 ff82 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    ac98:	9006      	str	r0, [sp, #24]
    ac9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
    ac9e:	f8d4 9014 	ldr.w	r9, [r4, #20]
    aca2:	69a3      	ldr	r3, [r4, #24]
    aca4:	9307      	str	r3, [sp, #28]
    aca6:	6823      	ldr	r3, [r4, #0]
    aca8:	9308      	str	r3, [sp, #32]
    acaa:	4628      	mov	r0, r5
    acac:	f004 ff7c 	bl	fba8 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    acb0:	9009      	str	r0, [sp, #36]	; 0x24
    acb2:	f04f 0800 	mov.w	r8, #0
    acb6:	e05d      	b.n	ad74 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8cc>
  int right_shift = shift > 0 ? 0 : -shift;
    acb8:	f1c9 0600 	rsb	r6, r9, #0
    acbc:	e06b      	b.n	ad96 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8ee>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    acbe:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    acc2:	d001      	beq.n	acc8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x820>
    acc4:	2700      	movs	r7, #0
    acc6:	e06a      	b.n	ad9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
    acc8:	2701      	movs	r7, #1
    acca:	e068      	b.n	ad9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8f6>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    accc:	49b3      	ldr	r1, [pc, #716]	; (af9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    acce:	e076      	b.n	adbe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x916>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    acd0:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    acd2:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    acd6:	2f00      	cmp	r7, #0
    acd8:	f040 8083 	bne.w	ade2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x93a>
  assert(exponent >= 0);
    acdc:	2e00      	cmp	r6, #0
    acde:	f2c0 8083 	blt.w	ade8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x940>
  assert(exponent <= 31);
    ace2:	2e1f      	cmp	r6, #31
    ace4:	f300 8087 	bgt.w	adf6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x94e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ace8:	f04f 0a01 	mov.w	sl, #1
    acec:	fa0a f006 	lsl.w	r0, sl, r6
    acf0:	3801      	subs	r0, #1
    acf2:	f004 ff5d 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acf6:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    acf8:	2000      	movs	r0, #0
    acfa:	f004 ff59 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    acfe:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ad00:	4650      	mov	r0, sl
    ad02:	f004 ff55 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ad06:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ad08:	4639      	mov	r1, r7
    ad0a:	4620      	mov	r0, r4
    ad0c:	f004 ff51 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad10:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ad12:	4651      	mov	r1, sl
    ad14:	4638      	mov	r0, r7
    ad16:	f004 ff4e 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ad1a:	4607      	mov	r7, r0
    ad1c:	9904      	ldr	r1, [sp, #16]
    ad1e:	4620      	mov	r0, r4
    ad20:	f004 ff55 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ad24:	4629      	mov	r1, r5
    ad26:	f004 ff44 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad2a:	4601      	mov	r1, r0
    ad2c:	4638      	mov	r0, r7
    ad2e:	f004 ff44 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ad32:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    ad34:	4631      	mov	r1, r6
    ad36:	4620      	mov	r0, r4
    ad38:	f004 ff3d 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ad3c:	4604      	mov	r4, r0
    ad3e:	4639      	mov	r1, r7
    ad40:	9805      	ldr	r0, [sp, #20]
    ad42:	f004 ff4c 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ad46:	4629      	mov	r1, r5
    ad48:	f004 ff33 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ad4c:	4601      	mov	r1, r0
    ad4e:	4620      	mov	r0, r4
    ad50:	f004 ff33 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    ad54:	9b08      	ldr	r3, [sp, #32]
    ad56:	4418      	add	r0, r3
    const int32_t output =
    ad58:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    ad5a:	287f      	cmp	r0, #127	; 0x7f
    ad5c:	dc52      	bgt.n	ae04 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x95c>
      return __a;
    ad5e:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    ad60:	681a      	ldr	r2, [r3, #0]
    ad62:	f112 0f80 	cmn.w	r2, #128	; 0x80
    ad66:	db4f      	blt.n	ae08 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x960>
    const int32_t clamped_output =
    ad68:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    ad6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ad6c:	9903      	ldr	r1, [sp, #12]
    ad6e:	5453      	strb	r3, [r2, r1]
  for (int i = 0; i < size; ++i) {
    ad70:	f108 0801 	add.w	r8, r8, #1
    ad74:	9b00      	ldr	r3, [sp, #0]
    ad76:	4543      	cmp	r3, r8
    ad78:	f340 81de 	ble.w	b138 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc90>
    const int32_t input = input_data[i] - input_zeropoint;
    ad7c:	f8cd 800c 	str.w	r8, [sp, #12]
    ad80:	9b06      	ldr	r3, [sp, #24]
    ad82:	f913 2008 	ldrsb.w	r2, [r3, r8]
    ad86:	9b07      	ldr	r3, [sp, #28]
    ad88:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    ad8a:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    ad8e:	f1b9 0f00 	cmp.w	r9, #0
    ad92:	dd91      	ble.n	acb8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x810>
    ad94:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    ad96:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ad98:	4593      	cmp	fp, r2
    ad9a:	d090      	beq.n	acbe <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x816>
    ad9c:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    ad9e:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    ada0:	465c      	mov	r4, fp
    ada2:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    ada4:	fb02 f305 	mul.w	r3, r2, r5
    ada8:	fb0b 3101 	mla	r1, fp, r1, r3
    adac:	fba2 230b 	umull	r2, r3, r2, fp
    adb0:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    adb2:	2a00      	cmp	r2, #0
    adb4:	f173 0100 	sbcs.w	r1, r3, #0
    adb8:	db88      	blt.n	accc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x824>
    adba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    adbe:	1852      	adds	r2, r2, r1
    adc0:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    adc4:	4611      	mov	r1, r2
    adc6:	461c      	mov	r4, r3
    adc8:	2a00      	cmp	r2, #0
    adca:	f173 0000 	sbcs.w	r0, r3, #0
    adce:	f6bf af7f 	bge.w	acd0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
    add2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    add6:	1851      	adds	r1, r2, r1
    add8:	f04f 0400 	mov.w	r4, #0
    addc:	eb43 0404 	adc.w	r4, r3, r4
    ade0:	e776      	b.n	acd0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x828>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ade2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    ade6:	e779      	b.n	acdc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x834>
  assert(exponent >= 0);
    ade8:	4b68      	ldr	r3, [pc, #416]	; (af8c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    adea:	4a69      	ldr	r2, [pc, #420]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    adec:	f44f 71b3 	mov.w	r1, #358	; 0x166
    adf0:	4868      	ldr	r0, [pc, #416]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    adf2:	f001 fceb 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    adf6:	4b68      	ldr	r3, [pc, #416]	; (af98 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    adf8:	4a65      	ldr	r2, [pc, #404]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    adfa:	f240 1167 	movw	r1, #359	; 0x167
    adfe:	4865      	ldr	r0, [pc, #404]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    ae00:	f001 fce4 	bl	c7cc <__assert_func>
	return __b;
    ae04:	4b66      	ldr	r3, [pc, #408]	; (afa0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf8>)
    ae06:	e7ab      	b.n	ad60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8b8>
	return __b;
    ae08:	4b66      	ldr	r3, [pc, #408]	; (afa4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xafc>)
    ae0a:	e7ad      	b.n	ad68 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x8c0>
        reference_ops::Requantize(
    ae0c:	4640      	mov	r0, r8
    ae0e:	f004 fec5 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    ae12:	9006      	str	r0, [sp, #24]
    ae14:	f8d4 b010 	ldr.w	fp, [r4, #16]
    ae18:	f8d4 9014 	ldr.w	r9, [r4, #20]
    ae1c:	69a3      	ldr	r3, [r4, #24]
    ae1e:	9307      	str	r3, [sp, #28]
    ae20:	6823      	ldr	r3, [r4, #0]
    ae22:	9308      	str	r3, [sp, #32]
    ae24:	4628      	mov	r0, r5
    ae26:	f004 fee8 	bl	fbfa <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    ae2a:	9009      	str	r0, [sp, #36]	; 0x24
    ae2c:	f04f 0800 	mov.w	r8, #0
    ae30:	e05f      	b.n	aef2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa4a>
  int right_shift = shift > 0 ? 0 : -shift;
    ae32:	f1c9 0600 	rsb	r6, r9, #0
    ae36:	e06d      	b.n	af14 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa6c>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ae38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ae3c:	d001      	beq.n	ae42 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99a>
    ae3e:	2700      	movs	r7, #0
    ae40:	e06c      	b.n	af1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
    ae42:	2701      	movs	r7, #1
    ae44:	e06a      	b.n	af1c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa74>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ae46:	4955      	ldr	r1, [pc, #340]	; (af9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf4>)
    ae48:	e078      	b.n	af3c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa94>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ae4a:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ae4c:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ae50:	2f00      	cmp	r7, #0
    ae52:	f040 8085 	bne.w	af60 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xab8>
  assert(exponent >= 0);
    ae56:	2e00      	cmp	r6, #0
    ae58:	f2c0 8085 	blt.w	af66 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xabe>
  assert(exponent <= 31);
    ae5c:	2e1f      	cmp	r6, #31
    ae5e:	f300 8089 	bgt.w	af74 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xacc>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ae62:	f04f 0a01 	mov.w	sl, #1
    ae66:	fa0a f006 	lsl.w	r0, sl, r6
    ae6a:	3801      	subs	r0, #1
    ae6c:	f004 fea0 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae70:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ae72:	2000      	movs	r0, #0
    ae74:	f004 fe9c 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae78:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    ae7a:	4650      	mov	r0, sl
    ae7c:	f004 fe98 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ae80:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    ae82:	4639      	mov	r1, r7
    ae84:	4620      	mov	r0, r4
    ae86:	f004 fe94 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ae8a:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ae8c:	4651      	mov	r1, sl
    ae8e:	4638      	mov	r0, r7
    ae90:	f004 fe91 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ae94:	4607      	mov	r7, r0
    ae96:	9904      	ldr	r1, [sp, #16]
    ae98:	4620      	mov	r0, r4
    ae9a:	f004 fe98 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ae9e:	4629      	mov	r1, r5
    aea0:	f004 fe87 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aea4:	4601      	mov	r1, r0
    aea6:	4638      	mov	r0, r7
    aea8:	f004 fe87 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    aeac:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    aeae:	4631      	mov	r1, r6
    aeb0:	4620      	mov	r0, r4
    aeb2:	f004 fe80 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    aeb6:	4604      	mov	r4, r0
    aeb8:	4639      	mov	r1, r7
    aeba:	9805      	ldr	r0, [sp, #20]
    aebc:	f004 fe8f 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    aec0:	4629      	mov	r1, r5
    aec2:	f004 fe76 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aec6:	4601      	mov	r1, r0
    aec8:	4620      	mov	r0, r4
    aeca:	f004 fe76 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    aece:	9b08      	ldr	r3, [sp, #32]
    aed0:	4418      	add	r0, r3
    const int32_t output =
    aed2:	900b      	str	r0, [sp, #44]	; 0x2c
      if (__b < __a)
    aed4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    aed8:	da53      	bge.n	af82 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xada>
      return __a;
    aeda:	ab0b      	add	r3, sp, #44	; 0x2c
      if (__a < __b)
    aedc:	681a      	ldr	r2, [r3, #0]
    aede:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    aee2:	db50      	blt.n	af86 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xade>
    const int32_t clamped_output =
    aee4:	681b      	ldr	r3, [r3, #0]
    output_data[i] = static_cast<output_type>(clamped_output);
    aee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aee8:	9903      	ldr	r1, [sp, #12]
    aeea:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
  for (int i = 0; i < size; ++i) {
    aeee:	f108 0801 	add.w	r8, r8, #1
    aef2:	9b00      	ldr	r3, [sp, #0]
    aef4:	4543      	cmp	r3, r8
    aef6:	f340 8121 	ble.w	b13c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc94>
    const int32_t input = input_data[i] - input_zeropoint;
    aefa:	f8cd 800c 	str.w	r8, [sp, #12]
    aefe:	9b06      	ldr	r3, [sp, #24]
    af00:	f913 2008 	ldrsb.w	r2, [r3, r8]
    af04:	9b07      	ldr	r3, [sp, #28]
    af06:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    af08:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    af0c:	f1b9 0f00 	cmp.w	r9, #0
    af10:	dd8f      	ble.n	ae32 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x98a>
    af12:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    af14:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    af16:	4593      	cmp	fp, r2
    af18:	d08e      	beq.n	ae38 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x990>
    af1a:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    af1c:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    af1e:	465c      	mov	r4, fp
    af20:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    af22:	fb02 f305 	mul.w	r3, r2, r5
    af26:	fb0b 3101 	mla	r1, fp, r1, r3
    af2a:	fba2 230b 	umull	r2, r3, r2, fp
    af2e:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    af30:	2a00      	cmp	r2, #0
    af32:	f173 0100 	sbcs.w	r1, r3, #0
    af36:	db86      	blt.n	ae46 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x99e>
    af38:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    af3c:	1852      	adds	r2, r2, r1
    af3e:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    af42:	4611      	mov	r1, r2
    af44:	461c      	mov	r4, r3
    af46:	2a00      	cmp	r2, #0
    af48:	f173 0000 	sbcs.w	r0, r3, #0
    af4c:	f6bf af7d 	bge.w	ae4a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
    af50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    af54:	1851      	adds	r1, r2, r1
    af56:	f04f 0400 	mov.w	r4, #0
    af5a:	eb43 0404 	adc.w	r4, r3, r4
    af5e:	e774      	b.n	ae4a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9a2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    af60:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    af64:	e777      	b.n	ae56 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x9ae>
  assert(exponent >= 0);
    af66:	4b09      	ldr	r3, [pc, #36]	; (af8c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae4>)
    af68:	4a09      	ldr	r2, [pc, #36]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    af6a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    af6e:	4809      	ldr	r0, [pc, #36]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    af70:	f001 fc2c 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    af74:	4b08      	ldr	r3, [pc, #32]	; (af98 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaf0>)
    af76:	4a06      	ldr	r2, [pc, #24]	; (af90 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xae8>)
    af78:	f240 1167 	movw	r1, #359	; 0x167
    af7c:	4805      	ldr	r0, [pc, #20]	; (af94 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xaec>)
    af7e:	f001 fc25 	bl	c7cc <__assert_func>
	return __b;
    af82:	4b09      	ldr	r3, [pc, #36]	; (afa8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb00>)
    af84:	e7aa      	b.n	aedc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa34>
	return __b;
    af86:	4b09      	ldr	r3, [pc, #36]	; (afac <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb04>)
    af88:	e7ac      	b.n	aee4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xa3c>
    af8a:	bf00      	nop
    af8c:	000576e0 	.word	0x000576e0
    af90:	000576f0 	.word	0x000576f0
    af94:	00057748 	.word	0x00057748
    af98:	000577a4 	.word	0x000577a4
    af9c:	c0000001 	.word	0xc0000001
    afa0:	00057988 	.word	0x00057988
    afa4:	0005798c 	.word	0x0005798c
    afa8:	00057980 	.word	0x00057980
    afac:	00057984 	.word	0x00057984
        reference_ops::Requantize(
    afb0:	4640      	mov	r0, r8
    afb2:	f004 fdf3 	bl	fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    afb6:	9006      	str	r0, [sp, #24]
    afb8:	f8d4 b010 	ldr.w	fp, [r4, #16]
    afbc:	f8d4 9014 	ldr.w	r9, [r4, #20]
    afc0:	69a3      	ldr	r3, [r4, #24]
    afc2:	9307      	str	r3, [sp, #28]
    afc4:	6823      	ldr	r3, [r4, #0]
    afc6:	9308      	str	r3, [sp, #32]
    afc8:	4628      	mov	r0, r5
    afca:	f004 fe20 	bl	fc0e <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>
    afce:	9009      	str	r0, [sp, #36]	; 0x24
    afd0:	f04f 0800 	mov.w	r8, #0
    afd4:	e051      	b.n	b07a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbd2>
  int right_shift = shift > 0 ? 0 : -shift;
    afd6:	f1c9 0600 	rsb	r6, r9, #0
    afda:	e05e      	b.n	b09a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbf2>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    afdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    afe0:	d001      	beq.n	afe6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb3e>
    afe2:	2700      	movs	r7, #0
    afe4:	e05d      	b.n	b0a2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
    afe6:	2701      	movs	r7, #1
    afe8:	e05b      	b.n	b0a2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xbfa>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    afea:	4956      	ldr	r1, [pc, #344]	; (b144 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc9c>)
    afec:	e069      	b.n	b0c2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc1a>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    afee:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    aff0:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    aff4:	2f00      	cmp	r7, #0
    aff6:	d175      	bne.n	b0e4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc3c>
  assert(exponent >= 0);
    aff8:	2e00      	cmp	r6, #0
    affa:	db76      	blt.n	b0ea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc42>
  assert(exponent <= 31);
    affc:	2e1f      	cmp	r6, #31
    affe:	dc7b      	bgt.n	b0f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc50>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    b000:	f04f 0a01 	mov.w	sl, #1
    b004:	fa0a f006 	lsl.w	r0, sl, r6
    b008:	3801      	subs	r0, #1
    b00a:	f004 fdd1 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    b00e:	4607      	mov	r7, r0
  const IntegerType zero = Dup<IntegerType>(0);
    b010:	2000      	movs	r0, #0
    b012:	f004 fdcd 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    b016:	9004      	str	r0, [sp, #16]
  const IntegerType one = Dup<IntegerType>(1);
    b018:	4650      	mov	r0, sl
    b01a:	f004 fdc9 	bl	fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    b01e:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
    b020:	4639      	mov	r1, r7
    b022:	4620      	mov	r0, r4
    b024:	f004 fdc5 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b028:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    b02a:	4651      	mov	r1, sl
    b02c:	4638      	mov	r0, r7
    b02e:	f004 fdc2 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    b032:	4607      	mov	r7, r0
    b034:	9904      	ldr	r1, [sp, #16]
    b036:	4620      	mov	r0, r4
    b038:	f004 fdc9 	bl	fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    b03c:	4629      	mov	r1, r5
    b03e:	f004 fdb8 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b042:	4601      	mov	r1, r0
    b044:	4638      	mov	r0, r7
    b046:	f004 fdb8 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
    b04a:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    b04c:	4631      	mov	r1, r6
    b04e:	4620      	mov	r0, r4
    b050:	f004 fdb1 	bl	fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    b054:	4604      	mov	r4, r0
    b056:	4639      	mov	r1, r7
    b058:	9805      	ldr	r0, [sp, #20]
    b05a:	f004 fdc0 	bl	fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    b05e:	4629      	mov	r1, r5
    b060:	f004 fda7 	bl	fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b064:	4601      	mov	r1, r0
    b066:	4620      	mov	r0, r4
    b068:	f004 fda7 	bl	fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>
                                      effective_scale_shift) +
    b06c:	9b08      	ldr	r3, [sp, #32]
    b06e:	4418      	add	r0, r3
    output_data[i] = static_cast<output_type>(clamped_output);
    b070:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b072:	9a03      	ldr	r2, [sp, #12]
    b074:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  for (int i = 0; i < size; ++i) {
    b078:	44d0      	add	r8, sl
    b07a:	9b00      	ldr	r3, [sp, #0]
    b07c:	4543      	cmp	r3, r8
    b07e:	dd5f      	ble.n	b140 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc98>
    const int32_t input = input_data[i] - input_zeropoint;
    b080:	f8cd 800c 	str.w	r8, [sp, #12]
    b084:	9b06      	ldr	r3, [sp, #24]
    b086:	f913 2008 	ldrsb.w	r2, [r3, r8]
    b08a:	9b07      	ldr	r3, [sp, #28]
    b08c:	1ad2      	subs	r2, r2, r3
  int left_shift = shift > 0 ? shift : 0;
    b08e:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    b092:	f1b9 0f00 	cmp.w	r9, #0
    b096:	dd9e      	ble.n	afd6 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb2e>
    b098:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    b09a:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    b09c:	4593      	cmp	fp, r2
    b09e:	d09d      	beq.n	afdc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb34>
    b0a0:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    b0a2:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    b0a4:	465c      	mov	r4, fp
    b0a6:	17e5      	asrs	r5, r4, #31
  std::int64_t ab_64 = a_64 * b_64;
    b0a8:	fb02 f305 	mul.w	r3, r2, r5
    b0ac:	fb0b 3101 	mla	r1, fp, r1, r3
    b0b0:	fba2 230b 	umull	r2, r3, r2, fp
    b0b4:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    b0b6:	2a00      	cmp	r2, #0
    b0b8:	f173 0100 	sbcs.w	r1, r3, #0
    b0bc:	db95      	blt.n	afea <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb42>
    b0be:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    b0c2:	1852      	adds	r2, r2, r1
    b0c4:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    b0c8:	4611      	mov	r1, r2
    b0ca:	461c      	mov	r4, r3
    b0cc:	2a00      	cmp	r2, #0
    b0ce:	f173 0000 	sbcs.w	r0, r3, #0
    b0d2:	da8c      	bge.n	afee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
    b0d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b0d8:	1851      	adds	r1, r2, r1
    b0da:	f04f 0400 	mov.w	r4, #0
    b0de:	eb43 0404 	adc.w	r4, r3, r4
    b0e2:	e784      	b.n	afee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb46>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    b0e4:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    b0e8:	e786      	b.n	aff8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb50>
  assert(exponent >= 0);
    b0ea:	4b17      	ldr	r3, [pc, #92]	; (b148 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca0>)
    b0ec:	4a17      	ldr	r2, [pc, #92]	; (b14c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    b0ee:	f44f 71b3 	mov.w	r1, #358	; 0x166
    b0f2:	4817      	ldr	r0, [pc, #92]	; (b150 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    b0f4:	f001 fb6a 	bl	c7cc <__assert_func>
  assert(exponent <= 31);
    b0f8:	4b16      	ldr	r3, [pc, #88]	; (b154 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcac>)
    b0fa:	4a14      	ldr	r2, [pc, #80]	; (b14c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca4>)
    b0fc:	f240 1167 	movw	r1, #359	; 0x167
    b100:	4813      	ldr	r0, [pc, #76]	; (b150 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xca8>)
    b102:	f001 fb63 	bl	c7cc <__assert_func>
    TF_LITE_KERNEL_LOG(context, "Input %s, output %s not supported.",
    b106:	f8d6 8014 	ldr.w	r8, [r6, #20]
    b10a:	4638      	mov	r0, r7
    b10c:	f7fd fe96 	bl	8e3c <TfLiteTypeGetName>
    b110:	4604      	mov	r4, r0
    b112:	7a28      	ldrb	r0, [r5, #8]
    b114:	f7fd fe92 	bl	8e3c <TfLiteTypeGetName>
    b118:	4603      	mov	r3, r0
    b11a:	4622      	mov	r2, r4
    b11c:	490e      	ldr	r1, [pc, #56]	; (b158 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xcb0>)
    b11e:	4630      	mov	r0, r6
    b120:	47c0      	blx	r8
    return kTfLiteError;
    b122:	2701      	movs	r7, #1
}
    b124:	4638      	mov	r0, r7
    b126:	b025      	add	sp, #148	; 0x94
    b128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return kTfLiteOk;
    b12c:	2700      	movs	r7, #0
    b12e:	e7f9      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    b130:	2700      	movs	r7, #0
    b132:	e7f7      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
        return kTfLiteOk;
    b134:	2700      	movs	r7, #0
    b136:	e7f5      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
  return kTfLiteOk;
    b138:	2700      	movs	r7, #0
    b13a:	e7f3      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b13c:	2700      	movs	r7, #0
    b13e:	e7f1      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b140:	2700      	movs	r7, #0
    b142:	e7ef      	b.n	b124 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc7c>
    b144:	c0000001 	.word	0xc0000001
    b148:	000576e0 	.word	0x000576e0
    b14c:	000576f0 	.word	0x000576f0
    b150:	00057748 	.word	0x00057748
    b154:	000577a4 	.word	0x000577a4
    b158:	00057590 	.word	0x00057590

0000b15c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    b15c:	4b03      	ldr	r3, [pc, #12]	; (b16c <z_device_state_init+0x10>)

	while (dev < __device_end) {
    b15e:	4a04      	ldr	r2, [pc, #16]	; (b170 <z_device_state_init+0x14>)
    b160:	4293      	cmp	r3, r2
    b162:	d201      	bcs.n	b168 <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    b164:	3318      	adds	r3, #24
    b166:	e7fa      	b.n	b15e <z_device_state_init+0x2>
	}
}
    b168:	4770      	bx	lr
    b16a:	bf00      	nop
    b16c:	00010e98 	.word	0x00010e98
    b170:	00010f10 	.word	0x00010f10

0000b174 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    b174:	b570      	push	{r4, r5, r6, lr}
    b176:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b178:	4b11      	ldr	r3, [pc, #68]	; (b1c0 <z_sys_init_run_level+0x4c>)
    b17a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    b17e:	e009      	b.n	b194 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    b180:	4240      	negs	r0, r0
    b182:	e017      	b.n	b1b4 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    b184:	68eb      	ldr	r3, [r5, #12]
    b186:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    b188:	68ea      	ldr	r2, [r5, #12]
    b18a:	7853      	ldrb	r3, [r2, #1]
    b18c:	f043 0301 	orr.w	r3, r3, #1
    b190:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b192:	3408      	adds	r4, #8
    b194:	1c73      	adds	r3, r6, #1
    b196:	4a0a      	ldr	r2, [pc, #40]	; (b1c0 <z_sys_init_run_level+0x4c>)
    b198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b19c:	42a3      	cmp	r3, r4
    b19e:	d90d      	bls.n	b1bc <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    b1a0:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    b1a2:	6823      	ldr	r3, [r4, #0]
    b1a4:	4628      	mov	r0, r5
    b1a6:	4798      	blx	r3
		if (dev != NULL) {
    b1a8:	2d00      	cmp	r5, #0
    b1aa:	d0f2      	beq.n	b192 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    b1ac:	2800      	cmp	r0, #0
    b1ae:	d0eb      	beq.n	b188 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    b1b0:	2800      	cmp	r0, #0
    b1b2:	dbe5      	blt.n	b180 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    b1b4:	28ff      	cmp	r0, #255	; 0xff
    b1b6:	dde5      	ble.n	b184 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    b1b8:	20ff      	movs	r0, #255	; 0xff
    b1ba:	e7e3      	b.n	b184 <z_sys_init_run_level+0x10>
		}
	}
}
    b1bc:	bd70      	pop	{r4, r5, r6, pc}
    b1be:	bf00      	nop
    b1c0:	000579b0 	.word	0x000579b0

0000b1c4 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    b1c4:	4b01      	ldr	r3, [pc, #4]	; (b1cc <z_impl_z_errno+0x8>)
    b1c6:	6898      	ldr	r0, [r3, #8]
}
    b1c8:	3094      	adds	r0, #148	; 0x94
    b1ca:	4770      	bx	lr
    b1cc:	2001b630 	.word	0x2001b630

0000b1d0 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    b1d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b1d2:	b089      	sub	sp, #36	; 0x24
    b1d4:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    b1d6:	4b15      	ldr	r3, [pc, #84]	; (b22c <init_idle_thread+0x5c>)
    b1d8:	25b0      	movs	r5, #176	; 0xb0
    b1da:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    b1de:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    b1e2:	4e13      	ldr	r6, [pc, #76]	; (b230 <init_idle_thread+0x60>)
    b1e4:	eb06 1683 	add.w	r6, r6, r3, lsl #6

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    b1e8:	af06      	add	r7, sp, #24
    b1ea:	4603      	mov	r3, r0
    b1ec:	4a11      	ldr	r2, [pc, #68]	; (b234 <init_idle_thread+0x64>)
    b1ee:	2108      	movs	r1, #8
    b1f0:	4638      	mov	r0, r7
    b1f2:	f002 fdbd 	bl	dd70 <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    b1f6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    b1fa:	480f      	ldr	r0, [pc, #60]	; (b238 <init_idle_thread+0x68>)
    b1fc:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    b200:	9705      	str	r7, [sp, #20]
    b202:	2301      	movs	r3, #1
    b204:	9304      	str	r3, [sp, #16]
    b206:	230f      	movs	r3, #15
    b208:	9303      	str	r3, [sp, #12]
    b20a:	2300      	movs	r3, #0
    b20c:	9302      	str	r3, [sp, #8]
    b20e:	9301      	str	r3, [sp, #4]
    b210:	9400      	str	r4, [sp, #0]
    b212:	4b0a      	ldr	r3, [pc, #40]	; (b23c <init_idle_thread+0x6c>)
    b214:	f44f 72a0 	mov.w	r2, #320	; 0x140
    b218:	4631      	mov	r1, r6
    b21a:	4628      	mov	r0, r5
    b21c:	f000 f946 	bl	b4ac <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    b220:	7b6b      	ldrb	r3, [r5, #13]
    b222:	f023 0304 	bic.w	r3, r3, #4
    b226:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    b228:	b009      	add	sp, #36	; 0x24
    b22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b22c:	20000360 	.word	0x20000360
    b230:	20023860 	.word	0x20023860
    b234:	000579c8 	.word	0x000579c8
    b238:	2001b630 	.word	0x2001b630
    b23c:	0000fe81 	.word	0x0000fe81

0000b240 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    b240:	b570      	push	{r4, r5, r6, lr}
    b242:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    b244:	f000 fdfe 	bl	be44 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    b248:	4d1a      	ldr	r5, [pc, #104]	; (b2b4 <prepare_multithreading+0x74>)
    b24a:	4b1b      	ldr	r3, [pc, #108]	; (b2b8 <prepare_multithreading+0x78>)
    b24c:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    b24e:	4b1b      	ldr	r3, [pc, #108]	; (b2bc <prepare_multithreading+0x7c>)
    b250:	9305      	str	r3, [sp, #20]
    b252:	2301      	movs	r3, #1
    b254:	9304      	str	r3, [sp, #16]
    b256:	2400      	movs	r4, #0
    b258:	9403      	str	r4, [sp, #12]
    b25a:	9402      	str	r4, [sp, #8]
    b25c:	9401      	str	r4, [sp, #4]
    b25e:	9400      	str	r4, [sp, #0]
    b260:	4b17      	ldr	r3, [pc, #92]	; (b2c0 <prepare_multithreading+0x80>)
    b262:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    b266:	4917      	ldr	r1, [pc, #92]	; (b2c4 <prepare_multithreading+0x84>)
    b268:	4628      	mov	r0, r5
    b26a:	f000 f91f 	bl	b4ac <z_setup_new_thread>
    b26e:	4606      	mov	r6, r0
    b270:	7b6b      	ldrb	r3, [r5, #13]
    b272:	f023 0304 	bic.w	r3, r3, #4
    b276:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    b278:	4628      	mov	r0, r5
    b27a:	f004 fe6b 	bl	ff54 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    b27e:	2c00      	cmp	r4, #0
    b280:	dd02      	ble.n	b288 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    b282:	4630      	mov	r0, r6
    b284:	b006      	add	sp, #24
    b286:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    b288:	4620      	mov	r0, r4
    b28a:	f7ff ffa1 	bl	b1d0 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    b28e:	4b0e      	ldr	r3, [pc, #56]	; (b2c8 <prepare_multithreading+0x88>)
    b290:	22b0      	movs	r2, #176	; 0xb0
    b292:	fb02 3204 	mla	r2, r2, r4, r3
    b296:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    b29a:	4b07      	ldr	r3, [pc, #28]	; (b2b8 <prepare_multithreading+0x78>)
    b29c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    b2a0:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    b2a2:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    b2a4:	4a09      	ldr	r2, [pc, #36]	; (b2cc <prepare_multithreading+0x8c>)
    b2a6:	eb02 22c4 	add.w	r2, r2, r4, lsl #11
    b2aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
		_kernel.cpus[i].irq_stack =
    b2ae:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    b2b0:	3401      	adds	r4, #1
    b2b2:	e7e4      	b.n	b27e <prepare_multithreading+0x3e>
    b2b4:	20000410 	.word	0x20000410
    b2b8:	2001b630 	.word	0x2001b630
    b2bc:	000579d4 	.word	0x000579d4
    b2c0:	0000b2d1 	.word	0x0000b2d1
    b2c4:	2001b860 	.word	0x2001b860
    b2c8:	20000360 	.word	0x20000360
    b2cc:	200239a0 	.word	0x200239a0

0000b2d0 <bg_thread_main>:
{
    b2d0:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    b2d2:	4b0b      	ldr	r3, [pc, #44]	; (b300 <bg_thread_main+0x30>)
    b2d4:	2201      	movs	r2, #1
    b2d6:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    b2d8:	2002      	movs	r0, #2
    b2da:	f7ff ff4b 	bl	b174 <z_sys_init_run_level>
	boot_banner();
    b2de:	f001 f83b 	bl	c358 <boot_banner>
	z_cpp_init_static();
    b2e2:	f003 f956 	bl	e592 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    b2e6:	2003      	movs	r0, #3
    b2e8:	f7ff ff44 	bl	b174 <z_sys_init_run_level>
	z_init_static_threads();
    b2ec:	f000 f942 	bl	b574 <z_init_static_threads>
	main();
    b2f0:	f002 fcaa 	bl	dc48 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    b2f4:	4a03      	ldr	r2, [pc, #12]	; (b304 <bg_thread_main+0x34>)
    b2f6:	7b13      	ldrb	r3, [r2, #12]
    b2f8:	f023 0301 	bic.w	r3, r3, #1
    b2fc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    b2fe:	bd08      	pop	{r3, pc}
    b300:	2001b69f 	.word	0x2001b69f
    b304:	20000410 	.word	0x20000410

0000b308 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    b308:	b508      	push	{r3, lr}
    b30a:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    b30c:	4a01      	ldr	r2, [pc, #4]	; (b314 <switch_to_main_thread+0xc>)
    b30e:	4802      	ldr	r0, [pc, #8]	; (b318 <switch_to_main_thread+0x10>)
    b310:	f7f8 fda6 	bl	3e60 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    b314:	0000b2d1 	.word	0x0000b2d1
    b318:	20000410 	.word	0x20000410

0000b31c <z_bss_zero>:
{
    b31c:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    b31e:	4803      	ldr	r0, [pc, #12]	; (b32c <z_bss_zero+0x10>)
    b320:	4a03      	ldr	r2, [pc, #12]	; (b330 <z_bss_zero+0x14>)
    b322:	1a12      	subs	r2, r2, r0
    b324:	2100      	movs	r1, #0
    b326:	f004 ffa5 	bl	10274 <memset>
}
    b32a:	bd08      	pop	{r3, pc}
    b32c:	20000340 	.word	0x20000340
    b330:	2001b860 	.word	0x2001b860

0000b334 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    b334:	b500      	push	{lr}
    b336:	b0ad      	sub	sp, #180	; 0xb4
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    b338:	4b1c      	ldr	r3, [pc, #112]	; (b3ac <z_cstart+0x78>)
	uint32_t msp =
    b33a:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    b33e:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    b342:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    b346:	4c1a      	ldr	r4, [pc, #104]	; (b3b0 <z_cstart+0x7c>)
    b348:	23e0      	movs	r3, #224	; 0xe0
    b34a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    b34e:	2500      	movs	r5, #0
    b350:	77e5      	strb	r5, [r4, #31]
    b352:	7625      	strb	r5, [r4, #24]
    b354:	7665      	strb	r5, [r4, #25]
    b356:	76a5      	strb	r5, [r4, #26]
    b358:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    b35c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b35e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    b362:	6263      	str	r3, [r4, #36]	; 0x24
    b364:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    b368:	f7f8 febe 	bl	40e8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    b36c:	f7f8 fc8c 	bl	3c88 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    b370:	f04f 33ff 	mov.w	r3, #4294967295
    b374:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    b376:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    b378:	f7f9 f8ee 	bl	4558 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    b37c:	f7f8 ff76 	bl	426c <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    b380:	2401      	movs	r4, #1
    b382:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    b386:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    b38a:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    b38c:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    b38e:	4b09      	ldr	r3, [pc, #36]	; (b3b4 <z_cstart+0x80>)
    b390:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    b394:	f7ff fee2 	bl	b15c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    b398:	4628      	mov	r0, r5
    b39a:	f7ff feeb 	bl	b174 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    b39e:	4620      	mov	r0, r4
    b3a0:	f7ff fee8 	bl	b174 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    b3a4:	f7ff ff4c 	bl	b240 <prepare_multithreading>
    b3a8:	f7ff ffae 	bl	b308 <switch_to_main_thread>
    b3ac:	200239a0 	.word	0x200239a0
    b3b0:	e000ed00 	.word	0xe000ed00
    b3b4:	2001b630 	.word	0x2001b630

0000b3b8 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    b3b8:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b3ba:	4c06      	ldr	r4, [pc, #24]	; (b3d4 <init_mem_slab_module+0x1c>)
	int rc = 0;
    b3bc:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b3be:	4b06      	ldr	r3, [pc, #24]	; (b3d8 <init_mem_slab_module+0x20>)
    b3c0:	429c      	cmp	r4, r3
    b3c2:	d206      	bcs.n	b3d2 <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    b3c4:	4620      	mov	r0, r4
    b3c6:	f004 fce2 	bl	fd8e <create_free_list>
		if (rc < 0) {
    b3ca:	2800      	cmp	r0, #0
    b3cc:	db01      	blt.n	b3d2 <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b3ce:	3420      	adds	r4, #32
    b3d0:	e7f5      	b.n	b3be <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    b3d2:	bd10      	pop	{r4, pc}
    b3d4:	200002b4 	.word	0x200002b4
    b3d8:	200002b4 	.word	0x200002b4

0000b3dc <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    b3dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3de:	b083      	sub	sp, #12
    b3e0:	460c      	mov	r4, r1
    b3e2:	461f      	mov	r7, r3
    b3e4:	f04f 0320 	mov.w	r3, #32
    b3e8:	f3ef 8111 	mrs	r1, BASEPRI
    b3ec:	f383 8812 	msr	BASEPRI_MAX, r3
    b3f0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    b3f4:	6983      	ldr	r3, [r0, #24]
    b3f6:	b16b      	cbz	r3, b414 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    b3f8:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    b3fa:	6983      	ldr	r3, [r0, #24]
    b3fc:	681b      	ldr	r3, [r3, #0]
    b3fe:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    b400:	69c3      	ldr	r3, [r0, #28]
    b402:	3301      	adds	r3, #1
    b404:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    b406:	2000      	movs	r0, #0
	__asm__ volatile(
    b408:	f381 8811 	msr	BASEPRI, r1
    b40c:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    b410:	b003      	add	sp, #12
    b412:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b414:	4616      	mov	r6, r2
    b416:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    b41a:	ea56 0307 	orrs.w	r3, r6, r7
    b41e:	d104      	bne.n	b42a <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    b420:	2300      	movs	r3, #0
    b422:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    b424:	f06f 000b 	mvn.w	r0, #11
    b428:	e7ee      	b.n	b408 <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    b42a:	e9cd 6700 	strd	r6, r7, [sp]
    b42e:	4602      	mov	r2, r0
    b430:	4628      	mov	r0, r5
    b432:	f000 fbdd 	bl	bbf0 <z_pend_curr>
		if (result == 0) {
    b436:	2800      	cmp	r0, #0
    b438:	d1ea      	bne.n	b410 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    b43a:	4b02      	ldr	r3, [pc, #8]	; (b444 <k_mem_slab_alloc+0x68>)
    b43c:	689b      	ldr	r3, [r3, #8]
    b43e:	695b      	ldr	r3, [r3, #20]
    b440:	6023      	str	r3, [r4, #0]
		return result;
    b442:	e7e5      	b.n	b410 <k_mem_slab_alloc+0x34>
    b444:	2001b630 	.word	0x2001b630

0000b448 <z_thread_monitor_exit>:
	__asm__ volatile(
    b448:	f04f 0320 	mov.w	r3, #32
    b44c:	f3ef 8111 	mrs	r1, BASEPRI
    b450:	f383 8812 	msr	BASEPRI_MAX, r3
    b454:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    b458:	4b0a      	ldr	r3, [pc, #40]	; (b484 <z_thread_monitor_exit+0x3c>)
    b45a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b45c:	4283      	cmp	r3, r0
    b45e:	d104      	bne.n	b46a <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    b460:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    b462:	4b08      	ldr	r3, [pc, #32]	; (b484 <z_thread_monitor_exit+0x3c>)
    b464:	629a      	str	r2, [r3, #40]	; 0x28
    b466:	e007      	b.n	b478 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    b468:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    b46a:	b113      	cbz	r3, b472 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    b46c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    b46e:	4282      	cmp	r2, r0
    b470:	d1fa      	bne.n	b468 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    b472:	b10b      	cbz	r3, b478 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    b474:	6f02      	ldr	r2, [r0, #112]	; 0x70
    b476:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    b478:	f381 8811 	msr	BASEPRI, r1
    b47c:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    b480:	4770      	bx	lr
    b482:	bf00      	nop
    b484:	2001b630 	.word	0x2001b630

0000b488 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    b488:	b538      	push	{r3, r4, r5, lr}
    b48a:	4614      	mov	r4, r2
    b48c:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b48e:	ea54 0305 	orrs.w	r3, r4, r5
    b492:	d102      	bne.n	b49a <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    b494:	f004 fcdf 	bl	fe56 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    b498:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    b49a:	462b      	mov	r3, r5
    b49c:	4902      	ldr	r1, [pc, #8]	; (b4a8 <schedule_new_thread+0x20>)
    b49e:	3018      	adds	r0, #24
    b4a0:	f000 fe2e 	bl	c100 <z_add_timeout>
    b4a4:	e7f8      	b.n	b498 <schedule_new_thread+0x10>
    b4a6:	bf00      	nop
    b4a8:	0000ff8d 	.word	0x0000ff8d

0000b4ac <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b4b0:	b085      	sub	sp, #20
    b4b2:	4604      	mov	r4, r0
    b4b4:	460f      	mov	r7, r1
    b4b6:	4615      	mov	r5, r2
    b4b8:	461e      	mov	r6, r3
    b4ba:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    b4be:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    b4c2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    b4c6:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    b4ca:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    b4ce:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    b4d0:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    b4d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    b4d4:	2204      	movs	r2, #4
    b4d6:	9911      	ldr	r1, [sp, #68]	; 0x44
    b4d8:	f004 fcc1 	bl	fe5e <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    b4dc:	462a      	mov	r2, r5
    b4de:	4639      	mov	r1, r7
    b4e0:	4620      	mov	r0, r4
    b4e2:	f004 fca6 	bl	fe32 <setup_thread_stack>
    b4e6:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b4e8:	f8cd 8008 	str.w	r8, [sp, #8]
    b4ec:	f8cd 9004 	str.w	r9, [sp, #4]
    b4f0:	f8cd a000 	str.w	sl, [sp]
    b4f4:	4633      	mov	r3, r6
    b4f6:	4602      	mov	r2, r0
    b4f8:	4639      	mov	r1, r7
    b4fa:	4620      	mov	r0, r4
    b4fc:	f7f8 fc90 	bl	3e20 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    b500:	2300      	movs	r3, #0
    b502:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    b504:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    b506:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    b50a:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    b50e:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    b512:	f04f 0320 	mov.w	r3, #32
    b516:	f3ef 8211 	mrs	r2, BASEPRI
    b51a:	f383 8812 	msr	BASEPRI_MAX, r3
    b51e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    b522:	4b13      	ldr	r3, [pc, #76]	; (b570 <z_setup_new_thread+0xc4>)
    b524:	6a99      	ldr	r1, [r3, #40]	; 0x28
    b526:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    b528:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    b52a:	f382 8811 	msr	BASEPRI, r2
    b52e:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    b532:	f1bb 0f00 	cmp.w	fp, #0
    b536:	d013      	beq.n	b560 <z_setup_new_thread+0xb4>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    b538:	221f      	movs	r2, #31
    b53a:	4659      	mov	r1, fp
    b53c:	f104 0074 	add.w	r0, r4, #116	; 0x74
    b540:	f005 f811 	bl	10566 <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    b544:	2300      	movs	r3, #0
    b546:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    b54a:	4b09      	ldr	r3, [pc, #36]	; (b570 <z_setup_new_thread+0xc4>)
    b54c:	689b      	ldr	r3, [r3, #8]
    b54e:	b15b      	cbz	r3, b568 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    b550:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    b554:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    b558:	4628      	mov	r0, r5
    b55a:	b005      	add	sp, #20
    b55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    b560:	2300      	movs	r3, #0
    b562:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    b566:	e7f0      	b.n	b54a <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    b568:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    b56c:	e7f4      	b.n	b558 <z_setup_new_thread+0xac>
    b56e:	bf00      	nop
    b570:	2001b630 	.word	0x2001b630

0000b574 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    b574:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    b578:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    b57a:	4c23      	ldr	r4, [pc, #140]	; (b608 <z_init_static_threads+0x94>)
    b57c:	4b23      	ldr	r3, [pc, #140]	; (b60c <z_init_static_threads+0x98>)
    b57e:	429c      	cmp	r4, r3
    b580:	d215      	bcs.n	b5ae <z_init_static_threads+0x3a>
		z_setup_new_thread(
    b582:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    b584:	9305      	str	r3, [sp, #20]
    b586:	6a23      	ldr	r3, [r4, #32]
    b588:	9304      	str	r3, [sp, #16]
    b58a:	69e3      	ldr	r3, [r4, #28]
    b58c:	9303      	str	r3, [sp, #12]
    b58e:	69a3      	ldr	r3, [r4, #24]
    b590:	9302      	str	r3, [sp, #8]
    b592:	6963      	ldr	r3, [r4, #20]
    b594:	9301      	str	r3, [sp, #4]
    b596:	6923      	ldr	r3, [r4, #16]
    b598:	9300      	str	r3, [sp, #0]
    b59a:	68e3      	ldr	r3, [r4, #12]
    b59c:	68a2      	ldr	r2, [r4, #8]
    b59e:	6861      	ldr	r1, [r4, #4]
    b5a0:	6820      	ldr	r0, [r4, #0]
    b5a2:	f7ff ff83 	bl	b4ac <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    b5a6:	6823      	ldr	r3, [r4, #0]
    b5a8:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    b5aa:	3430      	adds	r4, #48	; 0x30
    b5ac:	e7e6      	b.n	b57c <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    b5ae:	f000 f9d7 	bl	b960 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    b5b2:	4c15      	ldr	r4, [pc, #84]	; (b608 <z_init_static_threads+0x94>)
    b5b4:	e01b      	b.n	b5ee <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    b5b6:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    b5b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    b5bc:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    b5c0:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    b5c4:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    b5c8:	03d8      	lsls	r0, r3, #15
    b5ca:	f240 35e7 	movw	r5, #999	; 0x3e7
    b5ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b5d2:	2300      	movs	r3, #0
    b5d4:	1940      	adds	r0, r0, r5
    b5d6:	f04f 0500 	mov.w	r5, #0
    b5da:	eb45 0101 	adc.w	r1, r5, r1
    b5de:	f7f5 fd83 	bl	10e8 <__aeabi_uldivmod>
    b5e2:	4602      	mov	r2, r0
    b5e4:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    b5e6:	4630      	mov	r0, r6
    b5e8:	f7ff ff4e 	bl	b488 <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    b5ec:	3430      	adds	r4, #48	; 0x30
    b5ee:	4b07      	ldr	r3, [pc, #28]	; (b60c <z_init_static_threads+0x98>)
    b5f0:	429c      	cmp	r4, r3
    b5f2:	d204      	bcs.n	b5fe <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    b5f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
    b5fa:	d0f7      	beq.n	b5ec <z_init_static_threads+0x78>
    b5fc:	e7db      	b.n	b5b6 <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    b5fe:	f000 fbad 	bl	bd5c <k_sched_unlock>
}
    b602:	b006      	add	sp, #24
    b604:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    b608:	200002b4 	.word	0x200002b4
    b60c:	200002b4 	.word	0x200002b4

0000b610 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    b610:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    b612:	f004 fd9a 	bl	1014a <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    b616:	4b04      	ldr	r3, [pc, #16]	; (b628 <pm_save_idle+0x18>)
    b618:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    b61a:	f7f8 f9e7 	bl	39ec <pm_system_suspend>
    b61e:	b100      	cbz	r0, b622 <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    b620:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    b622:	f7f8 fb37 	bl	3c94 <arch_cpu_idle>
    b626:	e7fb      	b.n	b620 <pm_save_idle+0x10>
    b628:	2001b630 	.word	0x2001b630

0000b62c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    b62c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b630:	b083      	sub	sp, #12
    b632:	4604      	mov	r4, r0
    b634:	461d      	mov	r5, r3
	__asm__ volatile(
    b636:	f04f 0320 	mov.w	r3, #32
    b63a:	f3ef 8711 	mrs	r7, BASEPRI
    b63e:	f383 8812 	msr	BASEPRI_MAX, r3
    b642:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b646:	68c1      	ldr	r1, [r0, #12]
    b648:	b999      	cbnz	r1, b672 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    b64a:	2900      	cmp	r1, #0
    b64c:	d14f      	bne.n	b6ee <z_impl_k_mutex_lock+0xc2>
    b64e:	4b3a      	ldr	r3, [pc, #232]	; (b738 <z_impl_k_mutex_lock+0x10c>)
    b650:	689b      	ldr	r3, [r3, #8]
    b652:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    b656:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    b658:	3101      	adds	r1, #1
    b65a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    b65c:	4b36      	ldr	r3, [pc, #216]	; (b738 <z_impl_k_mutex_lock+0x10c>)
    b65e:	689b      	ldr	r3, [r3, #8]
    b660:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    b662:	f387 8811 	msr	BASEPRI, r7
    b666:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    b66a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    b66c:	b003      	add	sp, #12
    b66e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    b672:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b674:	6882      	ldr	r2, [r0, #8]
    b676:	4b30      	ldr	r3, [pc, #192]	; (b738 <z_impl_k_mutex_lock+0x10c>)
    b678:	689b      	ldr	r3, [r3, #8]
    b67a:	429a      	cmp	r2, r3
    b67c:	d0e5      	beq.n	b64a <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    b67e:	ea55 0106 	orrs.w	r1, r5, r6
    b682:	bf0c      	ite	eq
    b684:	f04f 0801 	moveq.w	r8, #1
    b688:	f04f 0800 	movne.w	r8, #0
    b68c:	d031      	beq.n	b6f2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    b68e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    b692:	4649      	mov	r1, r9
    b694:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b698:	f004 fbfe 	bl	fe98 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    b69c:	4581      	cmp	r9, r0
    b69e:	dc2f      	bgt.n	b700 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    b6a0:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    b6a4:	9600      	str	r6, [sp, #0]
    b6a6:	9501      	str	r5, [sp, #4]
    b6a8:	4622      	mov	r2, r4
    b6aa:	4639      	mov	r1, r7
    b6ac:	4823      	ldr	r0, [pc, #140]	; (b73c <z_impl_k_mutex_lock+0x110>)
    b6ae:	f000 fa9f 	bl	bbf0 <z_pend_curr>
	if (got_mutex == 0) {
    b6b2:	2800      	cmp	r0, #0
    b6b4:	d0da      	beq.n	b66c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    b6b6:	f04f 0320 	mov.w	r3, #32
    b6ba:	f3ef 8511 	mrs	r5, BASEPRI
    b6be:	f383 8812 	msr	BASEPRI_MAX, r3
    b6c2:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    b6c6:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b6c8:	429c      	cmp	r4, r3
    b6ca:	d01f      	beq.n	b70c <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b6cc:	b1f3      	cbz	r3, b70c <z_impl_k_mutex_lock+0xe0>
    b6ce:	6921      	ldr	r1, [r4, #16]
    b6d0:	f993 000e 	ldrsb.w	r0, [r3, #14]
    b6d4:	f004 fbe0 	bl	fe98 <new_prio_for_inheritance>
    b6d8:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b6da:	4620      	mov	r0, r4
    b6dc:	f004 fbe7 	bl	feae <adjust_owner_prio>
    b6e0:	b9b0      	cbnz	r0, b710 <z_impl_k_mutex_lock+0xe4>
    b6e2:	f1b9 0f00 	cmp.w	r9, #0
    b6e6:	d015      	beq.n	b714 <z_impl_k_mutex_lock+0xe8>
    b6e8:	f04f 0801 	mov.w	r8, #1
    b6ec:	e012      	b.n	b714 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    b6ee:	6923      	ldr	r3, [r4, #16]
    b6f0:	e7b1      	b.n	b656 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    b6f2:	f387 8811 	msr	BASEPRI, r7
    b6f6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    b6fa:	f06f 000f 	mvn.w	r0, #15
    b6fe:	e7b5      	b.n	b66c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    b700:	4601      	mov	r1, r0
    b702:	4620      	mov	r0, r4
    b704:	f004 fbd3 	bl	feae <adjust_owner_prio>
    b708:	4681      	mov	r9, r0
    b70a:	e7cb      	b.n	b6a4 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b70c:	6921      	ldr	r1, [r4, #16]
    b70e:	e7e4      	b.n	b6da <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    b710:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    b714:	f1b8 0f00 	cmp.w	r8, #0
    b718:	d106      	bne.n	b728 <z_impl_k_mutex_lock+0xfc>
    b71a:	f385 8811 	msr	BASEPRI, r5
    b71e:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    b722:	f06f 000a 	mvn.w	r0, #10
    b726:	e7a1      	b.n	b66c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    b728:	4629      	mov	r1, r5
    b72a:	4804      	ldr	r0, [pc, #16]	; (b73c <z_impl_k_mutex_lock+0x110>)
    b72c:	f000 f8fc 	bl	b928 <z_reschedule>
	return -EAGAIN;
    b730:	f06f 000a 	mvn.w	r0, #10
    b734:	e79a      	b.n	b66c <z_impl_k_mutex_lock+0x40>
    b736:	bf00      	nop
    b738:	2001b630 	.word	0x2001b630
    b73c:	2001b65c 	.word	0x2001b65c

0000b740 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    b740:	6882      	ldr	r2, [r0, #8]
    b742:	2a00      	cmp	r2, #0
    b744:	d035      	beq.n	b7b2 <z_impl_k_mutex_unlock+0x72>
{
    b746:	b538      	push	{r3, r4, r5, lr}
    b748:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    b74a:	4b1d      	ldr	r3, [pc, #116]	; (b7c0 <z_impl_k_mutex_unlock+0x80>)
    b74c:	689b      	ldr	r3, [r3, #8]
    b74e:	429a      	cmp	r2, r3
    b750:	d132      	bne.n	b7b8 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    b752:	7bda      	ldrb	r2, [r3, #15]
    b754:	3a01      	subs	r2, #1
    b756:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    b758:	68c3      	ldr	r3, [r0, #12]
    b75a:	2b01      	cmp	r3, #1
    b75c:	d905      	bls.n	b76a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    b75e:	3b01      	subs	r3, #1
    b760:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    b762:	f000 fafb 	bl	bd5c <k_sched_unlock>

	return 0;
    b766:	2000      	movs	r0, #0
}
    b768:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    b76a:	f04f 0320 	mov.w	r3, #32
    b76e:	f3ef 8511 	mrs	r5, BASEPRI
    b772:	f383 8812 	msr	BASEPRI_MAX, r3
    b776:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    b77a:	6901      	ldr	r1, [r0, #16]
    b77c:	f004 fb97 	bl	feae <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    b780:	4620      	mov	r0, r4
    b782:	f004 fc82 	bl	1008a <z_unpend_first_thread>
	mutex->owner = new_owner;
    b786:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    b788:	b160      	cbz	r0, b7a4 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    b78a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    b78e:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    b790:	2300      	movs	r3, #0
    b792:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    b796:	f004 fbdd 	bl	ff54 <z_ready_thread>
		z_reschedule(&lock, key);
    b79a:	4629      	mov	r1, r5
    b79c:	4809      	ldr	r0, [pc, #36]	; (b7c4 <z_impl_k_mutex_unlock+0x84>)
    b79e:	f000 f8c3 	bl	b928 <z_reschedule>
    b7a2:	e7de      	b.n	b762 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    b7a4:	2300      	movs	r3, #0
    b7a6:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    b7a8:	f385 8811 	msr	BASEPRI, r5
    b7ac:	f3bf 8f6f 	isb	sy
    b7b0:	e7d7      	b.n	b762 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    b7b2:	f06f 0015 	mvn.w	r0, #21
}
    b7b6:	4770      	bx	lr
		return -EPERM;
    b7b8:	f04f 30ff 	mov.w	r0, #4294967295
    b7bc:	e7d4      	b.n	b768 <z_impl_k_mutex_unlock+0x28>
    b7be:	bf00      	nop
    b7c0:	2001b630 	.word	0x2001b630
    b7c4:	2001b65c 	.word	0x2001b65c

0000b7c8 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    b7c8:	b538      	push	{r3, r4, r5, lr}
    b7ca:	4604      	mov	r4, r0
	__asm__ volatile(
    b7cc:	f04f 0320 	mov.w	r3, #32
    b7d0:	f3ef 8511 	mrs	r5, BASEPRI
    b7d4:	f383 8812 	msr	BASEPRI_MAX, r3
    b7d8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    b7dc:	f004 fc55 	bl	1008a <z_unpend_first_thread>

	if (thread != NULL) {
    b7e0:	b148      	cbz	r0, b7f6 <z_impl_k_sem_give+0x2e>
    b7e2:	2200      	movs	r2, #0
    b7e4:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    b7e8:	f004 fbb4 	bl	ff54 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    b7ec:	4629      	mov	r1, r5
    b7ee:	4807      	ldr	r0, [pc, #28]	; (b80c <z_impl_k_sem_give+0x44>)
    b7f0:	f000 f89a 	bl	b928 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    b7f4:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b7f6:	68a3      	ldr	r3, [r4, #8]
    b7f8:	68e2      	ldr	r2, [r4, #12]
    b7fa:	4293      	cmp	r3, r2
    b7fc:	d003      	beq.n	b806 <z_impl_k_sem_give+0x3e>
    b7fe:	2201      	movs	r2, #1
    b800:	4413      	add	r3, r2
    b802:	60a3      	str	r3, [r4, #8]
}
    b804:	e7f2      	b.n	b7ec <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b806:	2200      	movs	r2, #0
    b808:	e7fa      	b.n	b800 <z_impl_k_sem_give+0x38>
    b80a:	bf00      	nop
    b80c:	2001b660 	.word	0x2001b660

0000b810 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    b810:	b530      	push	{r4, r5, lr}
    b812:	b083      	sub	sp, #12
    b814:	461d      	mov	r5, r3
    b816:	f04f 0320 	mov.w	r3, #32
    b81a:	f3ef 8111 	mrs	r1, BASEPRI
    b81e:	f383 8812 	msr	BASEPRI_MAX, r3
    b822:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    b826:	6883      	ldr	r3, [r0, #8]
    b828:	b143      	cbz	r3, b83c <z_impl_k_sem_take+0x2c>
		sem->count--;
    b82a:	3b01      	subs	r3, #1
    b82c:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    b82e:	f381 8811 	msr	BASEPRI, r1
    b832:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    b836:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    b838:	b003      	add	sp, #12
    b83a:	bd30      	pop	{r4, r5, pc}
    b83c:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b83e:	ea54 0305 	orrs.w	r3, r4, r5
    b842:	d006      	beq.n	b852 <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    b844:	e9cd 4500 	strd	r4, r5, [sp]
    b848:	4602      	mov	r2, r0
    b84a:	4805      	ldr	r0, [pc, #20]	; (b860 <z_impl_k_sem_take+0x50>)
    b84c:	f000 f9d0 	bl	bbf0 <z_pend_curr>
	return ret;
    b850:	e7f2      	b.n	b838 <z_impl_k_sem_take+0x28>
    b852:	f381 8811 	msr	BASEPRI, r1
    b856:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    b85a:	f06f 000f 	mvn.w	r0, #15
    b85e:	e7eb      	b.n	b838 <z_impl_k_sem_take+0x28>
    b860:	2001b660 	.word	0x2001b660

0000b864 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    b864:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    b866:	f1b3 3fff 	cmp.w	r3, #4294967295
    b86a:	bf08      	it	eq
    b86c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    b870:	d100      	bne.n	b874 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    b872:	bd38      	pop	{r3, r4, r5, pc}
    b874:	4902      	ldr	r1, [pc, #8]	; (b880 <add_thread_timeout+0x1c>)
    b876:	3018      	adds	r0, #24
    b878:	f000 fc42 	bl	c100 <z_add_timeout>
    b87c:	e7f9      	b.n	b872 <add_thread_timeout+0xe>
    b87e:	bf00      	nop
    b880:	0000ff8d 	.word	0x0000ff8d

0000b884 <z_reset_time_slice>:
{
    b884:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    b886:	4b08      	ldr	r3, [pc, #32]	; (b8a8 <z_reset_time_slice+0x24>)
    b888:	681b      	ldr	r3, [r3, #0]
    b88a:	b903      	cbnz	r3, b88e <z_reset_time_slice+0xa>
}
    b88c:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    b88e:	f7f9 ff91 	bl	57b4 <sys_clock_elapsed>
    b892:	4603      	mov	r3, r0
    b894:	4a04      	ldr	r2, [pc, #16]	; (b8a8 <z_reset_time_slice+0x24>)
    b896:	6810      	ldr	r0, [r2, #0]
    b898:	4403      	add	r3, r0
    b89a:	4a04      	ldr	r2, [pc, #16]	; (b8ac <z_reset_time_slice+0x28>)
    b89c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    b89e:	2100      	movs	r1, #0
    b8a0:	f004 fc69 	bl	10176 <z_set_timeout_expiry>
}
    b8a4:	e7f2      	b.n	b88c <z_reset_time_slice+0x8>
    b8a6:	bf00      	nop
    b8a8:	2001b670 	.word	0x2001b670
    b8ac:	2001b630 	.word	0x2001b630

0000b8b0 <k_sched_time_slice_set>:
{
    b8b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b8b4:	4606      	mov	r6, r0
    b8b6:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    b8b8:	2300      	movs	r3, #0
	__asm__ volatile(
    b8ba:	f04f 0220 	mov.w	r2, #32
    b8be:	f3ef 8711 	mrs	r7, BASEPRI
    b8c2:	f382 8812 	msr	BASEPRI_MAX, r2
    b8c6:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    b8ca:	e009      	b.n	b8e0 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    b8cc:	4b13      	ldr	r3, [pc, #76]	; (b91c <k_sched_time_slice_set+0x6c>)
    b8ce:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    b8d2:	f7ff ffd7 	bl	b884 <z_reset_time_slice>
	__asm__ volatile(
    b8d6:	f387 8811 	msr	BASEPRI, r7
    b8da:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b8de:	2301      	movs	r3, #1
    b8e0:	b9cb      	cbnz	r3, b916 <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    b8e2:	2300      	movs	r3, #0
    b8e4:	4a0e      	ldr	r2, [pc, #56]	; (b920 <k_sched_time_slice_set+0x70>)
    b8e6:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    b8e8:	0c75      	lsrs	r5, r6, #17
    b8ea:	03f4      	lsls	r4, r6, #15
    b8ec:	f240 30e7 	movw	r0, #999	; 0x3e7
    b8f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b8f4:	2300      	movs	r3, #0
    b8f6:	1820      	adds	r0, r4, r0
    b8f8:	f04f 0100 	mov.w	r1, #0
    b8fc:	eb45 0101 	adc.w	r1, r5, r1
    b900:	f7f5 fbf2 	bl	10e8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    b904:	4b07      	ldr	r3, [pc, #28]	; (b924 <k_sched_time_slice_set+0x74>)
    b906:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    b908:	2e00      	cmp	r6, #0
    b90a:	dddf      	ble.n	b8cc <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    b90c:	2802      	cmp	r0, #2
    b90e:	bfb8      	it	lt
    b910:	2002      	movlt	r0, #2
    b912:	6018      	str	r0, [r3, #0]
    b914:	e7da      	b.n	b8cc <k_sched_time_slice_set+0x1c>
}
    b916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b91a:	bf00      	nop
    b91c:	2001b66c 	.word	0x2001b66c
    b920:	2001b630 	.word	0x2001b630
    b924:	2001b670 	.word	0x2001b670

0000b928 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    b928:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    b92a:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    b92c:	b921      	cbnz	r1, b938 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    b92e:	f3ef 8305 	mrs	r3, IPSR
    b932:	b913      	cbnz	r3, b93a <z_reschedule+0x12>
    b934:	2101      	movs	r1, #1
    b936:	e000      	b.n	b93a <z_reschedule+0x12>
    b938:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    b93a:	f011 0f01 	tst.w	r1, #1
    b93e:	d007      	beq.n	b950 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    b940:	4b06      	ldr	r3, [pc, #24]	; (b95c <z_reschedule+0x34>)
    b942:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    b944:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    b946:	429a      	cmp	r2, r3
    b948:	d002      	beq.n	b950 <z_reschedule+0x28>
	ret = arch_swap(key);
    b94a:	f7f8 fa0f 	bl	3d6c <arch_swap>
		z_swap(lock, key);
    b94e:	e003      	b.n	b958 <z_reschedule+0x30>
    b950:	f380 8811 	msr	BASEPRI, r0
    b954:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    b958:	bd08      	pop	{r3, pc}
    b95a:	bf00      	nop
    b95c:	2001b630 	.word	0x2001b630

0000b960 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    b960:	2300      	movs	r3, #0
	__asm__ volatile(
    b962:	f04f 0220 	mov.w	r2, #32
    b966:	f3ef 8111 	mrs	r1, BASEPRI
    b96a:	f382 8812 	msr	BASEPRI_MAX, r2
    b96e:	f3bf 8f6f 	isb	sy
    b972:	b953      	cbnz	r3, b98a <k_sched_lock+0x2a>
    b974:	4b05      	ldr	r3, [pc, #20]	; (b98c <k_sched_lock+0x2c>)
    b976:	689a      	ldr	r2, [r3, #8]
    b978:	7bd3      	ldrb	r3, [r2, #15]
    b97a:	3b01      	subs	r3, #1
    b97c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    b97e:	f381 8811 	msr	BASEPRI, r1
    b982:	f3bf 8f6f 	isb	sy
    b986:	2301      	movs	r3, #1
    b988:	e7f3      	b.n	b972 <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    b98a:	4770      	bx	lr
    b98c:	2001b630 	.word	0x2001b630

0000b990 <update_cache>:
{
    b990:	b538      	push	{r3, r4, r5, lr}
    b992:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    b994:	480f      	ldr	r0, [pc, #60]	; (b9d4 <update_cache+0x44>)
    b996:	f004 fad6 	bl	ff46 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b99a:	4605      	mov	r5, r0
    b99c:	b170      	cbz	r0, b9bc <update_cache+0x2c>
	if (preempt_ok != 0) {
    b99e:	b984      	cbnz	r4, b9c2 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    b9a0:	4b0d      	ldr	r3, [pc, #52]	; (b9d8 <update_cache+0x48>)
    b9a2:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    b9a4:	7b5a      	ldrb	r2, [r3, #13]
    b9a6:	f012 0f1f 	tst.w	r2, #31
    b9aa:	d10a      	bne.n	b9c2 <update_cache+0x32>
	return node->next != NULL;
    b9ac:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    b9ae:	b942      	cbnz	r2, b9c2 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b9b0:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    b9b2:	2a7f      	cmp	r2, #127	; 0x7f
    b9b4:	d905      	bls.n	b9c2 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    b9b6:	4a08      	ldr	r2, [pc, #32]	; (b9d8 <update_cache+0x48>)
    b9b8:	61d3      	str	r3, [r2, #28]
    b9ba:	e00a      	b.n	b9d2 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b9bc:	4b06      	ldr	r3, [pc, #24]	; (b9d8 <update_cache+0x48>)
    b9be:	68dd      	ldr	r5, [r3, #12]
    b9c0:	e7ed      	b.n	b99e <update_cache+0xe>
		if (thread != _current) {
    b9c2:	4b05      	ldr	r3, [pc, #20]	; (b9d8 <update_cache+0x48>)
    b9c4:	689b      	ldr	r3, [r3, #8]
    b9c6:	42ab      	cmp	r3, r5
    b9c8:	d001      	beq.n	b9ce <update_cache+0x3e>
			z_reset_time_slice();
    b9ca:	f7ff ff5b 	bl	b884 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    b9ce:	4b02      	ldr	r3, [pc, #8]	; (b9d8 <update_cache+0x48>)
    b9d0:	61dd      	str	r5, [r3, #28]
}
    b9d2:	bd38      	pop	{r3, r4, r5, pc}
    b9d4:	2001b650 	.word	0x2001b650
    b9d8:	2001b630 	.word	0x2001b630

0000b9dc <move_thread_to_end_of_prio_q>:
{
    b9dc:	b538      	push	{r3, r4, r5, lr}
    b9de:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    b9e0:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b9e2:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b9e6:	2b00      	cmp	r3, #0
    b9e8:	db28      	blt.n	ba3c <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    b9ea:	7b6b      	ldrb	r3, [r5, #13]
    b9ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b9f0:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    b9f2:	4b1a      	ldr	r3, [pc, #104]	; (ba5c <move_thread_to_end_of_prio_q+0x80>)
    b9f4:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b9f8:	429c      	cmp	r4, r3
    b9fa:	d02d      	beq.n	ba58 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b9fc:	b16c      	cbz	r4, ba1a <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b9fe:	4621      	mov	r1, r4
    ba00:	4628      	mov	r0, r5
    ba02:	f004 fa79 	bl	fef8 <z_sched_prio_cmp>
    ba06:	2800      	cmp	r0, #0
    ba08:	dc20      	bgt.n	ba4c <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    ba0a:	b134      	cbz	r4, ba1a <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    ba0c:	4b13      	ldr	r3, [pc, #76]	; (ba5c <move_thread_to_end_of_prio_q+0x80>)
    ba0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ba10:	429c      	cmp	r4, r3
    ba12:	d002      	beq.n	ba1a <move_thread_to_end_of_prio_q+0x3e>
    ba14:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba16:	2c00      	cmp	r4, #0
    ba18:	d1f0      	bne.n	b9fc <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    ba1a:	4b10      	ldr	r3, [pc, #64]	; (ba5c <move_thread_to_end_of_prio_q+0x80>)
    ba1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    ba1e:	f103 0120 	add.w	r1, r3, #32
    ba22:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    ba24:	606a      	str	r2, [r5, #4]

	tail->next = node;
    ba26:	6015      	str	r5, [r2, #0]
	list->tail = node;
    ba28:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    ba2a:	4b0c      	ldr	r3, [pc, #48]	; (ba5c <move_thread_to_end_of_prio_q+0x80>)
    ba2c:	6898      	ldr	r0, [r3, #8]
    ba2e:	42a8      	cmp	r0, r5
    ba30:	bf14      	ite	ne
    ba32:	2000      	movne	r0, #0
    ba34:	2001      	moveq	r0, #1
    ba36:	f7ff ffab 	bl	b990 <update_cache>
}
    ba3a:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    ba3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    ba40:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    ba42:	4601      	mov	r1, r0
    ba44:	4806      	ldr	r0, [pc, #24]	; (ba60 <move_thread_to_end_of_prio_q+0x84>)
    ba46:	f004 fa76 	bl	ff36 <z_priq_dumb_remove>
}
    ba4a:	e7ce      	b.n	b9ea <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    ba4c:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    ba4e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    ba50:	602c      	str	r4, [r5, #0]
	prev->next = node;
    ba52:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    ba54:	6065      	str	r5, [r4, #4]
}
    ba56:	e7e8      	b.n	ba2a <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba58:	2400      	movs	r4, #0
    ba5a:	e7cf      	b.n	b9fc <move_thread_to_end_of_prio_q+0x20>
    ba5c:	2001b630 	.word	0x2001b630
    ba60:	2001b650 	.word	0x2001b650

0000ba64 <z_time_slice>:
{
    ba64:	b510      	push	{r4, lr}
	__asm__ volatile(
    ba66:	f04f 0320 	mov.w	r3, #32
    ba6a:	f3ef 8411 	mrs	r4, BASEPRI
    ba6e:	f383 8812 	msr	BASEPRI_MAX, r3
    ba72:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    ba76:	4b1c      	ldr	r3, [pc, #112]	; (bae8 <z_time_slice+0x84>)
    ba78:	689b      	ldr	r3, [r3, #8]
    ba7a:	4a1c      	ldr	r2, [pc, #112]	; (baec <z_time_slice+0x88>)
    ba7c:	6812      	ldr	r2, [r2, #0]
    ba7e:	4293      	cmp	r3, r2
    ba80:	d01d      	beq.n	babe <z_time_slice+0x5a>
	pending_current = NULL;
    ba82:	4a1a      	ldr	r2, [pc, #104]	; (baec <z_time_slice+0x88>)
    ba84:	2100      	movs	r1, #0
    ba86:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    ba88:	4a19      	ldr	r2, [pc, #100]	; (baf0 <z_time_slice+0x8c>)
    ba8a:	6812      	ldr	r2, [r2, #0]
    ba8c:	b322      	cbz	r2, bad8 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    ba8e:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    ba90:	2a7f      	cmp	r2, #127	; 0x7f
    ba92:	d821      	bhi.n	bad8 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    ba94:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    ba96:	f012 0f1f 	tst.w	r2, #31
    ba9a:	d11d      	bne.n	bad8 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    ba9c:	f993 100e 	ldrsb.w	r1, [r3, #14]
    baa0:	4a14      	ldr	r2, [pc, #80]	; (baf4 <z_time_slice+0x90>)
    baa2:	6812      	ldr	r2, [r2, #0]
    baa4:	4291      	cmp	r1, r2
    baa6:	db17      	blt.n	bad8 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    baa8:	4a13      	ldr	r2, [pc, #76]	; (baf8 <z_time_slice+0x94>)
    baaa:	4293      	cmp	r3, r2
    baac:	d014      	beq.n	bad8 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    baae:	4a0e      	ldr	r2, [pc, #56]	; (bae8 <z_time_slice+0x84>)
    bab0:	6912      	ldr	r2, [r2, #16]
    bab2:	4282      	cmp	r2, r0
    bab4:	dd0a      	ble.n	bacc <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    bab6:	1a10      	subs	r0, r2, r0
    bab8:	4b0b      	ldr	r3, [pc, #44]	; (bae8 <z_time_slice+0x84>)
    baba:	6118      	str	r0, [r3, #16]
    babc:	e00f      	b.n	bade <z_time_slice+0x7a>
		z_reset_time_slice();
    babe:	f7ff fee1 	bl	b884 <z_reset_time_slice>
	__asm__ volatile(
    bac2:	f384 8811 	msr	BASEPRI, r4
    bac6:	f3bf 8f6f 	isb	sy
		return;
    baca:	e00c      	b.n	bae6 <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    bacc:	4618      	mov	r0, r3
    bace:	f7ff ff85 	bl	b9dc <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    bad2:	f7ff fed7 	bl	b884 <z_reset_time_slice>
    bad6:	e002      	b.n	bade <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    bad8:	4b03      	ldr	r3, [pc, #12]	; (bae8 <z_time_slice+0x84>)
    bada:	2200      	movs	r2, #0
    badc:	611a      	str	r2, [r3, #16]
    bade:	f384 8811 	msr	BASEPRI, r4
    bae2:	f3bf 8f6f 	isb	sy
}
    bae6:	bd10      	pop	{r4, pc}
    bae8:	2001b630 	.word	0x2001b630
    baec:	2001b664 	.word	0x2001b664
    baf0:	2001b670 	.word	0x2001b670
    baf4:	2001b66c 	.word	0x2001b66c
    baf8:	20000360 	.word	0x20000360

0000bafc <ready_thread>:
{
    bafc:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    bafe:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    bb00:	f990 200d 	ldrsb.w	r2, [r0, #13]
    bb04:	2a00      	cmp	r2, #0
    bb06:	db2d      	blt.n	bb64 <ready_thread+0x68>
    bb08:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bb0a:	f013 0f1f 	tst.w	r3, #31
    bb0e:	d105      	bne.n	bb1c <ready_thread+0x20>
	return node->next != NULL;
    bb10:	6982      	ldr	r2, [r0, #24]
    bb12:	b10a      	cbz	r2, bb18 <ready_thread+0x1c>
    bb14:	2200      	movs	r2, #0
    bb16:	e002      	b.n	bb1e <ready_thread+0x22>
    bb18:	2201      	movs	r2, #1
    bb1a:	e000      	b.n	bb1e <ready_thread+0x22>
    bb1c:	2200      	movs	r2, #0
    bb1e:	b30a      	cbz	r2, bb64 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    bb20:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bb24:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    bb26:	4b14      	ldr	r3, [pc, #80]	; (bb78 <ready_thread+0x7c>)
    bb28:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bb2c:	429d      	cmp	r5, r3
    bb2e:	d020      	beq.n	bb72 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb30:	b16d      	cbz	r5, bb4e <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bb32:	4629      	mov	r1, r5
    bb34:	4620      	mov	r0, r4
    bb36:	f004 f9df 	bl	fef8 <z_sched_prio_cmp>
    bb3a:	2800      	cmp	r0, #0
    bb3c:	dc13      	bgt.n	bb66 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bb3e:	b135      	cbz	r5, bb4e <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    bb40:	4b0d      	ldr	r3, [pc, #52]	; (bb78 <ready_thread+0x7c>)
    bb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bb44:	429d      	cmp	r5, r3
    bb46:	d002      	beq.n	bb4e <ready_thread+0x52>
    bb48:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb4a:	2d00      	cmp	r5, #0
    bb4c:	d1f0      	bne.n	bb30 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    bb4e:	4b0a      	ldr	r3, [pc, #40]	; (bb78 <ready_thread+0x7c>)
    bb50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bb52:	f103 0120 	add.w	r1, r3, #32
    bb56:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    bb58:	6062      	str	r2, [r4, #4]
	tail->next = node;
    bb5a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    bb5c:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    bb5e:	2000      	movs	r0, #0
    bb60:	f7ff ff16 	bl	b990 <update_cache>
}
    bb64:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    bb66:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    bb68:	6063      	str	r3, [r4, #4]
	node->next = successor;
    bb6a:	6025      	str	r5, [r4, #0]
	prev->next = node;
    bb6c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    bb6e:	606c      	str	r4, [r5, #4]
}
    bb70:	e7f5      	b.n	bb5e <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bb72:	2500      	movs	r5, #0
    bb74:	e7dc      	b.n	bb30 <ready_thread+0x34>
    bb76:	bf00      	nop
    bb78:	2001b630 	.word	0x2001b630

0000bb7c <z_sched_start>:
{
    bb7c:	b510      	push	{r4, lr}
	__asm__ volatile(
    bb7e:	f04f 0320 	mov.w	r3, #32
    bb82:	f3ef 8411 	mrs	r4, BASEPRI
    bb86:	f383 8812 	msr	BASEPRI_MAX, r3
    bb8a:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    bb8e:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    bb90:	f013 0f04 	tst.w	r3, #4
    bb94:	d104      	bne.n	bba0 <z_sched_start+0x24>
	__asm__ volatile(
    bb96:	f384 8811 	msr	BASEPRI, r4
    bb9a:	f3bf 8f6f 	isb	sy
}
    bb9e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    bba0:	f023 0304 	bic.w	r3, r3, #4
    bba4:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    bba6:	f7ff ffa9 	bl	bafc <ready_thread>
	z_reschedule(&sched_spinlock, key);
    bbaa:	4621      	mov	r1, r4
    bbac:	4801      	ldr	r0, [pc, #4]	; (bbb4 <z_sched_start+0x38>)
    bbae:	f7ff febb 	bl	b928 <z_reschedule>
    bbb2:	e7f4      	b.n	bb9e <z_sched_start+0x22>
    bbb4:	2001b668 	.word	0x2001b668

0000bbb8 <unready_thread>:
{
    bbb8:	b510      	push	{r4, lr}
    bbba:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    bbbc:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    bbbe:	f990 300d 	ldrsb.w	r3, [r0, #13]
    bbc2:	2b00      	cmp	r3, #0
    bbc4:	db08      	blt.n	bbd8 <unready_thread+0x20>
	update_cache(thread == _current);
    bbc6:	4b08      	ldr	r3, [pc, #32]	; (bbe8 <unready_thread+0x30>)
    bbc8:	6898      	ldr	r0, [r3, #8]
    bbca:	42a0      	cmp	r0, r4
    bbcc:	bf14      	ite	ne
    bbce:	2000      	movne	r0, #0
    bbd0:	2001      	moveq	r0, #1
    bbd2:	f7ff fedd 	bl	b990 <update_cache>
}
    bbd6:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bbd8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bbdc:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    bbde:	4601      	mov	r1, r0
    bbe0:	4802      	ldr	r0, [pc, #8]	; (bbec <unready_thread+0x34>)
    bbe2:	f004 f9a8 	bl	ff36 <z_priq_dumb_remove>
}
    bbe6:	e7ee      	b.n	bbc6 <unready_thread+0xe>
    bbe8:	2001b630 	.word	0x2001b630
    bbec:	2001b650 	.word	0x2001b650

0000bbf0 <z_pend_curr>:
{
    bbf0:	b510      	push	{r4, lr}
    bbf2:	460c      	mov	r4, r1
    bbf4:	4611      	mov	r1, r2
	pending_current = _current;
    bbf6:	4b06      	ldr	r3, [pc, #24]	; (bc10 <z_pend_curr+0x20>)
    bbf8:	6898      	ldr	r0, [r3, #8]
    bbfa:	4b06      	ldr	r3, [pc, #24]	; (bc14 <z_pend_curr+0x24>)
    bbfc:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    bbfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    bc02:	f004 fa21 	bl	10048 <pend>
    bc06:	4620      	mov	r0, r4
    bc08:	f7f8 f8b0 	bl	3d6c <arch_swap>
}
    bc0c:	bd10      	pop	{r4, pc}
    bc0e:	bf00      	nop
    bc10:	2001b630 	.word	0x2001b630
    bc14:	2001b664 	.word	0x2001b664

0000bc18 <z_set_prio>:
{
    bc18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    bc1c:	4604      	mov	r4, r0
    bc1e:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    bc20:	2300      	movs	r3, #0
	__asm__ volatile(
    bc22:	f04f 0220 	mov.w	r2, #32
    bc26:	f3ef 8611 	mrs	r6, BASEPRI
    bc2a:	f382 8812 	msr	BASEPRI_MAX, r2
    bc2e:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    bc32:	4698      	mov	r8, r3
    bc34:	e008      	b.n	bc48 <z_set_prio+0x30>
		if (need_sched) {
    bc36:	f012 0801 	ands.w	r8, r2, #1
    bc3a:	d111      	bne.n	bc60 <z_set_prio+0x48>
			thread->base.prio = prio;
    bc3c:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    bc3e:	f386 8811 	msr	BASEPRI, r6
    bc42:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bc46:	2301      	movs	r3, #1
    bc48:	461a      	mov	r2, r3
    bc4a:	2b00      	cmp	r3, #0
    bc4c:	d13d      	bne.n	bcca <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    bc4e:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bc50:	f013 0f1f 	tst.w	r3, #31
    bc54:	d1ef      	bne.n	bc36 <z_set_prio+0x1e>
	return node->next != NULL;
    bc56:	69a1      	ldr	r1, [r4, #24]
    bc58:	2900      	cmp	r1, #0
    bc5a:	d1ec      	bne.n	bc36 <z_set_prio+0x1e>
    bc5c:	2201      	movs	r2, #1
    bc5e:	e7ea      	b.n	bc36 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bc64:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    bc66:	f8df 906c 	ldr.w	r9, [pc, #108]	; bcd4 <z_set_prio+0xbc>
    bc6a:	4621      	mov	r1, r4
    bc6c:	4648      	mov	r0, r9
    bc6e:	f004 f962 	bl	ff36 <z_priq_dumb_remove>
				thread->base.prio = prio;
    bc72:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    bc74:	7b63      	ldrb	r3, [r4, #13]
    bc76:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bc7a:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    bc7c:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bc80:	454d      	cmp	r5, r9
    bc82:	d020      	beq.n	bcc6 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bc84:	b16d      	cbz	r5, bca2 <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bc86:	4629      	mov	r1, r5
    bc88:	4620      	mov	r0, r4
    bc8a:	f004 f935 	bl	fef8 <z_sched_prio_cmp>
    bc8e:	2800      	cmp	r0, #0
    bc90:	dc13      	bgt.n	bcba <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bc92:	b135      	cbz	r5, bca2 <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    bc94:	4b0e      	ldr	r3, [pc, #56]	; (bcd0 <z_set_prio+0xb8>)
    bc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bc98:	429d      	cmp	r5, r3
    bc9a:	d002      	beq.n	bca2 <z_set_prio+0x8a>
    bc9c:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bc9e:	2d00      	cmp	r5, #0
    bca0:	d1f0      	bne.n	bc84 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    bca2:	4b0b      	ldr	r3, [pc, #44]	; (bcd0 <z_set_prio+0xb8>)
    bca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bca6:	f103 0120 	add.w	r1, r3, #32
    bcaa:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    bcac:	6062      	str	r2, [r4, #4]
	tail->next = node;
    bcae:	6014      	str	r4, [r2, #0]
	list->tail = node;
    bcb0:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    bcb2:	2001      	movs	r0, #1
    bcb4:	f7ff fe6c 	bl	b990 <update_cache>
    bcb8:	e7c1      	b.n	bc3e <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    bcba:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    bcbc:	6063      	str	r3, [r4, #4]
	node->next = successor;
    bcbe:	6025      	str	r5, [r4, #0]
	prev->next = node;
    bcc0:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    bcc2:	606c      	str	r4, [r5, #4]
}
    bcc4:	e7f5      	b.n	bcb2 <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bcc6:	2500      	movs	r5, #0
    bcc8:	e7dc      	b.n	bc84 <z_set_prio+0x6c>
}
    bcca:	4640      	mov	r0, r8
    bccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bcd0:	2001b630 	.word	0x2001b630
    bcd4:	2001b650 	.word	0x2001b650

0000bcd8 <z_impl_k_thread_suspend>:
{
    bcd8:	b538      	push	{r3, r4, r5, lr}
    bcda:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    bcdc:	3018      	adds	r0, #24
    bcde:	f004 fa16 	bl	1010e <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    bce2:	2300      	movs	r3, #0
	__asm__ volatile(
    bce4:	f04f 0220 	mov.w	r2, #32
    bce8:	f3ef 8511 	mrs	r5, BASEPRI
    bcec:	f382 8812 	msr	BASEPRI_MAX, r2
    bcf0:	f3bf 8f6f 	isb	sy
    bcf4:	e010      	b.n	bd18 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bcf6:	7b63      	ldrb	r3, [r4, #13]
    bcf8:	f043 0310 	orr.w	r3, r3, #16
    bcfc:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    bcfe:	4b15      	ldr	r3, [pc, #84]	; (bd54 <z_impl_k_thread_suspend+0x7c>)
    bd00:	6898      	ldr	r0, [r3, #8]
    bd02:	42a0      	cmp	r0, r4
    bd04:	bf14      	ite	ne
    bd06:	2000      	movne	r0, #0
    bd08:	2001      	moveq	r0, #1
    bd0a:	f7ff fe41 	bl	b990 <update_cache>
	__asm__ volatile(
    bd0e:	f385 8811 	msr	BASEPRI, r5
    bd12:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bd16:	2301      	movs	r3, #1
    bd18:	b963      	cbnz	r3, bd34 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    bd1a:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    bd1c:	f994 300d 	ldrsb.w	r3, [r4, #13]
    bd20:	2b00      	cmp	r3, #0
    bd22:	dae8      	bge.n	bcf6 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bd24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bd28:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    bd2a:	4621      	mov	r1, r4
    bd2c:	480a      	ldr	r0, [pc, #40]	; (bd58 <z_impl_k_thread_suspend+0x80>)
    bd2e:	f004 f902 	bl	ff36 <z_priq_dumb_remove>
}
    bd32:	e7e0      	b.n	bcf6 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    bd34:	4b07      	ldr	r3, [pc, #28]	; (bd54 <z_impl_k_thread_suspend+0x7c>)
    bd36:	689b      	ldr	r3, [r3, #8]
    bd38:	42a3      	cmp	r3, r4
    bd3a:	d000      	beq.n	bd3e <z_impl_k_thread_suspend+0x66>
}
    bd3c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    bd3e:	f04f 0320 	mov.w	r3, #32
    bd42:	f3ef 8011 	mrs	r0, BASEPRI
    bd46:	f383 8812 	msr	BASEPRI_MAX, r3
    bd4a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    bd4e:	f004 f8dd 	bl	ff0c <z_reschedule_irqlock>
    bd52:	e7f3      	b.n	bd3c <z_impl_k_thread_suspend+0x64>
    bd54:	2001b630 	.word	0x2001b630
    bd58:	2001b650 	.word	0x2001b650

0000bd5c <k_sched_unlock>:

void k_sched_unlock(void)
{
    bd5c:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    bd5e:	2300      	movs	r3, #0
    bd60:	f04f 0220 	mov.w	r2, #32
    bd64:	f3ef 8411 	mrs	r4, BASEPRI
    bd68:	f382 8812 	msr	BASEPRI_MAX, r2
    bd6c:	f3bf 8f6f 	isb	sy
    bd70:	b96b      	cbnz	r3, bd8e <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    bd72:	4b0c      	ldr	r3, [pc, #48]	; (bda4 <k_sched_unlock+0x48>)
    bd74:	689a      	ldr	r2, [r3, #8]
    bd76:	7bd3      	ldrb	r3, [r2, #15]
    bd78:	3301      	adds	r3, #1
    bd7a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    bd7c:	2000      	movs	r0, #0
    bd7e:	f7ff fe07 	bl	b990 <update_cache>
	__asm__ volatile(
    bd82:	f384 8811 	msr	BASEPRI, r4
    bd86:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bd8a:	2301      	movs	r3, #1
    bd8c:	e7f0      	b.n	bd70 <k_sched_unlock+0x14>
	__asm__ volatile(
    bd8e:	f04f 0320 	mov.w	r3, #32
    bd92:	f3ef 8011 	mrs	r0, BASEPRI
    bd96:	f383 8812 	msr	BASEPRI_MAX, r3
    bd9a:	f3bf 8f6f 	isb	sy
    bd9e:	f004 f8b5 	bl	ff0c <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    bda2:	bd10      	pop	{r4, pc}
    bda4:	2001b630 	.word	0x2001b630

0000bda8 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    bda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    bdaa:	7b43      	ldrb	r3, [r0, #13]
    bdac:	f013 0f08 	tst.w	r3, #8
    bdb0:	d145      	bne.n	be3e <end_thread+0x96>
    bdb2:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    bdb4:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    bdb8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    bdbc:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    bdbe:	f013 0f80 	tst.w	r3, #128	; 0x80
    bdc2:	d114      	bne.n	bdee <end_thread+0x46>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    bdc4:	68ab      	ldr	r3, [r5, #8]
    bdc6:	b15b      	cbz	r3, bde0 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bdc8:	4628      	mov	r0, r5
    bdca:	f004 f893 	bl	fef4 <pended_on_thread>
    bdce:	4629      	mov	r1, r5
    bdd0:	f004 f8b1 	bl	ff36 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    bdd4:	7b6b      	ldrb	r3, [r5, #13]
    bdd6:	f023 0302 	bic.w	r3, r3, #2
    bdda:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    bddc:	2300      	movs	r3, #0
    bdde:	60ab      	str	r3, [r5, #8]
    bde0:	f105 0018 	add.w	r0, r5, #24
    bde4:	f004 f993 	bl	1010e <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    bde8:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bdec:	e01c      	b.n	be28 <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bdee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bdf2:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    bdf4:	4601      	mov	r1, r0
    bdf6:	4812      	ldr	r0, [pc, #72]	; (be40 <end_thread+0x98>)
    bdf8:	f004 f89d 	bl	ff36 <z_priq_dumb_remove>
}
    bdfc:	e7e2      	b.n	bdc4 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bdfe:	4620      	mov	r0, r4
    be00:	f004 f878 	bl	fef4 <pended_on_thread>
    be04:	4621      	mov	r1, r4
    be06:	f004 f896 	bl	ff36 <z_priq_dumb_remove>
    be0a:	7b63      	ldrb	r3, [r4, #13]
    be0c:	f023 0302 	bic.w	r3, r3, #2
    be10:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    be12:	2600      	movs	r6, #0
    be14:	60a6      	str	r6, [r4, #8]
    be16:	f104 0018 	add.w	r0, r4, #24
    be1a:	f004 f978 	bl	1010e <z_abort_timeout>
    be1e:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    be22:	4620      	mov	r0, r4
    be24:	f7ff fe6a 	bl	bafc <ready_thread>
	return list->head == list;
    be28:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    be2a:	42bc      	cmp	r4, r7
    be2c:	d001      	beq.n	be32 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    be2e:	2c00      	cmp	r4, #0
    be30:	d1e5      	bne.n	bdfe <end_thread+0x56>
		update_cache(1);
    be32:	2001      	movs	r0, #1
    be34:	f7ff fdac 	bl	b990 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    be38:	4628      	mov	r0, r5
    be3a:	f7ff fb05 	bl	b448 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    be3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    be40:	2001b650 	.word	0x2001b650

0000be44 <z_sched_init>:
{
    be44:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    be46:	4b05      	ldr	r3, [pc, #20]	; (be5c <z_sched_init+0x18>)
    be48:	f103 0220 	add.w	r2, r3, #32
    be4c:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    be4e:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    be50:	2100      	movs	r1, #0
    be52:	4608      	mov	r0, r1
    be54:	f7ff fd2c 	bl	b8b0 <k_sched_time_slice_set>
}
    be58:	bd08      	pop	{r3, pc}
    be5a:	bf00      	nop
    be5c:	2001b630 	.word	0x2001b630

0000be60 <z_impl_k_yield>:
{
    be60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    be62:	f04f 0320 	mov.w	r3, #32
    be66:	f3ef 8611 	mrs	r6, BASEPRI
    be6a:	f383 8812 	msr	BASEPRI_MAX, r3
    be6e:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    be72:	4c1c      	ldr	r4, [pc, #112]	; (bee4 <z_impl_k_yield+0x84>)
    be74:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    be76:	7b4b      	ldrb	r3, [r1, #13]
    be78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    be7c:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    be7e:	f104 0720 	add.w	r7, r4, #32
    be82:	4638      	mov	r0, r7
    be84:	f004 f857 	bl	ff36 <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    be88:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    be8a:	7b6b      	ldrb	r3, [r5, #13]
    be8c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    be90:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    be92:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    be94:	42bc      	cmp	r4, r7
    be96:	d023      	beq.n	bee0 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    be98:	b16c      	cbz	r4, beb6 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    be9a:	4621      	mov	r1, r4
    be9c:	4628      	mov	r0, r5
    be9e:	f004 f82b 	bl	fef8 <z_sched_prio_cmp>
    bea2:	2800      	cmp	r0, #0
    bea4:	dc16      	bgt.n	bed4 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bea6:	b134      	cbz	r4, beb6 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    bea8:	4b0e      	ldr	r3, [pc, #56]	; (bee4 <z_impl_k_yield+0x84>)
    beaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    beac:	429c      	cmp	r4, r3
    beae:	d002      	beq.n	beb6 <z_impl_k_yield+0x56>
    beb0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    beb2:	2c00      	cmp	r4, #0
    beb4:	d1f0      	bne.n	be98 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    beb6:	4b0b      	ldr	r3, [pc, #44]	; (bee4 <z_impl_k_yield+0x84>)
    beb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    beba:	f103 0120 	add.w	r1, r3, #32
    bebe:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    bec0:	606a      	str	r2, [r5, #4]
	tail->next = node;
    bec2:	6015      	str	r5, [r2, #0]
	list->tail = node;
    bec4:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    bec6:	2001      	movs	r0, #1
    bec8:	f7ff fd62 	bl	b990 <update_cache>
    becc:	4630      	mov	r0, r6
    bece:	f7f7 ff4d 	bl	3d6c <arch_swap>
}
    bed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    bed4:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    bed6:	606b      	str	r3, [r5, #4]
	node->next = successor;
    bed8:	602c      	str	r4, [r5, #0]
	prev->next = node;
    beda:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    bedc:	6065      	str	r5, [r4, #4]
}
    bede:	e7f2      	b.n	bec6 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bee0:	2400      	movs	r4, #0
    bee2:	e7d9      	b.n	be98 <z_impl_k_yield+0x38>
    bee4:	2001b630 	.word	0x2001b630

0000bee8 <z_tick_sleep>:
{
    bee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    beec:	4604      	mov	r4, r0
    beee:	460d      	mov	r5, r1
	if (ticks == 0) {
    bef0:	ea54 0105 	orrs.w	r1, r4, r5
    bef4:	d037      	beq.n	bf66 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    bef6:	f06f 0101 	mvn.w	r1, #1
    befa:	1a0a      	subs	r2, r1, r0
    befc:	f04f 31ff 	mov.w	r1, #4294967295
    bf00:	eb61 0305 	sbc.w	r3, r1, r5
    bf04:	2a01      	cmp	r2, #1
    bf06:	f173 0300 	sbcs.w	r3, r3, #0
    bf0a:	db30      	blt.n	bf6e <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    bf0c:	f06f 0601 	mvn.w	r6, #1
    bf10:	1a36      	subs	r6, r6, r0
    bf12:	f04f 0320 	mov.w	r3, #32
    bf16:	f3ef 8811 	mrs	r8, BASEPRI
    bf1a:	f383 8812 	msr	BASEPRI_MAX, r3
    bf1e:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    bf22:	4f16      	ldr	r7, [pc, #88]	; (bf7c <z_tick_sleep+0x94>)
    bf24:	68b8      	ldr	r0, [r7, #8]
    bf26:	4b16      	ldr	r3, [pc, #88]	; (bf80 <z_tick_sleep+0x98>)
    bf28:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    bf2a:	f7ff fe45 	bl	bbb8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    bf2e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    bf30:	4622      	mov	r2, r4
    bf32:	462b      	mov	r3, r5
    bf34:	4913      	ldr	r1, [pc, #76]	; (bf84 <z_tick_sleep+0x9c>)
    bf36:	3018      	adds	r0, #24
    bf38:	f000 f8e2 	bl	c100 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    bf3c:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bf3e:	7b53      	ldrb	r3, [r2, #13]
    bf40:	f043 0310 	orr.w	r3, r3, #16
    bf44:	7353      	strb	r3, [r2, #13]
    bf46:	4640      	mov	r0, r8
    bf48:	f7f7 ff10 	bl	3d6c <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    bf4c:	2500      	movs	r5, #0
    bf4e:	f004 f93d 	bl	101cc <sys_clock_tick_get_32>
    bf52:	1a34      	subs	r4, r6, r0
    bf54:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    bf58:	2c01      	cmp	r4, #1
    bf5a:	f175 0300 	sbcs.w	r3, r5, #0
    bf5e:	da0a      	bge.n	bf76 <z_tick_sleep+0x8e>
	return 0;
    bf60:	2000      	movs	r0, #0
}
    bf62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    bf66:	f7ff ff7b 	bl	be60 <z_impl_k_yield>
		return 0;
    bf6a:	2000      	movs	r0, #0
    bf6c:	e7f9      	b.n	bf62 <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    bf6e:	f004 f92d 	bl	101cc <sys_clock_tick_get_32>
    bf72:	1906      	adds	r6, r0, r4
    bf74:	e7cd      	b.n	bf12 <z_tick_sleep+0x2a>
		return ticks;
    bf76:	4620      	mov	r0, r4
    bf78:	e7f3      	b.n	bf62 <z_tick_sleep+0x7a>
    bf7a:	bf00      	nop
    bf7c:	2001b630 	.word	0x2001b630
    bf80:	2001b664 	.word	0x2001b664
    bf84:	0000ff8d 	.word	0x0000ff8d

0000bf88 <z_impl_k_sleep>:
{
    bf88:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bf8a:	f1b1 3fff 	cmp.w	r1, #4294967295
    bf8e:	bf08      	it	eq
    bf90:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    bf94:	d01a      	beq.n	bfcc <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    bf96:	f7ff ffa7 	bl	bee8 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    bf9a:	4604      	mov	r4, r0
    bf9c:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    bf9e:	0169      	lsls	r1, r5, #5
    bfa0:	0143      	lsls	r3, r0, #5
    bfa2:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    bfa6:	1a18      	subs	r0, r3, r0
    bfa8:	eb62 0305 	sbc.w	r3, r2, r5
    bfac:	009a      	lsls	r2, r3, #2
    bfae:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    bfb2:	0081      	lsls	r1, r0, #2
    bfb4:	4613      	mov	r3, r2
    bfb6:	1908      	adds	r0, r1, r4
    bfb8:	eb45 0303 	adc.w	r3, r5, r3
    bfbc:	00da      	lsls	r2, r3, #3
    bfbe:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    bfc2:	00c1      	lsls	r1, r0, #3
    bfc4:	0bc8      	lsrs	r0, r1, #15
    bfc6:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    bfca:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    bfcc:	4b03      	ldr	r3, [pc, #12]	; (bfdc <z_impl_k_sleep+0x54>)
    bfce:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    bfd0:	f7ff fe82 	bl	bcd8 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    bfd4:	f04f 30ff 	mov.w	r0, #4294967295
    bfd8:	e7f7      	b.n	bfca <z_impl_k_sleep+0x42>
    bfda:	bf00      	nop
    bfdc:	2001b630 	.word	0x2001b630

0000bfe0 <z_impl_z_current_get>:
}
    bfe0:	4b01      	ldr	r3, [pc, #4]	; (bfe8 <z_impl_z_current_get+0x8>)
    bfe2:	6898      	ldr	r0, [r3, #8]
    bfe4:	4770      	bx	lr
    bfe6:	bf00      	nop
    bfe8:	2001b630 	.word	0x2001b630

0000bfec <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    bfec:	b538      	push	{r3, r4, r5, lr}
    bfee:	f04f 0320 	mov.w	r3, #32
    bff2:	f3ef 8511 	mrs	r5, BASEPRI
    bff6:	f383 8812 	msr	BASEPRI_MAX, r3
    bffa:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    bffe:	7b43      	ldrb	r3, [r0, #13]
    c000:	f013 0f08 	tst.w	r3, #8
    c004:	d004      	beq.n	c010 <z_thread_abort+0x24>
	__asm__ volatile(
    c006:	f385 8811 	msr	BASEPRI, r5
    c00a:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    c00e:	bd38      	pop	{r3, r4, r5, pc}
    c010:	4604      	mov	r4, r0
	end_thread(thread);
    c012:	f7ff fec9 	bl	bda8 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    c016:	4b08      	ldr	r3, [pc, #32]	; (c038 <z_thread_abort+0x4c>)
    c018:	689b      	ldr	r3, [r3, #8]
    c01a:	42a3      	cmp	r3, r4
    c01c:	d004      	beq.n	c028 <z_thread_abort+0x3c>
    c01e:	f385 8811 	msr	BASEPRI, r5
    c022:	f3bf 8f6f 	isb	sy
    c026:	e7f2      	b.n	c00e <z_thread_abort+0x22>
    c028:	f3ef 8305 	mrs	r3, IPSR
    c02c:	2b00      	cmp	r3, #0
    c02e:	d1f6      	bne.n	c01e <z_thread_abort+0x32>
    c030:	4628      	mov	r0, r5
    c032:	f7f7 fe9b 	bl	3d6c <arch_swap>
	return ret;
    c036:	e7f2      	b.n	c01e <z_thread_abort+0x32>
    c038:	2001b630 	.word	0x2001b630

0000c03c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    c03c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    c03e:	4806      	ldr	r0, [pc, #24]	; (c058 <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    c040:	4a06      	ldr	r2, [pc, #24]	; (c05c <z_data_copy+0x20>)
    c042:	1a12      	subs	r2, r2, r0
    c044:	4906      	ldr	r1, [pc, #24]	; (c060 <z_data_copy+0x24>)
    c046:	f004 f908 	bl	1025a <memcpy>
    c04a:	4a06      	ldr	r2, [pc, #24]	; (c064 <z_data_copy+0x28>)
    c04c:	4906      	ldr	r1, [pc, #24]	; (c068 <z_data_copy+0x2c>)
    c04e:	4807      	ldr	r0, [pc, #28]	; (c06c <z_data_copy+0x30>)
    c050:	f004 f903 	bl	1025a <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    c054:	bd08      	pop	{r3, pc}
    c056:	bf00      	nop
    c058:	20000000 	.word	0x20000000
    c05c:	20000340 	.word	0x20000340
    c060:	00057ca8 	.word	0x00057ca8
    c064:	00000000 	.word	0x00000000
    c068:	00057ca8 	.word	0x00057ca8
    c06c:	20000000 	.word	0x20000000

0000c070 <first>:
	return list->head == list;
    c070:	4b03      	ldr	r3, [pc, #12]	; (c080 <first+0x10>)
    c072:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c074:	4298      	cmp	r0, r3
    c076:	d000      	beq.n	c07a <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    c078:	4770      	bx	lr
    c07a:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    c07c:	e7fc      	b.n	c078 <first+0x8>
    c07e:	bf00      	nop
    c080:	20000068 	.word	0x20000068

0000c084 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    c084:	b130      	cbz	r0, c094 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    c086:	4a04      	ldr	r2, [pc, #16]	; (c098 <next+0x14>)
    c088:	6852      	ldr	r2, [r2, #4]
    c08a:	4290      	cmp	r0, r2
    c08c:	d001      	beq.n	c092 <next+0xe>
    c08e:	6800      	ldr	r0, [r0, #0]
    c090:	4770      	bx	lr
    c092:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    c094:	4770      	bx	lr
    c096:	bf00      	nop
    c098:	20000068 	.word	0x20000068

0000c09c <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    c09c:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    c09e:	4b04      	ldr	r3, [pc, #16]	; (c0b0 <elapsed+0x14>)
    c0a0:	681b      	ldr	r3, [r3, #0]
    c0a2:	b10b      	cbz	r3, c0a8 <elapsed+0xc>
    c0a4:	2000      	movs	r0, #0
}
    c0a6:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    c0a8:	f7f9 fb84 	bl	57b4 <sys_clock_elapsed>
    c0ac:	e7fb      	b.n	c0a6 <elapsed+0xa>
    c0ae:	bf00      	nop
    c0b0:	2001b674 	.word	0x2001b674

0000c0b4 <next_timeout>:

static int32_t next_timeout(void)
{
    c0b4:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    c0b6:	f7ff ffdb 	bl	c070 <first>
    c0ba:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    c0bc:	f7ff ffee 	bl	c09c <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    c0c0:	b18c      	cbz	r4, c0e6 <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    c0c2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    c0c6:	1a12      	subs	r2, r2, r0
    c0c8:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    c0cc:	2a01      	cmp	r2, #1
    c0ce:	f173 0100 	sbcs.w	r1, r3, #0
    c0d2:	db11      	blt.n	c0f8 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    c0d4:	4610      	mov	r0, r2
    c0d6:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c0da:	f173 0300 	sbcs.w	r3, r3, #0
    c0de:	db04      	blt.n	c0ea <next_timeout+0x36>
    c0e0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    c0e4:	e001      	b.n	c0ea <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    c0e6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    c0ea:	4b04      	ldr	r3, [pc, #16]	; (c0fc <next_timeout+0x48>)
    c0ec:	691b      	ldr	r3, [r3, #16]
    c0ee:	b113      	cbz	r3, c0f6 <next_timeout+0x42>
    c0f0:	4283      	cmp	r3, r0
    c0f2:	da00      	bge.n	c0f6 <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    c0f4:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    c0f6:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    c0f8:	2000      	movs	r0, #0
    c0fa:	e7f6      	b.n	c0ea <next_timeout+0x36>
    c0fc:	2001b630 	.word	0x2001b630

0000c100 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    c100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c104:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c106:	f1b3 3fff 	cmp.w	r3, #4294967295
    c10a:	bf08      	it	eq
    c10c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    c110:	f000 8096 	beq.w	c240 <z_add_timeout+0x140>
    c114:	4682      	mov	sl, r0
    c116:	4614      	mov	r4, r2
    c118:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    c11a:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    c11c:	2300      	movs	r3, #0
	__asm__ volatile(
    c11e:	f04f 0220 	mov.w	r2, #32
    c122:	f3ef 8b11 	mrs	fp, BASEPRI
    c126:	f382 8812 	msr	BASEPRI_MAX, r2
    c12a:	f3bf 8f6f 	isb	sy
    c12e:	e02e      	b.n	c18e <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    c130:	2201      	movs	r2, #1
    c132:	2300      	movs	r3, #0
    c134:	e04b      	b.n	c1ce <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    c136:	f7ff ffb1 	bl	c09c <elapsed>
    c13a:	1822      	adds	r2, r4, r0
    c13c:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    c140:	3201      	adds	r2, #1
    c142:	f143 0300 	adc.w	r3, r3, #0
    c146:	f8ca 2010 	str.w	r2, [sl, #16]
    c14a:	f8ca 3014 	str.w	r3, [sl, #20]
    c14e:	e042      	b.n	c1d6 <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    c150:	9b00      	ldr	r3, [sp, #0]
    c152:	1ac2      	subs	r2, r0, r3
    c154:	9b01      	ldr	r3, [sp, #4]
    c156:	eb61 0303 	sbc.w	r3, r1, r3
    c15a:	f8cc 2010 	str.w	r2, [ip, #16]
    c15e:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    c162:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    c166:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    c16a:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    c16e:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    c172:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    c176:	f1bc 0f00 	cmp.w	ip, #0
    c17a:	d049      	beq.n	c210 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    c17c:	f7ff ff78 	bl	c070 <first>
    c180:	4582      	cmp	sl, r0
    c182:	d050      	beq.n	c226 <z_add_timeout+0x126>
	__asm__ volatile(
    c184:	f38b 8811 	msr	BASEPRI, fp
    c188:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c18c:	2301      	movs	r3, #1
    c18e:	2b00      	cmp	r3, #0
    c190:	d156      	bne.n	c240 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    c192:	f06f 0301 	mvn.w	r3, #1
    c196:	ebb3 0804 	subs.w	r8, r3, r4
    c19a:	f04f 30ff 	mov.w	r0, #4294967295
    c19e:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    c1a2:	f1b8 0f00 	cmp.w	r8, #0
    c1a6:	f179 0300 	sbcs.w	r3, r9, #0
    c1aa:	dbc4      	blt.n	c136 <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    c1ac:	4a26      	ldr	r2, [pc, #152]	; (c248 <z_add_timeout+0x148>)
    c1ae:	6813      	ldr	r3, [r2, #0]
    c1b0:	6852      	ldr	r2, [r2, #4]
    c1b2:	18e3      	adds	r3, r4, r3
    c1b4:	eb45 0202 	adc.w	r2, r5, r2
    c1b8:	f06f 0101 	mvn.w	r1, #1
    c1bc:	1ace      	subs	r6, r1, r3
    c1be:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    c1c2:	4632      	mov	r2, r6
    c1c4:	463b      	mov	r3, r7
    c1c6:	2e01      	cmp	r6, #1
    c1c8:	f177 0100 	sbcs.w	r1, r7, #0
    c1cc:	dbb0      	blt.n	c130 <z_add_timeout+0x30>
    c1ce:	f8ca 2010 	str.w	r2, [sl, #16]
    c1d2:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c1d6:	f7ff ff4b 	bl	c070 <first>
    c1da:	4684      	mov	ip, r0
    c1dc:	f1bc 0f00 	cmp.w	ip, #0
    c1e0:	d0c9      	beq.n	c176 <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    c1e2:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    c1e6:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    c1ea:	e9cd 2300 	strd	r2, r3, [sp]
    c1ee:	4282      	cmp	r2, r0
    c1f0:	418b      	sbcs	r3, r1
    c1f2:	dbad      	blt.n	c150 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    c1f4:	9b00      	ldr	r3, [sp, #0]
    c1f6:	1a1a      	subs	r2, r3, r0
    c1f8:	9b01      	ldr	r3, [sp, #4]
    c1fa:	eb63 0301 	sbc.w	r3, r3, r1
    c1fe:	f8ca 2010 	str.w	r2, [sl, #16]
    c202:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c206:	4660      	mov	r0, ip
    c208:	f7ff ff3c 	bl	c084 <next>
    c20c:	4684      	mov	ip, r0
    c20e:	e7e5      	b.n	c1dc <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    c210:	4b0e      	ldr	r3, [pc, #56]	; (c24c <z_add_timeout+0x14c>)
    c212:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    c214:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    c218:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    c21c:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    c220:	f8c3 a004 	str.w	sl, [r3, #4]
}
    c224:	e7aa      	b.n	c17c <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    c226:	f7ff ff45 	bl	c0b4 <next_timeout>

			if (next_time == 0 ||
    c22a:	4603      	mov	r3, r0
    c22c:	b118      	cbz	r0, c236 <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    c22e:	4a08      	ldr	r2, [pc, #32]	; (c250 <z_add_timeout+0x150>)
    c230:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    c232:	4282      	cmp	r2, r0
    c234:	d0a6      	beq.n	c184 <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    c236:	2100      	movs	r1, #0
    c238:	4618      	mov	r0, r3
    c23a:	f7f9 fa87 	bl	574c <sys_clock_set_timeout>
    c23e:	e7a1      	b.n	c184 <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    c240:	b003      	add	sp, #12
    c242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c246:	bf00      	nop
    c248:	200004c0 	.word	0x200004c0
    c24c:	20000068 	.word	0x20000068
    c250:	2001b630 	.word	0x2001b630

0000c254 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    c254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c256:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    c258:	f7ff fc04 	bl	ba64 <z_time_slice>
	__asm__ volatile(
    c25c:	f04f 0320 	mov.w	r3, #32
    c260:	f3ef 8511 	mrs	r5, BASEPRI
    c264:	f383 8812 	msr	BASEPRI_MAX, r3
    c268:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    c26c:	4b28      	ldr	r3, [pc, #160]	; (c310 <sys_clock_announce+0xbc>)
    c26e:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    c270:	f7ff fefe 	bl	c070 <first>
    c274:	4604      	mov	r4, r0
    c276:	b350      	cbz	r0, c2ce <sys_clock_announce+0x7a>
    c278:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    c27c:	4b24      	ldr	r3, [pc, #144]	; (c310 <sys_clock_announce+0xbc>)
    c27e:	681b      	ldr	r3, [r3, #0]
    c280:	17d9      	asrs	r1, r3, #31
    c282:	42b3      	cmp	r3, r6
    c284:	eb71 0207 	sbcs.w	r2, r1, r7
    c288:	db21      	blt.n	c2ce <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    c28a:	4a22      	ldr	r2, [pc, #136]	; (c314 <sys_clock_announce+0xc0>)
    c28c:	e9d2 0100 	ldrd	r0, r1, [r2]
    c290:	1980      	adds	r0, r0, r6
    c292:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    c296:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    c29a:	1b9b      	subs	r3, r3, r6
    c29c:	4a1c      	ldr	r2, [pc, #112]	; (c310 <sys_clock_announce+0xbc>)
    c29e:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    c2a0:	2200      	movs	r2, #0
    c2a2:	2300      	movs	r3, #0
    c2a4:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    c2a8:	4620      	mov	r0, r4
    c2aa:	f003 ff19 	bl	100e0 <remove_timeout>
	__asm__ volatile(
    c2ae:	f385 8811 	msr	BASEPRI, r5
    c2b2:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    c2b6:	68a3      	ldr	r3, [r4, #8]
    c2b8:	4620      	mov	r0, r4
    c2ba:	4798      	blx	r3
	__asm__ volatile(
    c2bc:	f04f 0320 	mov.w	r3, #32
    c2c0:	f3ef 8511 	mrs	r5, BASEPRI
    c2c4:	f383 8812 	msr	BASEPRI_MAX, r3
    c2c8:	f3bf 8f6f 	isb	sy
    c2cc:	e7d0      	b.n	c270 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    c2ce:	b144      	cbz	r4, c2e2 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    c2d0:	4b0f      	ldr	r3, [pc, #60]	; (c310 <sys_clock_announce+0xbc>)
    c2d2:	6819      	ldr	r1, [r3, #0]
    c2d4:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    c2d8:	1a52      	subs	r2, r2, r1
    c2da:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    c2de:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    c2e2:	480c      	ldr	r0, [pc, #48]	; (c314 <sys_clock_announce+0xc0>)
    c2e4:	490a      	ldr	r1, [pc, #40]	; (c310 <sys_clock_announce+0xbc>)
    c2e6:	680c      	ldr	r4, [r1, #0]
    c2e8:	e9d0 2300 	ldrd	r2, r3, [r0]
    c2ec:	1912      	adds	r2, r2, r4
    c2ee:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    c2f2:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    c2f6:	2400      	movs	r4, #0
    c2f8:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    c2fa:	f7ff fedb 	bl	c0b4 <next_timeout>
    c2fe:	4621      	mov	r1, r4
    c300:	f7f9 fa24 	bl	574c <sys_clock_set_timeout>
	__asm__ volatile(
    c304:	f385 8811 	msr	BASEPRI, r5
    c308:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    c30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c30e:	bf00      	nop
    c310:	2001b674 	.word	0x2001b674
    c314:	200004c0 	.word	0x200004c0

0000c318 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    c318:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    c31a:	2100      	movs	r1, #0
	__asm__ volatile(
    c31c:	f04f 0320 	mov.w	r3, #32
    c320:	f3ef 8411 	mrs	r4, BASEPRI
    c324:	f383 8812 	msr	BASEPRI_MAX, r3
    c328:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    c32c:	2200      	movs	r2, #0
    c32e:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    c330:	b969      	cbnz	r1, c34e <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    c332:	f7f9 fa3f 	bl	57b4 <sys_clock_elapsed>
    c336:	4b07      	ldr	r3, [pc, #28]	; (c354 <sys_clock_tick_get+0x3c>)
    c338:	e9d3 2300 	ldrd	r2, r3, [r3]
    c33c:	1812      	adds	r2, r2, r0
    c33e:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    c342:	f384 8811 	msr	BASEPRI, r4
    c346:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c34a:	2101      	movs	r1, #1
    c34c:	e7f0      	b.n	c330 <sys_clock_tick_get+0x18>
	}
	return t;
}
    c34e:	4610      	mov	r0, r2
    c350:	4619      	mov	r1, r3
    c352:	bd10      	pop	{r4, pc}
    c354:	200004c0 	.word	0x200004c0

0000c358 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    c358:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    c35a:	4a03      	ldr	r2, [pc, #12]	; (c368 <boot_banner+0x10>)
    c35c:	4903      	ldr	r1, [pc, #12]	; (c36c <boot_banner+0x14>)
    c35e:	4804      	ldr	r0, [pc, #16]	; (c370 <boot_banner+0x18>)
    c360:	f001 fcf8 	bl	dd54 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    c364:	bd08      	pop	{r3, pc}
    c366:	bf00      	nop
    c368:	000114a0 	.word	0x000114a0
    c36c:	000579dc 	.word	0x000579dc
    c370:	000579e8 	.word	0x000579e8

0000c374 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    c374:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c376:	4c06      	ldr	r4, [pc, #24]	; (c390 <statics_init+0x1c>)
    c378:	4b06      	ldr	r3, [pc, #24]	; (c394 <statics_init+0x20>)
    c37a:	429c      	cmp	r4, r3
    c37c:	d206      	bcs.n	c38c <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    c37e:	68a2      	ldr	r2, [r4, #8]
    c380:	6861      	ldr	r1, [r4, #4]
    c382:	4620      	mov	r0, r4
    c384:	f003 ff30 	bl	101e8 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c388:	3418      	adds	r4, #24
    c38a:	e7f5      	b.n	c378 <statics_init+0x4>
		}
	}
	return 0;
}
    c38c:	2000      	movs	r0, #0
    c38e:	bd10      	pop	{r4, pc}
    c390:	200002b4 	.word	0x200002b4
    c394:	200002b4 	.word	0x200002b4

0000c398 <nrf_cc3xx_platform_init_no_rng>:
    c398:	b510      	push	{r4, lr}
    c39a:	4c0a      	ldr	r4, [pc, #40]	; (c3c4 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    c39c:	6823      	ldr	r3, [r4, #0]
    c39e:	b11b      	cbz	r3, c3a8 <nrf_cc3xx_platform_init_no_rng+0x10>
    c3a0:	2301      	movs	r3, #1
    c3a2:	2000      	movs	r0, #0
    c3a4:	6023      	str	r3, [r4, #0]
    c3a6:	bd10      	pop	{r4, pc}
    c3a8:	f000 f8d4 	bl	c554 <CC_LibInitNoRng>
    c3ac:	2800      	cmp	r0, #0
    c3ae:	d0f7      	beq.n	c3a0 <nrf_cc3xx_platform_init_no_rng+0x8>
    c3b0:	3801      	subs	r0, #1
    c3b2:	2807      	cmp	r0, #7
    c3b4:	d803      	bhi.n	c3be <nrf_cc3xx_platform_init_no_rng+0x26>
    c3b6:	4b04      	ldr	r3, [pc, #16]	; (c3c8 <nrf_cc3xx_platform_init_no_rng+0x30>)
    c3b8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    c3bc:	bd10      	pop	{r4, pc}
    c3be:	4803      	ldr	r0, [pc, #12]	; (c3cc <nrf_cc3xx_platform_init_no_rng+0x34>)
    c3c0:	bd10      	pop	{r4, pc}
    c3c2:	bf00      	nop
    c3c4:	2001b678 	.word	0x2001b678
    c3c8:	00057a10 	.word	0x00057a10
    c3cc:	ffff8ffe 	.word	0xffff8ffe

0000c3d0 <nrf_cc3xx_platform_abort>:
    c3d0:	f3bf 8f4f 	dsb	sy
    c3d4:	4905      	ldr	r1, [pc, #20]	; (c3ec <nrf_cc3xx_platform_abort+0x1c>)
    c3d6:	4b06      	ldr	r3, [pc, #24]	; (c3f0 <nrf_cc3xx_platform_abort+0x20>)
    c3d8:	68ca      	ldr	r2, [r1, #12]
    c3da:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    c3de:	4313      	orrs	r3, r2
    c3e0:	60cb      	str	r3, [r1, #12]
    c3e2:	f3bf 8f4f 	dsb	sy
    c3e6:	bf00      	nop
    c3e8:	e7fd      	b.n	c3e6 <nrf_cc3xx_platform_abort+0x16>
    c3ea:	bf00      	nop
    c3ec:	e000ed00 	.word	0xe000ed00
    c3f0:	05fa0004 	.word	0x05fa0004

0000c3f4 <CC_PalAbort>:
    c3f4:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    c3f8:	2100      	movs	r1, #0
    c3fa:	b430      	push	{r4, r5}
    c3fc:	4a08      	ldr	r2, [pc, #32]	; (c420 <CC_PalAbort+0x2c>)
    c3fe:	4c09      	ldr	r4, [pc, #36]	; (c424 <CC_PalAbort+0x30>)
    c400:	4d09      	ldr	r5, [pc, #36]	; (c428 <CC_PalAbort+0x34>)
    c402:	6023      	str	r3, [r4, #0]
    c404:	602b      	str	r3, [r5, #0]
    c406:	6013      	str	r3, [r2, #0]
    c408:	60e3      	str	r3, [r4, #12]
    c40a:	60eb      	str	r3, [r5, #12]
    c40c:	60d3      	str	r3, [r2, #12]
    c40e:	61a3      	str	r3, [r4, #24]
    c410:	4a06      	ldr	r2, [pc, #24]	; (c42c <CC_PalAbort+0x38>)
    c412:	4c07      	ldr	r4, [pc, #28]	; (c430 <CC_PalAbort+0x3c>)
    c414:	61ab      	str	r3, [r5, #24]
    c416:	6863      	ldr	r3, [r4, #4]
    c418:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    c41c:	bc30      	pop	{r4, r5}
    c41e:	4718      	bx	r3
    c420:	50845408 	.word	0x50845408
    c424:	50845400 	.word	0x50845400
    c428:	50845404 	.word	0x50845404
    c42c:	50844000 	.word	0x50844000
    c430:	20000070 	.word	0x20000070

0000c434 <nrf_cc3xx_platform_set_abort>:
    c434:	4b02      	ldr	r3, [pc, #8]	; (c440 <nrf_cc3xx_platform_set_abort+0xc>)
    c436:	e9d0 1200 	ldrd	r1, r2, [r0]
    c43a:	e9c3 1200 	strd	r1, r2, [r3]
    c43e:	4770      	bx	lr
    c440:	20000070 	.word	0x20000070

0000c444 <mutex_free>:
    c444:	b510      	push	{r4, lr}
    c446:	4604      	mov	r4, r0
    c448:	b130      	cbz	r0, c458 <mutex_free+0x14>
    c44a:	6863      	ldr	r3, [r4, #4]
    c44c:	06db      	lsls	r3, r3, #27
    c44e:	d502      	bpl.n	c456 <mutex_free+0x12>
    c450:	2300      	movs	r3, #0
    c452:	6023      	str	r3, [r4, #0]
    c454:	6063      	str	r3, [r4, #4]
    c456:	bd10      	pop	{r4, pc}
    c458:	4b02      	ldr	r3, [pc, #8]	; (c464 <mutex_free+0x20>)
    c45a:	4803      	ldr	r0, [pc, #12]	; (c468 <mutex_free+0x24>)
    c45c:	685b      	ldr	r3, [r3, #4]
    c45e:	4798      	blx	r3
    c460:	e7f3      	b.n	c44a <mutex_free+0x6>
    c462:	bf00      	nop
    c464:	20000070 	.word	0x20000070
    c468:	00057a30 	.word	0x00057a30

0000c46c <mutex_unlock>:
    c46c:	b168      	cbz	r0, c48a <mutex_unlock+0x1e>
    c46e:	6843      	ldr	r3, [r0, #4]
    c470:	b13b      	cbz	r3, c482 <mutex_unlock+0x16>
    c472:	06db      	lsls	r3, r3, #27
    c474:	d507      	bpl.n	c486 <mutex_unlock+0x1a>
    c476:	f3bf 8f5f 	dmb	sy
    c47a:	2300      	movs	r3, #0
    c47c:	6003      	str	r3, [r0, #0]
    c47e:	4618      	mov	r0, r3
    c480:	4770      	bx	lr
    c482:	4803      	ldr	r0, [pc, #12]	; (c490 <mutex_unlock+0x24>)
    c484:	4770      	bx	lr
    c486:	4803      	ldr	r0, [pc, #12]	; (c494 <mutex_unlock+0x28>)
    c488:	4770      	bx	lr
    c48a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c48e:	4770      	bx	lr
    c490:	ffff8fea 	.word	0xffff8fea
    c494:	ffff8fe9 	.word	0xffff8fe9

0000c498 <mutex_init>:
    c498:	b510      	push	{r4, lr}
    c49a:	4604      	mov	r4, r0
    c49c:	b120      	cbz	r0, c4a8 <mutex_init+0x10>
    c49e:	2200      	movs	r2, #0
    c4a0:	2311      	movs	r3, #17
    c4a2:	6022      	str	r2, [r4, #0]
    c4a4:	6063      	str	r3, [r4, #4]
    c4a6:	bd10      	pop	{r4, pc}
    c4a8:	4801      	ldr	r0, [pc, #4]	; (c4b0 <mutex_init+0x18>)
    c4aa:	f7ff ffa3 	bl	c3f4 <CC_PalAbort>
    c4ae:	e7f6      	b.n	c49e <mutex_init+0x6>
    c4b0:	00057a58 	.word	0x00057a58

0000c4b4 <mutex_lock>:
    c4b4:	b1a0      	cbz	r0, c4e0 <mutex_lock+0x2c>
    c4b6:	6843      	ldr	r3, [r0, #4]
    c4b8:	b183      	cbz	r3, c4dc <mutex_lock+0x28>
    c4ba:	06db      	lsls	r3, r3, #27
    c4bc:	d50c      	bpl.n	c4d8 <mutex_lock+0x24>
    c4be:	2201      	movs	r2, #1
    c4c0:	e8d0 3fef 	ldaex	r3, [r0]
    c4c4:	e8c0 2fe1 	stlex	r1, r2, [r0]
    c4c8:	2900      	cmp	r1, #0
    c4ca:	d1f9      	bne.n	c4c0 <mutex_lock+0xc>
    c4cc:	2b01      	cmp	r3, #1
    c4ce:	d0f7      	beq.n	c4c0 <mutex_lock+0xc>
    c4d0:	f3bf 8f5f 	dmb	sy
    c4d4:	2000      	movs	r0, #0
    c4d6:	4770      	bx	lr
    c4d8:	4803      	ldr	r0, [pc, #12]	; (c4e8 <mutex_lock+0x34>)
    c4da:	4770      	bx	lr
    c4dc:	4803      	ldr	r0, [pc, #12]	; (c4ec <mutex_lock+0x38>)
    c4de:	4770      	bx	lr
    c4e0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    c4e4:	4770      	bx	lr
    c4e6:	bf00      	nop
    c4e8:	ffff8fe9 	.word	0xffff8fe9
    c4ec:	ffff8fea 	.word	0xffff8fea

0000c4f0 <nrf_cc3xx_platform_set_mutexes>:
    c4f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c4f4:	4c14      	ldr	r4, [pc, #80]	; (c548 <nrf_cc3xx_platform_set_mutexes+0x58>)
    c4f6:	6802      	ldr	r2, [r0, #0]
    c4f8:	68c3      	ldr	r3, [r0, #12]
    c4fa:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
    c4fe:	e9c4 6302 	strd	r6, r3, [r4, #8]
    c502:	e9c4 2500 	strd	r2, r5, [r4]
    c506:	4b11      	ldr	r3, [pc, #68]	; (c54c <nrf_cc3xx_platform_set_mutexes+0x5c>)
    c508:	680e      	ldr	r6, [r1, #0]
    c50a:	6848      	ldr	r0, [r1, #4]
    c50c:	4d10      	ldr	r5, [pc, #64]	; (c550 <nrf_cc3xx_platform_set_mutexes+0x60>)
    c50e:	e9c3 6000 	strd	r6, r0, [r3]
    c512:	e9d1 7602 	ldrd	r7, r6, [r1, #8]
    c516:	6908      	ldr	r0, [r1, #16]
    c518:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    c51c:	e9c3 7602 	strd	r7, r6, [r3, #8]
    c520:	6118      	str	r0, [r3, #16]
    c522:	06cb      	lsls	r3, r1, #27
    c524:	d50d      	bpl.n	c542 <nrf_cc3xx_platform_set_mutexes+0x52>
    c526:	2300      	movs	r3, #0
    c528:	f505 7088 	add.w	r0, r5, #272	; 0x110
    c52c:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    c530:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    c534:	4790      	blx	r2
    c536:	6823      	ldr	r3, [r4, #0]
    c538:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    c53c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    c540:	4718      	bx	r3
    c542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c546:	bf00      	nop
    c548:	20000080 	.word	0x20000080
    c54c:	20000090 	.word	0x20000090
    c550:	2001b6a0 	.word	0x2001b6a0

0000c554 <CC_LibInitNoRng>:
    c554:	b508      	push	{r3, lr}
    c556:	f000 f80f 	bl	c578 <CC_HalInit>
    c55a:	b928      	cbnz	r0, c568 <CC_LibInitNoRng+0x14>
    c55c:	f000 f80e 	bl	c57c <CC_PalInit>
    c560:	b930      	cbnz	r0, c570 <CC_LibInitNoRng+0x1c>
    c562:	4a04      	ldr	r2, [pc, #16]	; (c574 <CC_LibInitNoRng+0x20>)
    c564:	6010      	str	r0, [r2, #0]
    c566:	bd08      	pop	{r3, pc}
    c568:	f000 f836 	bl	c5d8 <CC_PalTerminate>
    c56c:	2003      	movs	r0, #3
    c56e:	bd08      	pop	{r3, pc}
    c570:	2004      	movs	r0, #4
    c572:	bd08      	pop	{r3, pc}
    c574:	50845a0c 	.word	0x50845a0c

0000c578 <CC_HalInit>:
    c578:	2000      	movs	r0, #0
    c57a:	4770      	bx	lr

0000c57c <CC_PalInit>:
    c57c:	b510      	push	{r4, lr}
    c57e:	4811      	ldr	r0, [pc, #68]	; (c5c4 <CC_PalInit+0x48>)
    c580:	f000 f848 	bl	c614 <CC_PalMutexCreate>
    c584:	b100      	cbz	r0, c588 <CC_PalInit+0xc>
    c586:	bd10      	pop	{r4, pc}
    c588:	480f      	ldr	r0, [pc, #60]	; (c5c8 <CC_PalInit+0x4c>)
    c58a:	f000 f843 	bl	c614 <CC_PalMutexCreate>
    c58e:	2800      	cmp	r0, #0
    c590:	d1f9      	bne.n	c586 <CC_PalInit+0xa>
    c592:	4c0e      	ldr	r4, [pc, #56]	; (c5cc <CC_PalInit+0x50>)
    c594:	4620      	mov	r0, r4
    c596:	f000 f83d 	bl	c614 <CC_PalMutexCreate>
    c59a:	2800      	cmp	r0, #0
    c59c:	d1f3      	bne.n	c586 <CC_PalInit+0xa>
    c59e:	4b0c      	ldr	r3, [pc, #48]	; (c5d0 <CC_PalInit+0x54>)
    c5a0:	480c      	ldr	r0, [pc, #48]	; (c5d4 <CC_PalInit+0x58>)
    c5a2:	601c      	str	r4, [r3, #0]
    c5a4:	f000 f836 	bl	c614 <CC_PalMutexCreate>
    c5a8:	4601      	mov	r1, r0
    c5aa:	2800      	cmp	r0, #0
    c5ac:	d1eb      	bne.n	c586 <CC_PalInit+0xa>
    c5ae:	f000 f82d 	bl	c60c <CC_PalDmaInit>
    c5b2:	4604      	mov	r4, r0
    c5b4:	b108      	cbz	r0, c5ba <CC_PalInit+0x3e>
    c5b6:	4620      	mov	r0, r4
    c5b8:	bd10      	pop	{r4, pc}
    c5ba:	f000 f83f 	bl	c63c <CC_PalPowerSaveModeInit>
    c5be:	4620      	mov	r0, r4
    c5c0:	e7fa      	b.n	c5b8 <CC_PalInit+0x3c>
    c5c2:	bf00      	nop
    c5c4:	200000c8 	.word	0x200000c8
    c5c8:	200000bc 	.word	0x200000bc
    c5cc:	200000c4 	.word	0x200000c4
    c5d0:	200000cc 	.word	0x200000cc
    c5d4:	200000c0 	.word	0x200000c0

0000c5d8 <CC_PalTerminate>:
    c5d8:	b508      	push	{r3, lr}
    c5da:	4808      	ldr	r0, [pc, #32]	; (c5fc <CC_PalTerminate+0x24>)
    c5dc:	f000 f824 	bl	c628 <CC_PalMutexDestroy>
    c5e0:	4807      	ldr	r0, [pc, #28]	; (c600 <CC_PalTerminate+0x28>)
    c5e2:	f000 f821 	bl	c628 <CC_PalMutexDestroy>
    c5e6:	4807      	ldr	r0, [pc, #28]	; (c604 <CC_PalTerminate+0x2c>)
    c5e8:	f000 f81e 	bl	c628 <CC_PalMutexDestroy>
    c5ec:	4806      	ldr	r0, [pc, #24]	; (c608 <CC_PalTerminate+0x30>)
    c5ee:	f000 f81b 	bl	c628 <CC_PalMutexDestroy>
    c5f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    c5f6:	f000 b80b 	b.w	c610 <CC_PalDmaTerminate>
    c5fa:	bf00      	nop
    c5fc:	200000c8 	.word	0x200000c8
    c600:	200000bc 	.word	0x200000bc
    c604:	200000c4 	.word	0x200000c4
    c608:	200000c0 	.word	0x200000c0

0000c60c <CC_PalDmaInit>:
    c60c:	2000      	movs	r0, #0
    c60e:	4770      	bx	lr

0000c610 <CC_PalDmaTerminate>:
    c610:	4770      	bx	lr
    c612:	bf00      	nop

0000c614 <CC_PalMutexCreate>:
    c614:	b508      	push	{r3, lr}
    c616:	4b03      	ldr	r3, [pc, #12]	; (c624 <CC_PalMutexCreate+0x10>)
    c618:	6802      	ldr	r2, [r0, #0]
    c61a:	681b      	ldr	r3, [r3, #0]
    c61c:	6810      	ldr	r0, [r2, #0]
    c61e:	4798      	blx	r3
    c620:	2000      	movs	r0, #0
    c622:	bd08      	pop	{r3, pc}
    c624:	20000080 	.word	0x20000080

0000c628 <CC_PalMutexDestroy>:
    c628:	b508      	push	{r3, lr}
    c62a:	4b03      	ldr	r3, [pc, #12]	; (c638 <CC_PalMutexDestroy+0x10>)
    c62c:	6802      	ldr	r2, [r0, #0]
    c62e:	685b      	ldr	r3, [r3, #4]
    c630:	6810      	ldr	r0, [r2, #0]
    c632:	4798      	blx	r3
    c634:	2000      	movs	r0, #0
    c636:	bd08      	pop	{r3, pc}
    c638:	20000080 	.word	0x20000080

0000c63c <CC_PalPowerSaveModeInit>:
    c63c:	b570      	push	{r4, r5, r6, lr}
    c63e:	4c09      	ldr	r4, [pc, #36]	; (c664 <CC_PalPowerSaveModeInit+0x28>)
    c640:	4d09      	ldr	r5, [pc, #36]	; (c668 <CC_PalPowerSaveModeInit+0x2c>)
    c642:	6920      	ldr	r0, [r4, #16]
    c644:	68ab      	ldr	r3, [r5, #8]
    c646:	4798      	blx	r3
    c648:	b118      	cbz	r0, c652 <CC_PalPowerSaveModeInit+0x16>
    c64a:	4b08      	ldr	r3, [pc, #32]	; (c66c <CC_PalPowerSaveModeInit+0x30>)
    c64c:	4808      	ldr	r0, [pc, #32]	; (c670 <CC_PalPowerSaveModeInit+0x34>)
    c64e:	685b      	ldr	r3, [r3, #4]
    c650:	4798      	blx	r3
    c652:	2100      	movs	r1, #0
    c654:	4a07      	ldr	r2, [pc, #28]	; (c674 <CC_PalPowerSaveModeInit+0x38>)
    c656:	68eb      	ldr	r3, [r5, #12]
    c658:	6011      	str	r1, [r2, #0]
    c65a:	6920      	ldr	r0, [r4, #16]
    c65c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    c660:	4718      	bx	r3
    c662:	bf00      	nop
    c664:	20000090 	.word	0x20000090
    c668:	20000080 	.word	0x20000080
    c66c:	20000070 	.word	0x20000070
    c670:	00057a7c 	.word	0x00057a7c
    c674:	2001b68c 	.word	0x2001b68c

0000c678 <_ZSt15get_new_handlerv>:
    c678:	4b01      	ldr	r3, [pc, #4]	; (c680 <_ZSt15get_new_handlerv+0x8>)
    c67a:	e8d3 0faf 	lda	r0, [r3]
    c67e:	4770      	bx	lr
    c680:	2001b690 	.word	0x2001b690

0000c684 <frexp>:
    c684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c686:	f8df c064 	ldr.w	ip, [pc, #100]	; c6ec <frexp+0x68>
    c68a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c68e:	2700      	movs	r7, #0
    c690:	4604      	mov	r4, r0
    c692:	4563      	cmp	r3, ip
    c694:	460d      	mov	r5, r1
    c696:	4616      	mov	r6, r2
    c698:	6017      	str	r7, [r2, #0]
    c69a:	dc20      	bgt.n	c6de <frexp+0x5a>
    c69c:	4684      	mov	ip, r0
    c69e:	ea53 0c0c 	orrs.w	ip, r3, ip
    c6a2:	d01c      	beq.n	c6de <frexp+0x5a>
    c6a4:	f8df c048 	ldr.w	ip, [pc, #72]	; c6f0 <frexp+0x6c>
    c6a8:	460a      	mov	r2, r1
    c6aa:	ea01 0c0c 	and.w	ip, r1, ip
    c6ae:	f1bc 0f00 	cmp.w	ip, #0
    c6b2:	d109      	bne.n	c6c8 <frexp+0x44>
    c6b4:	2200      	movs	r2, #0
    c6b6:	4b0b      	ldr	r3, [pc, #44]	; (c6e4 <frexp+0x60>)
    c6b8:	f7f3 ff0a 	bl	4d0 <__aeabi_dmul>
    c6bc:	f06f 0735 	mvn.w	r7, #53	; 0x35
    c6c0:	4604      	mov	r4, r0
    c6c2:	460a      	mov	r2, r1
    c6c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c6c8:	4907      	ldr	r1, [pc, #28]	; (c6e8 <frexp+0x64>)
    c6ca:	151b      	asrs	r3, r3, #20
    c6cc:	4011      	ands	r1, r2
    c6ce:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    c6d2:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
    c6d6:	443b      	add	r3, r7
    c6d8:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
    c6dc:	6033      	str	r3, [r6, #0]
    c6de:	4620      	mov	r0, r4
    c6e0:	4629      	mov	r1, r5
    c6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c6e4:	43500000 	.word	0x43500000
    c6e8:	800fffff 	.word	0x800fffff
    c6ec:	7fefffff 	.word	0x7fefffff
    c6f0:	7ff00000 	.word	0x7ff00000

0000c6f4 <round>:
    c6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c6f6:	f3c1 570a 	ubfx	r7, r1, #20, #11
    c6fa:	460d      	mov	r5, r1
    c6fc:	460b      	mov	r3, r1
    c6fe:	4602      	mov	r2, r0
    c700:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
    c704:	2c13      	cmp	r4, #19
    c706:	dc12      	bgt.n	c72e <round+0x3a>
    c708:	2c00      	cmp	r4, #0
    c70a:	db2c      	blt.n	c766 <round+0x72>
    c70c:	491b      	ldr	r1, [pc, #108]	; (c77c <round+0x88>)
    c70e:	4121      	asrs	r1, r4
    c710:	ea05 0001 	and.w	r0, r5, r1
    c714:	4310      	orrs	r0, r2
    c716:	d007      	beq.n	c728 <round+0x34>
    c718:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    c71c:	2200      	movs	r2, #0
    c71e:	4123      	asrs	r3, r4
    c720:	441d      	add	r5, r3
    c722:	ea25 0501 	bic.w	r5, r5, r1
    c726:	462b      	mov	r3, r5
    c728:	4610      	mov	r0, r2
    c72a:	4619      	mov	r1, r3
    c72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c72e:	2c33      	cmp	r4, #51	; 0x33
    c730:	dd07      	ble.n	c742 <round+0x4e>
    c732:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    c736:	d1f7      	bne.n	c728 <round+0x34>
    c738:	f7f3 fd14 	bl	164 <__adddf3>
    c73c:	4602      	mov	r2, r0
    c73e:	460b      	mov	r3, r1
    c740:	e7f2      	b.n	c728 <round+0x34>
    c742:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    c746:	f04f 31ff 	mov.w	r1, #4294967295
    c74a:	fa21 f707 	lsr.w	r7, r1, r7
    c74e:	4238      	tst	r0, r7
    c750:	d0ea      	beq.n	c728 <round+0x34>
    c752:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
    c756:	2201      	movs	r2, #1
    c758:	409a      	lsls	r2, r3
    c75a:	1882      	adds	r2, r0, r2
    c75c:	bf28      	it	cs
    c75e:	3501      	addcs	r5, #1
    c760:	ea22 0207 	bic.w	r2, r2, r7
    c764:	e7df      	b.n	c726 <round+0x32>
    c766:	3401      	adds	r4, #1
    c768:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
    c76c:	d002      	beq.n	c774 <round+0x80>
    c76e:	461d      	mov	r5, r3
    c770:	2200      	movs	r2, #0
    c772:	e7d8      	b.n	c726 <round+0x32>
    c774:	4d02      	ldr	r5, [pc, #8]	; (c780 <round+0x8c>)
    c776:	2200      	movs	r2, #0
    c778:	431d      	orrs	r5, r3
    c77a:	e7d4      	b.n	c726 <round+0x32>
    c77c:	000fffff 	.word	0x000fffff
    c780:	3ff00000 	.word	0x3ff00000

0000c784 <roundf>:
    c784:	b508      	push	{r3, lr}
    c786:	f3c0 53c7 	ubfx	r3, r0, #23, #8
    c78a:	4601      	mov	r1, r0
    c78c:	3b7f      	subs	r3, #127	; 0x7f
    c78e:	2b16      	cmp	r3, #22
    c790:	dc0e      	bgt.n	c7b0 <roundf+0x2c>
    c792:	2b00      	cmp	r3, #0
    c794:	4602      	mov	r2, r0
    c796:	db10      	blt.n	c7ba <roundf+0x36>
    c798:	480b      	ldr	r0, [pc, #44]	; (c7c8 <roundf+0x44>)
    c79a:	4118      	asrs	r0, r3
    c79c:	4201      	tst	r1, r0
    c79e:	d005      	beq.n	c7ac <roundf+0x28>
    c7a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    c7a4:	4119      	asrs	r1, r3
    c7a6:	4411      	add	r1, r2
    c7a8:	ea21 0100 	bic.w	r1, r1, r0
    c7ac:	4608      	mov	r0, r1
    c7ae:	bd08      	pop	{r3, pc}
    c7b0:	2b80      	cmp	r3, #128	; 0x80
    c7b2:	d1fb      	bne.n	c7ac <roundf+0x28>
    c7b4:	f7f4 f9a4 	bl	b00 <__addsf3>
    c7b8:	bd08      	pop	{r3, pc}
    c7ba:	3301      	adds	r3, #1
    c7bc:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
    c7c0:	d1f4      	bne.n	c7ac <roundf+0x28>
    c7c2:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
    c7c6:	e7f1      	b.n	c7ac <roundf+0x28>
    c7c8:	007fffff 	.word	0x007fffff

0000c7cc <__assert_func>:
    c7cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    c7ce:	4614      	mov	r4, r2
    c7d0:	461a      	mov	r2, r3
    c7d2:	4b09      	ldr	r3, [pc, #36]	; (c7f8 <__assert_func+0x2c>)
    c7d4:	4605      	mov	r5, r0
    c7d6:	681b      	ldr	r3, [r3, #0]
    c7d8:	68d8      	ldr	r0, [r3, #12]
    c7da:	b14c      	cbz	r4, c7f0 <__assert_func+0x24>
    c7dc:	4b07      	ldr	r3, [pc, #28]	; (c7fc <__assert_func+0x30>)
    c7de:	9100      	str	r1, [sp, #0]
    c7e0:	4907      	ldr	r1, [pc, #28]	; (c800 <__assert_func+0x34>)
    c7e2:	e9cd 3401 	strd	r3, r4, [sp, #4]
    c7e6:	462b      	mov	r3, r5
    c7e8:	f000 f80e 	bl	c808 <fiprintf>
    c7ec:	f003 fd1c 	bl	10228 <abort>
    c7f0:	4b04      	ldr	r3, [pc, #16]	; (c804 <__assert_func+0x38>)
    c7f2:	461c      	mov	r4, r3
    c7f4:	e7f3      	b.n	c7de <__assert_func+0x12>
    c7f6:	bf00      	nop
    c7f8:	200000d0 	.word	0x200000d0
    c7fc:	00057b0c 	.word	0x00057b0c
    c800:	00057b19 	.word	0x00057b19
    c804:	00057b47 	.word	0x00057b47

0000c808 <fiprintf>:
    c808:	b40e      	push	{r1, r2, r3}
    c80a:	b503      	push	{r0, r1, lr}
    c80c:	ab03      	add	r3, sp, #12
    c80e:	4601      	mov	r1, r0
    c810:	4805      	ldr	r0, [pc, #20]	; (c828 <fiprintf+0x20>)
    c812:	f853 2b04 	ldr.w	r2, [r3], #4
    c816:	6800      	ldr	r0, [r0, #0]
    c818:	9301      	str	r3, [sp, #4]
    c81a:	f000 f8bf 	bl	c99c <_vfiprintf_r>
    c81e:	b002      	add	sp, #8
    c820:	f85d eb04 	ldr.w	lr, [sp], #4
    c824:	b003      	add	sp, #12
    c826:	4770      	bx	lr
    c828:	200000d0 	.word	0x200000d0

0000c82c <malloc>:
    c82c:	4b02      	ldr	r3, [pc, #8]	; (c838 <malloc+0xc>)
    c82e:	4601      	mov	r1, r0
    c830:	6818      	ldr	r0, [r3, #0]
    c832:	f000 b859 	b.w	c8e8 <_malloc_r>
    c836:	bf00      	nop
    c838:	200000d0 	.word	0x200000d0

0000c83c <free>:
    c83c:	4b02      	ldr	r3, [pc, #8]	; (c848 <free+0xc>)
    c83e:	4601      	mov	r1, r0
    c840:	6818      	ldr	r0, [r3, #0]
    c842:	f000 b803 	b.w	c84c <_free_r>
    c846:	bf00      	nop
    c848:	200000d0 	.word	0x200000d0

0000c84c <_free_r>:
    c84c:	b538      	push	{r3, r4, r5, lr}
    c84e:	4605      	mov	r5, r0
    c850:	2900      	cmp	r1, #0
    c852:	d045      	beq.n	c8e0 <_free_r+0x94>
    c854:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c858:	1f0c      	subs	r4, r1, #4
    c85a:	2b00      	cmp	r3, #0
    c85c:	bfb8      	it	lt
    c85e:	18e4      	addlt	r4, r4, r3
    c860:	f001 f88c 	bl	d97c <__malloc_lock>
    c864:	4a1f      	ldr	r2, [pc, #124]	; (c8e4 <_free_r+0x98>)
    c866:	6813      	ldr	r3, [r2, #0]
    c868:	4610      	mov	r0, r2
    c86a:	b933      	cbnz	r3, c87a <_free_r+0x2e>
    c86c:	6063      	str	r3, [r4, #4]
    c86e:	6014      	str	r4, [r2, #0]
    c870:	4628      	mov	r0, r5
    c872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c876:	f001 b887 	b.w	d988 <__malloc_unlock>
    c87a:	42a3      	cmp	r3, r4
    c87c:	d90b      	bls.n	c896 <_free_r+0x4a>
    c87e:	6821      	ldr	r1, [r4, #0]
    c880:	1862      	adds	r2, r4, r1
    c882:	4293      	cmp	r3, r2
    c884:	bf02      	ittt	eq
    c886:	681a      	ldreq	r2, [r3, #0]
    c888:	685b      	ldreq	r3, [r3, #4]
    c88a:	1852      	addeq	r2, r2, r1
    c88c:	6063      	str	r3, [r4, #4]
    c88e:	bf08      	it	eq
    c890:	6022      	streq	r2, [r4, #0]
    c892:	6004      	str	r4, [r0, #0]
    c894:	e7ec      	b.n	c870 <_free_r+0x24>
    c896:	461a      	mov	r2, r3
    c898:	685b      	ldr	r3, [r3, #4]
    c89a:	b10b      	cbz	r3, c8a0 <_free_r+0x54>
    c89c:	42a3      	cmp	r3, r4
    c89e:	d9fa      	bls.n	c896 <_free_r+0x4a>
    c8a0:	6811      	ldr	r1, [r2, #0]
    c8a2:	1850      	adds	r0, r2, r1
    c8a4:	42a0      	cmp	r0, r4
    c8a6:	d10b      	bne.n	c8c0 <_free_r+0x74>
    c8a8:	6820      	ldr	r0, [r4, #0]
    c8aa:	4401      	add	r1, r0
    c8ac:	1850      	adds	r0, r2, r1
    c8ae:	6011      	str	r1, [r2, #0]
    c8b0:	4283      	cmp	r3, r0
    c8b2:	d1dd      	bne.n	c870 <_free_r+0x24>
    c8b4:	6818      	ldr	r0, [r3, #0]
    c8b6:	685b      	ldr	r3, [r3, #4]
    c8b8:	4401      	add	r1, r0
    c8ba:	6053      	str	r3, [r2, #4]
    c8bc:	6011      	str	r1, [r2, #0]
    c8be:	e7d7      	b.n	c870 <_free_r+0x24>
    c8c0:	d902      	bls.n	c8c8 <_free_r+0x7c>
    c8c2:	230c      	movs	r3, #12
    c8c4:	602b      	str	r3, [r5, #0]
    c8c6:	e7d3      	b.n	c870 <_free_r+0x24>
    c8c8:	6820      	ldr	r0, [r4, #0]
    c8ca:	1821      	adds	r1, r4, r0
    c8cc:	428b      	cmp	r3, r1
    c8ce:	bf02      	ittt	eq
    c8d0:	6819      	ldreq	r1, [r3, #0]
    c8d2:	685b      	ldreq	r3, [r3, #4]
    c8d4:	1809      	addeq	r1, r1, r0
    c8d6:	6063      	str	r3, [r4, #4]
    c8d8:	bf08      	it	eq
    c8da:	6021      	streq	r1, [r4, #0]
    c8dc:	6054      	str	r4, [r2, #4]
    c8de:	e7c7      	b.n	c870 <_free_r+0x24>
    c8e0:	bd38      	pop	{r3, r4, r5, pc}
    c8e2:	bf00      	nop
    c8e4:	2001b694 	.word	0x2001b694

0000c8e8 <_malloc_r>:
    c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c8ea:	1ccd      	adds	r5, r1, #3
    c8ec:	4606      	mov	r6, r0
    c8ee:	f025 0503 	bic.w	r5, r5, #3
    c8f2:	3508      	adds	r5, #8
    c8f4:	2d0c      	cmp	r5, #12
    c8f6:	bf38      	it	cc
    c8f8:	250c      	movcc	r5, #12
    c8fa:	2d00      	cmp	r5, #0
    c8fc:	db01      	blt.n	c902 <_malloc_r+0x1a>
    c8fe:	42a9      	cmp	r1, r5
    c900:	d903      	bls.n	c90a <_malloc_r+0x22>
    c902:	230c      	movs	r3, #12
    c904:	6033      	str	r3, [r6, #0]
    c906:	2000      	movs	r0, #0
    c908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c90a:	f001 f837 	bl	d97c <__malloc_lock>
    c90e:	4921      	ldr	r1, [pc, #132]	; (c994 <_malloc_r+0xac>)
    c910:	680a      	ldr	r2, [r1, #0]
    c912:	4614      	mov	r4, r2
    c914:	b99c      	cbnz	r4, c93e <_malloc_r+0x56>
    c916:	4f20      	ldr	r7, [pc, #128]	; (c998 <_malloc_r+0xb0>)
    c918:	683b      	ldr	r3, [r7, #0]
    c91a:	b923      	cbnz	r3, c926 <_malloc_r+0x3e>
    c91c:	4621      	mov	r1, r4
    c91e:	4630      	mov	r0, r6
    c920:	f000 fcbc 	bl	d29c <_sbrk_r>
    c924:	6038      	str	r0, [r7, #0]
    c926:	4629      	mov	r1, r5
    c928:	4630      	mov	r0, r6
    c92a:	f000 fcb7 	bl	d29c <_sbrk_r>
    c92e:	1c43      	adds	r3, r0, #1
    c930:	d123      	bne.n	c97a <_malloc_r+0x92>
    c932:	230c      	movs	r3, #12
    c934:	4630      	mov	r0, r6
    c936:	6033      	str	r3, [r6, #0]
    c938:	f001 f826 	bl	d988 <__malloc_unlock>
    c93c:	e7e3      	b.n	c906 <_malloc_r+0x1e>
    c93e:	6823      	ldr	r3, [r4, #0]
    c940:	1b5b      	subs	r3, r3, r5
    c942:	d417      	bmi.n	c974 <_malloc_r+0x8c>
    c944:	2b0b      	cmp	r3, #11
    c946:	d903      	bls.n	c950 <_malloc_r+0x68>
    c948:	6023      	str	r3, [r4, #0]
    c94a:	441c      	add	r4, r3
    c94c:	6025      	str	r5, [r4, #0]
    c94e:	e004      	b.n	c95a <_malloc_r+0x72>
    c950:	6863      	ldr	r3, [r4, #4]
    c952:	42a2      	cmp	r2, r4
    c954:	bf0c      	ite	eq
    c956:	600b      	streq	r3, [r1, #0]
    c958:	6053      	strne	r3, [r2, #4]
    c95a:	4630      	mov	r0, r6
    c95c:	f001 f814 	bl	d988 <__malloc_unlock>
    c960:	f104 000b 	add.w	r0, r4, #11
    c964:	1d23      	adds	r3, r4, #4
    c966:	f020 0007 	bic.w	r0, r0, #7
    c96a:	1ac2      	subs	r2, r0, r3
    c96c:	d0cc      	beq.n	c908 <_malloc_r+0x20>
    c96e:	1a1b      	subs	r3, r3, r0
    c970:	50a3      	str	r3, [r4, r2]
    c972:	e7c9      	b.n	c908 <_malloc_r+0x20>
    c974:	4622      	mov	r2, r4
    c976:	6864      	ldr	r4, [r4, #4]
    c978:	e7cc      	b.n	c914 <_malloc_r+0x2c>
    c97a:	1cc4      	adds	r4, r0, #3
    c97c:	f024 0403 	bic.w	r4, r4, #3
    c980:	42a0      	cmp	r0, r4
    c982:	d0e3      	beq.n	c94c <_malloc_r+0x64>
    c984:	1a21      	subs	r1, r4, r0
    c986:	4630      	mov	r0, r6
    c988:	f000 fc88 	bl	d29c <_sbrk_r>
    c98c:	3001      	adds	r0, #1
    c98e:	d1dd      	bne.n	c94c <_malloc_r+0x64>
    c990:	e7cf      	b.n	c932 <_malloc_r+0x4a>
    c992:	bf00      	nop
    c994:	2001b694 	.word	0x2001b694
    c998:	2001b698 	.word	0x2001b698

0000c99c <_vfiprintf_r>:
    c99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c9a0:	460d      	mov	r5, r1
    c9a2:	b09d      	sub	sp, #116	; 0x74
    c9a4:	4614      	mov	r4, r2
    c9a6:	4698      	mov	r8, r3
    c9a8:	4606      	mov	r6, r0
    c9aa:	b118      	cbz	r0, c9b4 <_vfiprintf_r+0x18>
    c9ac:	6983      	ldr	r3, [r0, #24]
    c9ae:	b90b      	cbnz	r3, c9b4 <_vfiprintf_r+0x18>
    c9b0:	f000 ff22 	bl	d7f8 <__sinit>
    c9b4:	4b89      	ldr	r3, [pc, #548]	; (cbdc <_vfiprintf_r+0x240>)
    c9b6:	429d      	cmp	r5, r3
    c9b8:	d11b      	bne.n	c9f2 <_vfiprintf_r+0x56>
    c9ba:	6875      	ldr	r5, [r6, #4]
    c9bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c9be:	07d9      	lsls	r1, r3, #31
    c9c0:	d405      	bmi.n	c9ce <_vfiprintf_r+0x32>
    c9c2:	89ab      	ldrh	r3, [r5, #12]
    c9c4:	059a      	lsls	r2, r3, #22
    c9c6:	d402      	bmi.n	c9ce <_vfiprintf_r+0x32>
    c9c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    c9ca:	f001 feb6 	bl	e73a <__retarget_lock_acquire_recursive>
    c9ce:	89ab      	ldrh	r3, [r5, #12]
    c9d0:	071b      	lsls	r3, r3, #28
    c9d2:	d501      	bpl.n	c9d8 <_vfiprintf_r+0x3c>
    c9d4:	692b      	ldr	r3, [r5, #16]
    c9d6:	b9eb      	cbnz	r3, ca14 <_vfiprintf_r+0x78>
    c9d8:	4629      	mov	r1, r5
    c9da:	4630      	mov	r0, r6
    c9dc:	f000 fd9c 	bl	d518 <__swsetup_r>
    c9e0:	b1c0      	cbz	r0, ca14 <_vfiprintf_r+0x78>
    c9e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    c9e4:	07dc      	lsls	r4, r3, #31
    c9e6:	d50e      	bpl.n	ca06 <_vfiprintf_r+0x6a>
    c9e8:	f04f 30ff 	mov.w	r0, #4294967295
    c9ec:	b01d      	add	sp, #116	; 0x74
    c9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c9f2:	4b7b      	ldr	r3, [pc, #492]	; (cbe0 <_vfiprintf_r+0x244>)
    c9f4:	429d      	cmp	r5, r3
    c9f6:	d101      	bne.n	c9fc <_vfiprintf_r+0x60>
    c9f8:	68b5      	ldr	r5, [r6, #8]
    c9fa:	e7df      	b.n	c9bc <_vfiprintf_r+0x20>
    c9fc:	4b79      	ldr	r3, [pc, #484]	; (cbe4 <_vfiprintf_r+0x248>)
    c9fe:	429d      	cmp	r5, r3
    ca00:	bf08      	it	eq
    ca02:	68f5      	ldreq	r5, [r6, #12]
    ca04:	e7da      	b.n	c9bc <_vfiprintf_r+0x20>
    ca06:	89ab      	ldrh	r3, [r5, #12]
    ca08:	0598      	lsls	r0, r3, #22
    ca0a:	d4ed      	bmi.n	c9e8 <_vfiprintf_r+0x4c>
    ca0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
    ca0e:	f001 fe9c 	bl	e74a <__retarget_lock_release_recursive>
    ca12:	e7e9      	b.n	c9e8 <_vfiprintf_r+0x4c>
    ca14:	2300      	movs	r3, #0
    ca16:	f8cd 800c 	str.w	r8, [sp, #12]
    ca1a:	f04f 0901 	mov.w	r9, #1
    ca1e:	f8df 81c8 	ldr.w	r8, [pc, #456]	; cbe8 <_vfiprintf_r+0x24c>
    ca22:	9309      	str	r3, [sp, #36]	; 0x24
    ca24:	2320      	movs	r3, #32
    ca26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    ca2a:	2330      	movs	r3, #48	; 0x30
    ca2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    ca30:	4623      	mov	r3, r4
    ca32:	469a      	mov	sl, r3
    ca34:	f813 2b01 	ldrb.w	r2, [r3], #1
    ca38:	b10a      	cbz	r2, ca3e <_vfiprintf_r+0xa2>
    ca3a:	2a25      	cmp	r2, #37	; 0x25
    ca3c:	d1f9      	bne.n	ca32 <_vfiprintf_r+0x96>
    ca3e:	ebba 0b04 	subs.w	fp, sl, r4
    ca42:	d00b      	beq.n	ca5c <_vfiprintf_r+0xc0>
    ca44:	465b      	mov	r3, fp
    ca46:	4622      	mov	r2, r4
    ca48:	4629      	mov	r1, r5
    ca4a:	4630      	mov	r0, r6
    ca4c:	f003 fc2f 	bl	102ae <__sfputs_r>
    ca50:	3001      	adds	r0, #1
    ca52:	f000 80aa 	beq.w	cbaa <_vfiprintf_r+0x20e>
    ca56:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ca58:	445a      	add	r2, fp
    ca5a:	9209      	str	r2, [sp, #36]	; 0x24
    ca5c:	f89a 3000 	ldrb.w	r3, [sl]
    ca60:	2b00      	cmp	r3, #0
    ca62:	f000 80a2 	beq.w	cbaa <_vfiprintf_r+0x20e>
    ca66:	2300      	movs	r3, #0
    ca68:	f04f 32ff 	mov.w	r2, #4294967295
    ca6c:	f10a 0a01 	add.w	sl, sl, #1
    ca70:	9304      	str	r3, [sp, #16]
    ca72:	9307      	str	r3, [sp, #28]
    ca74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    ca78:	931a      	str	r3, [sp, #104]	; 0x68
    ca7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
    ca7e:	4654      	mov	r4, sl
    ca80:	2205      	movs	r2, #5
    ca82:	4859      	ldr	r0, [pc, #356]	; (cbe8 <_vfiprintf_r+0x24c>)
    ca84:	f814 1b01 	ldrb.w	r1, [r4], #1
    ca88:	f003 fbd9 	bl	1023e <memchr>
    ca8c:	9a04      	ldr	r2, [sp, #16]
    ca8e:	b9d8      	cbnz	r0, cac8 <_vfiprintf_r+0x12c>
    ca90:	06d1      	lsls	r1, r2, #27
    ca92:	bf44      	itt	mi
    ca94:	2320      	movmi	r3, #32
    ca96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    ca9a:	0713      	lsls	r3, r2, #28
    ca9c:	bf44      	itt	mi
    ca9e:	232b      	movmi	r3, #43	; 0x2b
    caa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    caa4:	f89a 3000 	ldrb.w	r3, [sl]
    caa8:	2b2a      	cmp	r3, #42	; 0x2a
    caaa:	d015      	beq.n	cad8 <_vfiprintf_r+0x13c>
    caac:	9a07      	ldr	r2, [sp, #28]
    caae:	4654      	mov	r4, sl
    cab0:	2000      	movs	r0, #0
    cab2:	f04f 0c0a 	mov.w	ip, #10
    cab6:	4621      	mov	r1, r4
    cab8:	f811 3b01 	ldrb.w	r3, [r1], #1
    cabc:	3b30      	subs	r3, #48	; 0x30
    cabe:	2b09      	cmp	r3, #9
    cac0:	d94e      	bls.n	cb60 <_vfiprintf_r+0x1c4>
    cac2:	b1b0      	cbz	r0, caf2 <_vfiprintf_r+0x156>
    cac4:	9207      	str	r2, [sp, #28]
    cac6:	e014      	b.n	caf2 <_vfiprintf_r+0x156>
    cac8:	eba0 0308 	sub.w	r3, r0, r8
    cacc:	46a2      	mov	sl, r4
    cace:	fa09 f303 	lsl.w	r3, r9, r3
    cad2:	4313      	orrs	r3, r2
    cad4:	9304      	str	r3, [sp, #16]
    cad6:	e7d2      	b.n	ca7e <_vfiprintf_r+0xe2>
    cad8:	9b03      	ldr	r3, [sp, #12]
    cada:	1d19      	adds	r1, r3, #4
    cadc:	681b      	ldr	r3, [r3, #0]
    cade:	2b00      	cmp	r3, #0
    cae0:	9103      	str	r1, [sp, #12]
    cae2:	bfbb      	ittet	lt
    cae4:	425b      	neglt	r3, r3
    cae6:	f042 0202 	orrlt.w	r2, r2, #2
    caea:	9307      	strge	r3, [sp, #28]
    caec:	9307      	strlt	r3, [sp, #28]
    caee:	bfb8      	it	lt
    caf0:	9204      	strlt	r2, [sp, #16]
    caf2:	7823      	ldrb	r3, [r4, #0]
    caf4:	2b2e      	cmp	r3, #46	; 0x2e
    caf6:	d10c      	bne.n	cb12 <_vfiprintf_r+0x176>
    caf8:	7863      	ldrb	r3, [r4, #1]
    cafa:	2b2a      	cmp	r3, #42	; 0x2a
    cafc:	d135      	bne.n	cb6a <_vfiprintf_r+0x1ce>
    cafe:	9b03      	ldr	r3, [sp, #12]
    cb00:	3402      	adds	r4, #2
    cb02:	1d1a      	adds	r2, r3, #4
    cb04:	681b      	ldr	r3, [r3, #0]
    cb06:	2b00      	cmp	r3, #0
    cb08:	9203      	str	r2, [sp, #12]
    cb0a:	bfb8      	it	lt
    cb0c:	f04f 33ff 	movlt.w	r3, #4294967295
    cb10:	9305      	str	r3, [sp, #20]
    cb12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; cbf8 <_vfiprintf_r+0x25c>
    cb16:	2203      	movs	r2, #3
    cb18:	7821      	ldrb	r1, [r4, #0]
    cb1a:	4650      	mov	r0, sl
    cb1c:	f003 fb8f 	bl	1023e <memchr>
    cb20:	b140      	cbz	r0, cb34 <_vfiprintf_r+0x198>
    cb22:	2340      	movs	r3, #64	; 0x40
    cb24:	eba0 000a 	sub.w	r0, r0, sl
    cb28:	3401      	adds	r4, #1
    cb2a:	fa03 f000 	lsl.w	r0, r3, r0
    cb2e:	9b04      	ldr	r3, [sp, #16]
    cb30:	4303      	orrs	r3, r0
    cb32:	9304      	str	r3, [sp, #16]
    cb34:	f814 1b01 	ldrb.w	r1, [r4], #1
    cb38:	2206      	movs	r2, #6
    cb3a:	482c      	ldr	r0, [pc, #176]	; (cbec <_vfiprintf_r+0x250>)
    cb3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    cb40:	f003 fb7d 	bl	1023e <memchr>
    cb44:	2800      	cmp	r0, #0
    cb46:	d03f      	beq.n	cbc8 <_vfiprintf_r+0x22c>
    cb48:	4b29      	ldr	r3, [pc, #164]	; (cbf0 <_vfiprintf_r+0x254>)
    cb4a:	bb1b      	cbnz	r3, cb94 <_vfiprintf_r+0x1f8>
    cb4c:	9b03      	ldr	r3, [sp, #12]
    cb4e:	3307      	adds	r3, #7
    cb50:	f023 0307 	bic.w	r3, r3, #7
    cb54:	3308      	adds	r3, #8
    cb56:	9303      	str	r3, [sp, #12]
    cb58:	9b09      	ldr	r3, [sp, #36]	; 0x24
    cb5a:	443b      	add	r3, r7
    cb5c:	9309      	str	r3, [sp, #36]	; 0x24
    cb5e:	e767      	b.n	ca30 <_vfiprintf_r+0x94>
    cb60:	fb0c 3202 	mla	r2, ip, r2, r3
    cb64:	460c      	mov	r4, r1
    cb66:	2001      	movs	r0, #1
    cb68:	e7a5      	b.n	cab6 <_vfiprintf_r+0x11a>
    cb6a:	2300      	movs	r3, #0
    cb6c:	3401      	adds	r4, #1
    cb6e:	f04f 0c0a 	mov.w	ip, #10
    cb72:	4619      	mov	r1, r3
    cb74:	9305      	str	r3, [sp, #20]
    cb76:	4620      	mov	r0, r4
    cb78:	f810 2b01 	ldrb.w	r2, [r0], #1
    cb7c:	3a30      	subs	r2, #48	; 0x30
    cb7e:	2a09      	cmp	r2, #9
    cb80:	d903      	bls.n	cb8a <_vfiprintf_r+0x1ee>
    cb82:	2b00      	cmp	r3, #0
    cb84:	d0c5      	beq.n	cb12 <_vfiprintf_r+0x176>
    cb86:	9105      	str	r1, [sp, #20]
    cb88:	e7c3      	b.n	cb12 <_vfiprintf_r+0x176>
    cb8a:	fb0c 2101 	mla	r1, ip, r1, r2
    cb8e:	4604      	mov	r4, r0
    cb90:	2301      	movs	r3, #1
    cb92:	e7f0      	b.n	cb76 <_vfiprintf_r+0x1da>
    cb94:	ab03      	add	r3, sp, #12
    cb96:	462a      	mov	r2, r5
    cb98:	a904      	add	r1, sp, #16
    cb9a:	4630      	mov	r0, r6
    cb9c:	9300      	str	r3, [sp, #0]
    cb9e:	4b15      	ldr	r3, [pc, #84]	; (cbf4 <_vfiprintf_r+0x258>)
    cba0:	f000 f82c 	bl	cbfc <_printf_float>
    cba4:	4607      	mov	r7, r0
    cba6:	1c78      	adds	r0, r7, #1
    cba8:	d1d6      	bne.n	cb58 <_vfiprintf_r+0x1bc>
    cbaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    cbac:	07d9      	lsls	r1, r3, #31
    cbae:	d405      	bmi.n	cbbc <_vfiprintf_r+0x220>
    cbb0:	89ab      	ldrh	r3, [r5, #12]
    cbb2:	059a      	lsls	r2, r3, #22
    cbb4:	d402      	bmi.n	cbbc <_vfiprintf_r+0x220>
    cbb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
    cbb8:	f001 fdc7 	bl	e74a <__retarget_lock_release_recursive>
    cbbc:	89ab      	ldrh	r3, [r5, #12]
    cbbe:	065b      	lsls	r3, r3, #25
    cbc0:	f53f af12 	bmi.w	c9e8 <_vfiprintf_r+0x4c>
    cbc4:	9809      	ldr	r0, [sp, #36]	; 0x24
    cbc6:	e711      	b.n	c9ec <_vfiprintf_r+0x50>
    cbc8:	ab03      	add	r3, sp, #12
    cbca:	462a      	mov	r2, r5
    cbcc:	a904      	add	r1, sp, #16
    cbce:	4630      	mov	r0, r6
    cbd0:	9300      	str	r3, [sp, #0]
    cbd2:	4b08      	ldr	r3, [pc, #32]	; (cbf4 <_vfiprintf_r+0x258>)
    cbd4:	f000 fa3c 	bl	d050 <_printf_i>
    cbd8:	e7e4      	b.n	cba4 <_vfiprintf_r+0x208>
    cbda:	bf00      	nop
    cbdc:	00057ac0 	.word	0x00057ac0
    cbe0:	00057ae0 	.word	0x00057ae0
    cbe4:	00057aa0 	.word	0x00057aa0
    cbe8:	00057c49 	.word	0x00057c49
    cbec:	00057c53 	.word	0x00057c53
    cbf0:	0000cbfd 	.word	0x0000cbfd
    cbf4:	000102af 	.word	0x000102af
    cbf8:	00057c4f 	.word	0x00057c4f

0000cbfc <_printf_float>:
    cbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cc00:	b091      	sub	sp, #68	; 0x44
    cc02:	460c      	mov	r4, r1
    cc04:	4616      	mov	r6, r2
    cc06:	461f      	mov	r7, r3
    cc08:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
    cc0c:	4605      	mov	r5, r0
    cc0e:	f000 fe71 	bl	d8f4 <_localeconv_r>
    cc12:	6803      	ldr	r3, [r0, #0]
    cc14:	4618      	mov	r0, r3
    cc16:	9309      	str	r3, [sp, #36]	; 0x24
    cc18:	f7f4 fc5c 	bl	14d4 <strlen>
    cc1c:	2300      	movs	r3, #0
    cc1e:	900a      	str	r0, [sp, #40]	; 0x28
    cc20:	930e      	str	r3, [sp, #56]	; 0x38
    cc22:	f8d8 3000 	ldr.w	r3, [r8]
    cc26:	f894 9018 	ldrb.w	r9, [r4, #24]
    cc2a:	3307      	adds	r3, #7
    cc2c:	f8d4 b000 	ldr.w	fp, [r4]
    cc30:	f023 0307 	bic.w	r3, r3, #7
    cc34:	f103 0208 	add.w	r2, r3, #8
    cc38:	f8c8 2000 	str.w	r2, [r8]
    cc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
    cc40:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
    cc44:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
    cc48:	f04f 32ff 	mov.w	r2, #4294967295
    cc4c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
    cc50:	4640      	mov	r0, r8
    cc52:	930b      	str	r3, [sp, #44]	; 0x2c
    cc54:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cc56:	4b9b      	ldr	r3, [pc, #620]	; (cec4 <_printf_float+0x2c8>)
    cc58:	f7f4 fc1c 	bl	1494 <__aeabi_dcmpun>
    cc5c:	bb70      	cbnz	r0, ccbc <_printf_float+0xc0>
    cc5e:	f04f 32ff 	mov.w	r2, #4294967295
    cc62:	4b98      	ldr	r3, [pc, #608]	; (cec4 <_printf_float+0x2c8>)
    cc64:	4640      	mov	r0, r8
    cc66:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cc68:	f7f3 feae 	bl	9c8 <__aeabi_dcmple>
    cc6c:	bb30      	cbnz	r0, ccbc <_printf_float+0xc0>
    cc6e:	2200      	movs	r2, #0
    cc70:	2300      	movs	r3, #0
    cc72:	4640      	mov	r0, r8
    cc74:	4651      	mov	r1, sl
    cc76:	f7f3 fe9d 	bl	9b4 <__aeabi_dcmplt>
    cc7a:	b110      	cbz	r0, cc82 <_printf_float+0x86>
    cc7c:	232d      	movs	r3, #45	; 0x2d
    cc7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cc82:	4b91      	ldr	r3, [pc, #580]	; (cec8 <_printf_float+0x2cc>)
    cc84:	4891      	ldr	r0, [pc, #580]	; (cecc <_printf_float+0x2d0>)
    cc86:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
    cc8a:	bf94      	ite	ls
    cc8c:	4698      	movls	r8, r3
    cc8e:	4680      	movhi	r8, r0
    cc90:	2303      	movs	r3, #3
    cc92:	f04f 0a00 	mov.w	sl, #0
    cc96:	6123      	str	r3, [r4, #16]
    cc98:	f02b 0304 	bic.w	r3, fp, #4
    cc9c:	6023      	str	r3, [r4, #0]
    cc9e:	4633      	mov	r3, r6
    cca0:	aa0f      	add	r2, sp, #60	; 0x3c
    cca2:	4621      	mov	r1, r4
    cca4:	4628      	mov	r0, r5
    cca6:	9700      	str	r7, [sp, #0]
    cca8:	f003 fbb1 	bl	1040e <_printf_common>
    ccac:	3001      	adds	r0, #1
    ccae:	f040 808f 	bne.w	cdd0 <_printf_float+0x1d4>
    ccb2:	f04f 30ff 	mov.w	r0, #4294967295
    ccb6:	b011      	add	sp, #68	; 0x44
    ccb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ccbc:	4642      	mov	r2, r8
    ccbe:	4653      	mov	r3, sl
    ccc0:	4640      	mov	r0, r8
    ccc2:	4651      	mov	r1, sl
    ccc4:	f7f4 fbe6 	bl	1494 <__aeabi_dcmpun>
    ccc8:	b140      	cbz	r0, ccdc <_printf_float+0xe0>
    ccca:	f1ba 0f00 	cmp.w	sl, #0
    ccce:	4880      	ldr	r0, [pc, #512]	; (ced0 <_printf_float+0x2d4>)
    ccd0:	bfbc      	itt	lt
    ccd2:	232d      	movlt	r3, #45	; 0x2d
    ccd4:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
    ccd8:	4b7e      	ldr	r3, [pc, #504]	; (ced4 <_printf_float+0x2d8>)
    ccda:	e7d4      	b.n	cc86 <_printf_float+0x8a>
    ccdc:	6863      	ldr	r3, [r4, #4]
    ccde:	f009 01df 	and.w	r1, r9, #223	; 0xdf
    cce2:	1c5a      	adds	r2, r3, #1
    cce4:	d142      	bne.n	cd6c <_printf_float+0x170>
    cce6:	2306      	movs	r3, #6
    cce8:	6063      	str	r3, [r4, #4]
    ccea:	2200      	movs	r2, #0
    ccec:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
    ccf0:	4628      	mov	r0, r5
    ccf2:	910b      	str	r1, [sp, #44]	; 0x2c
    ccf4:	9206      	str	r2, [sp, #24]
    ccf6:	aa0e      	add	r2, sp, #56	; 0x38
    ccf8:	6023      	str	r3, [r4, #0]
    ccfa:	e9cd 9204 	strd	r9, r2, [sp, #16]
    ccfe:	aa0d      	add	r2, sp, #52	; 0x34
    cd00:	9203      	str	r2, [sp, #12]
    cd02:	f10d 0233 	add.w	r2, sp, #51	; 0x33
    cd06:	e9cd 3201 	strd	r3, r2, [sp, #4]
    cd0a:	6863      	ldr	r3, [r4, #4]
    cd0c:	4642      	mov	r2, r8
    cd0e:	9300      	str	r3, [sp, #0]
    cd10:	4653      	mov	r3, sl
    cd12:	f003 fade 	bl	102d2 <__cvt>
    cd16:	990b      	ldr	r1, [sp, #44]	; 0x2c
    cd18:	4680      	mov	r8, r0
    cd1a:	2947      	cmp	r1, #71	; 0x47
    cd1c:	990d      	ldr	r1, [sp, #52]	; 0x34
    cd1e:	d108      	bne.n	cd32 <_printf_float+0x136>
    cd20:	1cc8      	adds	r0, r1, #3
    cd22:	db02      	blt.n	cd2a <_printf_float+0x12e>
    cd24:	6863      	ldr	r3, [r4, #4]
    cd26:	4299      	cmp	r1, r3
    cd28:	dd40      	ble.n	cdac <_printf_float+0x1b0>
    cd2a:	f1a9 0902 	sub.w	r9, r9, #2
    cd2e:	fa5f f989 	uxtb.w	r9, r9
    cd32:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    cd36:	d81f      	bhi.n	cd78 <_printf_float+0x17c>
    cd38:	3901      	subs	r1, #1
    cd3a:	464a      	mov	r2, r9
    cd3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
    cd40:	910d      	str	r1, [sp, #52]	; 0x34
    cd42:	f003 fb26 	bl	10392 <__exponent>
    cd46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cd48:	4682      	mov	sl, r0
    cd4a:	1813      	adds	r3, r2, r0
    cd4c:	2a01      	cmp	r2, #1
    cd4e:	6123      	str	r3, [r4, #16]
    cd50:	dc02      	bgt.n	cd58 <_printf_float+0x15c>
    cd52:	6822      	ldr	r2, [r4, #0]
    cd54:	07d2      	lsls	r2, r2, #31
    cd56:	d501      	bpl.n	cd5c <_printf_float+0x160>
    cd58:	3301      	adds	r3, #1
    cd5a:	6123      	str	r3, [r4, #16]
    cd5c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
    cd60:	2b00      	cmp	r3, #0
    cd62:	d09c      	beq.n	cc9e <_printf_float+0xa2>
    cd64:	232d      	movs	r3, #45	; 0x2d
    cd66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cd6a:	e798      	b.n	cc9e <_printf_float+0xa2>
    cd6c:	2947      	cmp	r1, #71	; 0x47
    cd6e:	d1bc      	bne.n	ccea <_printf_float+0xee>
    cd70:	2b00      	cmp	r3, #0
    cd72:	d1ba      	bne.n	ccea <_printf_float+0xee>
    cd74:	2301      	movs	r3, #1
    cd76:	e7b7      	b.n	cce8 <_printf_float+0xec>
    cd78:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
    cd7c:	d118      	bne.n	cdb0 <_printf_float+0x1b4>
    cd7e:	2900      	cmp	r1, #0
    cd80:	6863      	ldr	r3, [r4, #4]
    cd82:	dd0b      	ble.n	cd9c <_printf_float+0x1a0>
    cd84:	6121      	str	r1, [r4, #16]
    cd86:	b913      	cbnz	r3, cd8e <_printf_float+0x192>
    cd88:	6822      	ldr	r2, [r4, #0]
    cd8a:	07d0      	lsls	r0, r2, #31
    cd8c:	d502      	bpl.n	cd94 <_printf_float+0x198>
    cd8e:	3301      	adds	r3, #1
    cd90:	440b      	add	r3, r1
    cd92:	6123      	str	r3, [r4, #16]
    cd94:	f04f 0a00 	mov.w	sl, #0
    cd98:	65a1      	str	r1, [r4, #88]	; 0x58
    cd9a:	e7df      	b.n	cd5c <_printf_float+0x160>
    cd9c:	b913      	cbnz	r3, cda4 <_printf_float+0x1a8>
    cd9e:	6822      	ldr	r2, [r4, #0]
    cda0:	07d2      	lsls	r2, r2, #31
    cda2:	d501      	bpl.n	cda8 <_printf_float+0x1ac>
    cda4:	3302      	adds	r3, #2
    cda6:	e7f4      	b.n	cd92 <_printf_float+0x196>
    cda8:	2301      	movs	r3, #1
    cdaa:	e7f2      	b.n	cd92 <_printf_float+0x196>
    cdac:	f04f 0967 	mov.w	r9, #103	; 0x67
    cdb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cdb2:	4299      	cmp	r1, r3
    cdb4:	db05      	blt.n	cdc2 <_printf_float+0x1c6>
    cdb6:	6823      	ldr	r3, [r4, #0]
    cdb8:	6121      	str	r1, [r4, #16]
    cdba:	07d8      	lsls	r0, r3, #31
    cdbc:	d5ea      	bpl.n	cd94 <_printf_float+0x198>
    cdbe:	1c4b      	adds	r3, r1, #1
    cdc0:	e7e7      	b.n	cd92 <_printf_float+0x196>
    cdc2:	2900      	cmp	r1, #0
    cdc4:	bfd4      	ite	le
    cdc6:	f1c1 0202 	rsble	r2, r1, #2
    cdca:	2201      	movgt	r2, #1
    cdcc:	4413      	add	r3, r2
    cdce:	e7e0      	b.n	cd92 <_printf_float+0x196>
    cdd0:	6823      	ldr	r3, [r4, #0]
    cdd2:	055a      	lsls	r2, r3, #21
    cdd4:	d407      	bmi.n	cde6 <_printf_float+0x1ea>
    cdd6:	6923      	ldr	r3, [r4, #16]
    cdd8:	4642      	mov	r2, r8
    cdda:	4631      	mov	r1, r6
    cddc:	4628      	mov	r0, r5
    cdde:	47b8      	blx	r7
    cde0:	3001      	adds	r0, #1
    cde2:	d12b      	bne.n	ce3c <_printf_float+0x240>
    cde4:	e765      	b.n	ccb2 <_printf_float+0xb6>
    cde6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
    cdea:	f240 80dc 	bls.w	cfa6 <_printf_float+0x3aa>
    cdee:	2200      	movs	r2, #0
    cdf0:	2300      	movs	r3, #0
    cdf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    cdf6:	f7f3 fdd3 	bl	9a0 <__aeabi_dcmpeq>
    cdfa:	2800      	cmp	r0, #0
    cdfc:	d033      	beq.n	ce66 <_printf_float+0x26a>
    cdfe:	2301      	movs	r3, #1
    ce00:	4a35      	ldr	r2, [pc, #212]	; (ced8 <_printf_float+0x2dc>)
    ce02:	4631      	mov	r1, r6
    ce04:	4628      	mov	r0, r5
    ce06:	47b8      	blx	r7
    ce08:	3001      	adds	r0, #1
    ce0a:	f43f af52 	beq.w	ccb2 <_printf_float+0xb6>
    ce0e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    ce12:	429a      	cmp	r2, r3
    ce14:	db02      	blt.n	ce1c <_printf_float+0x220>
    ce16:	6823      	ldr	r3, [r4, #0]
    ce18:	07d8      	lsls	r0, r3, #31
    ce1a:	d50f      	bpl.n	ce3c <_printf_float+0x240>
    ce1c:	4631      	mov	r1, r6
    ce1e:	4628      	mov	r0, r5
    ce20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    ce24:	47b8      	blx	r7
    ce26:	3001      	adds	r0, #1
    ce28:	f43f af43 	beq.w	ccb2 <_printf_float+0xb6>
    ce2c:	f04f 0800 	mov.w	r8, #0
    ce30:	f104 091a 	add.w	r9, r4, #26
    ce34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ce36:	3b01      	subs	r3, #1
    ce38:	4543      	cmp	r3, r8
    ce3a:	dc09      	bgt.n	ce50 <_printf_float+0x254>
    ce3c:	6823      	ldr	r3, [r4, #0]
    ce3e:	079b      	lsls	r3, r3, #30
    ce40:	f100 8101 	bmi.w	d046 <_printf_float+0x44a>
    ce44:	68e0      	ldr	r0, [r4, #12]
    ce46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    ce48:	4298      	cmp	r0, r3
    ce4a:	bfb8      	it	lt
    ce4c:	4618      	movlt	r0, r3
    ce4e:	e732      	b.n	ccb6 <_printf_float+0xba>
    ce50:	2301      	movs	r3, #1
    ce52:	464a      	mov	r2, r9
    ce54:	4631      	mov	r1, r6
    ce56:	4628      	mov	r0, r5
    ce58:	47b8      	blx	r7
    ce5a:	3001      	adds	r0, #1
    ce5c:	f43f af29 	beq.w	ccb2 <_printf_float+0xb6>
    ce60:	f108 0801 	add.w	r8, r8, #1
    ce64:	e7e6      	b.n	ce34 <_printf_float+0x238>
    ce66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    ce68:	2b00      	cmp	r3, #0
    ce6a:	dc37      	bgt.n	cedc <_printf_float+0x2e0>
    ce6c:	2301      	movs	r3, #1
    ce6e:	4a1a      	ldr	r2, [pc, #104]	; (ced8 <_printf_float+0x2dc>)
    ce70:	4631      	mov	r1, r6
    ce72:	4628      	mov	r0, r5
    ce74:	47b8      	blx	r7
    ce76:	3001      	adds	r0, #1
    ce78:	f43f af1b 	beq.w	ccb2 <_printf_float+0xb6>
    ce7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    ce80:	4313      	orrs	r3, r2
    ce82:	d102      	bne.n	ce8a <_printf_float+0x28e>
    ce84:	6823      	ldr	r3, [r4, #0]
    ce86:	07d9      	lsls	r1, r3, #31
    ce88:	d5d8      	bpl.n	ce3c <_printf_float+0x240>
    ce8a:	4631      	mov	r1, r6
    ce8c:	4628      	mov	r0, r5
    ce8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    ce92:	47b8      	blx	r7
    ce94:	3001      	adds	r0, #1
    ce96:	f43f af0c 	beq.w	ccb2 <_printf_float+0xb6>
    ce9a:	f04f 0900 	mov.w	r9, #0
    ce9e:	f104 0a1a 	add.w	sl, r4, #26
    cea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    cea4:	425b      	negs	r3, r3
    cea6:	454b      	cmp	r3, r9
    cea8:	dc01      	bgt.n	ceae <_printf_float+0x2b2>
    ceaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ceac:	e794      	b.n	cdd8 <_printf_float+0x1dc>
    ceae:	2301      	movs	r3, #1
    ceb0:	4652      	mov	r2, sl
    ceb2:	4631      	mov	r1, r6
    ceb4:	4628      	mov	r0, r5
    ceb6:	47b8      	blx	r7
    ceb8:	3001      	adds	r0, #1
    ceba:	f43f aefa 	beq.w	ccb2 <_printf_float+0xb6>
    cebe:	f109 0901 	add.w	r9, r9, #1
    cec2:	e7ee      	b.n	cea2 <_printf_float+0x2a6>
    cec4:	7fefffff 	.word	0x7fefffff
    cec8:	00057c5a 	.word	0x00057c5a
    cecc:	00057c5e 	.word	0x00057c5e
    ced0:	00057c66 	.word	0x00057c66
    ced4:	00057c62 	.word	0x00057c62
    ced8:	00057c6a 	.word	0x00057c6a
    cedc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cede:	6da3      	ldr	r3, [r4, #88]	; 0x58
    cee0:	429a      	cmp	r2, r3
    cee2:	bfa8      	it	ge
    cee4:	461a      	movge	r2, r3
    cee6:	2a00      	cmp	r2, #0
    cee8:	4691      	mov	r9, r2
    ceea:	dc37      	bgt.n	cf5c <_printf_float+0x360>
    ceec:	f04f 0b00 	mov.w	fp, #0
    cef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    cef4:	f104 021a 	add.w	r2, r4, #26
    cef8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
    cefc:	ebaa 0309 	sub.w	r3, sl, r9
    cf00:	455b      	cmp	r3, fp
    cf02:	dc33      	bgt.n	cf6c <_printf_float+0x370>
    cf04:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cf08:	429a      	cmp	r2, r3
    cf0a:	db3b      	blt.n	cf84 <_printf_float+0x388>
    cf0c:	6823      	ldr	r3, [r4, #0]
    cf0e:	07da      	lsls	r2, r3, #31
    cf10:	d438      	bmi.n	cf84 <_printf_float+0x388>
    cf12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cf14:	990d      	ldr	r1, [sp, #52]	; 0x34
    cf16:	eba2 030a 	sub.w	r3, r2, sl
    cf1a:	eba2 0901 	sub.w	r9, r2, r1
    cf1e:	4599      	cmp	r9, r3
    cf20:	bfa8      	it	ge
    cf22:	4699      	movge	r9, r3
    cf24:	f1b9 0f00 	cmp.w	r9, #0
    cf28:	dc34      	bgt.n	cf94 <_printf_float+0x398>
    cf2a:	f04f 0800 	mov.w	r8, #0
    cf2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    cf32:	f104 0a1a 	add.w	sl, r4, #26
    cf36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
    cf3a:	1a9b      	subs	r3, r3, r2
    cf3c:	eba3 0309 	sub.w	r3, r3, r9
    cf40:	4543      	cmp	r3, r8
    cf42:	f77f af7b 	ble.w	ce3c <_printf_float+0x240>
    cf46:	2301      	movs	r3, #1
    cf48:	4652      	mov	r2, sl
    cf4a:	4631      	mov	r1, r6
    cf4c:	4628      	mov	r0, r5
    cf4e:	47b8      	blx	r7
    cf50:	3001      	adds	r0, #1
    cf52:	f43f aeae 	beq.w	ccb2 <_printf_float+0xb6>
    cf56:	f108 0801 	add.w	r8, r8, #1
    cf5a:	e7ec      	b.n	cf36 <_printf_float+0x33a>
    cf5c:	4613      	mov	r3, r2
    cf5e:	4631      	mov	r1, r6
    cf60:	4642      	mov	r2, r8
    cf62:	4628      	mov	r0, r5
    cf64:	47b8      	blx	r7
    cf66:	3001      	adds	r0, #1
    cf68:	d1c0      	bne.n	ceec <_printf_float+0x2f0>
    cf6a:	e6a2      	b.n	ccb2 <_printf_float+0xb6>
    cf6c:	2301      	movs	r3, #1
    cf6e:	4631      	mov	r1, r6
    cf70:	4628      	mov	r0, r5
    cf72:	920b      	str	r2, [sp, #44]	; 0x2c
    cf74:	47b8      	blx	r7
    cf76:	3001      	adds	r0, #1
    cf78:	f43f ae9b 	beq.w	ccb2 <_printf_float+0xb6>
    cf7c:	f10b 0b01 	add.w	fp, fp, #1
    cf80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cf82:	e7b9      	b.n	cef8 <_printf_float+0x2fc>
    cf84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cf88:	4631      	mov	r1, r6
    cf8a:	4628      	mov	r0, r5
    cf8c:	47b8      	blx	r7
    cf8e:	3001      	adds	r0, #1
    cf90:	d1bf      	bne.n	cf12 <_printf_float+0x316>
    cf92:	e68e      	b.n	ccb2 <_printf_float+0xb6>
    cf94:	464b      	mov	r3, r9
    cf96:	eb08 020a 	add.w	r2, r8, sl
    cf9a:	4631      	mov	r1, r6
    cf9c:	4628      	mov	r0, r5
    cf9e:	47b8      	blx	r7
    cfa0:	3001      	adds	r0, #1
    cfa2:	d1c2      	bne.n	cf2a <_printf_float+0x32e>
    cfa4:	e685      	b.n	ccb2 <_printf_float+0xb6>
    cfa6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    cfa8:	2a01      	cmp	r2, #1
    cfaa:	dc01      	bgt.n	cfb0 <_printf_float+0x3b4>
    cfac:	07db      	lsls	r3, r3, #31
    cfae:	d537      	bpl.n	d020 <_printf_float+0x424>
    cfb0:	2301      	movs	r3, #1
    cfb2:	4642      	mov	r2, r8
    cfb4:	4631      	mov	r1, r6
    cfb6:	4628      	mov	r0, r5
    cfb8:	47b8      	blx	r7
    cfba:	3001      	adds	r0, #1
    cfbc:	f43f ae79 	beq.w	ccb2 <_printf_float+0xb6>
    cfc0:	4631      	mov	r1, r6
    cfc2:	4628      	mov	r0, r5
    cfc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
    cfc8:	47b8      	blx	r7
    cfca:	3001      	adds	r0, #1
    cfcc:	f43f ae71 	beq.w	ccb2 <_printf_float+0xb6>
    cfd0:	2200      	movs	r2, #0
    cfd2:	2300      	movs	r3, #0
    cfd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
    cfd8:	f7f3 fce2 	bl	9a0 <__aeabi_dcmpeq>
    cfdc:	b9d8      	cbnz	r0, d016 <_printf_float+0x41a>
    cfde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cfe0:	f108 0201 	add.w	r2, r8, #1
    cfe4:	3b01      	subs	r3, #1
    cfe6:	4631      	mov	r1, r6
    cfe8:	4628      	mov	r0, r5
    cfea:	47b8      	blx	r7
    cfec:	3001      	adds	r0, #1
    cfee:	d10e      	bne.n	d00e <_printf_float+0x412>
    cff0:	e65f      	b.n	ccb2 <_printf_float+0xb6>
    cff2:	2301      	movs	r3, #1
    cff4:	464a      	mov	r2, r9
    cff6:	4631      	mov	r1, r6
    cff8:	4628      	mov	r0, r5
    cffa:	47b8      	blx	r7
    cffc:	3001      	adds	r0, #1
    cffe:	f43f ae58 	beq.w	ccb2 <_printf_float+0xb6>
    d002:	f108 0801 	add.w	r8, r8, #1
    d006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    d008:	3b01      	subs	r3, #1
    d00a:	4543      	cmp	r3, r8
    d00c:	dcf1      	bgt.n	cff2 <_printf_float+0x3f6>
    d00e:	4653      	mov	r3, sl
    d010:	f104 0250 	add.w	r2, r4, #80	; 0x50
    d014:	e6e1      	b.n	cdda <_printf_float+0x1de>
    d016:	f04f 0800 	mov.w	r8, #0
    d01a:	f104 091a 	add.w	r9, r4, #26
    d01e:	e7f2      	b.n	d006 <_printf_float+0x40a>
    d020:	2301      	movs	r3, #1
    d022:	4642      	mov	r2, r8
    d024:	e7df      	b.n	cfe6 <_printf_float+0x3ea>
    d026:	2301      	movs	r3, #1
    d028:	464a      	mov	r2, r9
    d02a:	4631      	mov	r1, r6
    d02c:	4628      	mov	r0, r5
    d02e:	47b8      	blx	r7
    d030:	3001      	adds	r0, #1
    d032:	f43f ae3e 	beq.w	ccb2 <_printf_float+0xb6>
    d036:	f108 0801 	add.w	r8, r8, #1
    d03a:	68e3      	ldr	r3, [r4, #12]
    d03c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d03e:	1a5b      	subs	r3, r3, r1
    d040:	4543      	cmp	r3, r8
    d042:	dcf0      	bgt.n	d026 <_printf_float+0x42a>
    d044:	e6fe      	b.n	ce44 <_printf_float+0x248>
    d046:	f04f 0800 	mov.w	r8, #0
    d04a:	f104 0919 	add.w	r9, r4, #25
    d04e:	e7f4      	b.n	d03a <_printf_float+0x43e>

0000d050 <_printf_i>:
    d050:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    d054:	460c      	mov	r4, r1
    d056:	4691      	mov	r9, r2
    d058:	4680      	mov	r8, r0
    d05a:	469a      	mov	sl, r3
    d05c:	7e27      	ldrb	r7, [r4, #24]
    d05e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    d062:	990c      	ldr	r1, [sp, #48]	; 0x30
    d064:	2f78      	cmp	r7, #120	; 0x78
    d066:	d807      	bhi.n	d078 <_printf_i+0x28>
    d068:	2f62      	cmp	r7, #98	; 0x62
    d06a:	d80a      	bhi.n	d082 <_printf_i+0x32>
    d06c:	2f00      	cmp	r7, #0
    d06e:	f000 80d8 	beq.w	d222 <_printf_i+0x1d2>
    d072:	2f58      	cmp	r7, #88	; 0x58
    d074:	f000 80a3 	beq.w	d1be <_printf_i+0x16e>
    d078:	f104 0642 	add.w	r6, r4, #66	; 0x42
    d07c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    d080:	e03a      	b.n	d0f8 <_printf_i+0xa8>
    d082:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    d086:	2b15      	cmp	r3, #21
    d088:	d8f6      	bhi.n	d078 <_printf_i+0x28>
    d08a:	a001      	add	r0, pc, #4	; (adr r0, d090 <_printf_i+0x40>)
    d08c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
    d090:	0000d0e9 	.word	0x0000d0e9
    d094:	0000d0fd 	.word	0x0000d0fd
    d098:	0000d079 	.word	0x0000d079
    d09c:	0000d079 	.word	0x0000d079
    d0a0:	0000d079 	.word	0x0000d079
    d0a4:	0000d079 	.word	0x0000d079
    d0a8:	0000d0fd 	.word	0x0000d0fd
    d0ac:	0000d079 	.word	0x0000d079
    d0b0:	0000d079 	.word	0x0000d079
    d0b4:	0000d079 	.word	0x0000d079
    d0b8:	0000d079 	.word	0x0000d079
    d0bc:	0000d209 	.word	0x0000d209
    d0c0:	0000d12d 	.word	0x0000d12d
    d0c4:	0000d1eb 	.word	0x0000d1eb
    d0c8:	0000d079 	.word	0x0000d079
    d0cc:	0000d079 	.word	0x0000d079
    d0d0:	0000d22b 	.word	0x0000d22b
    d0d4:	0000d079 	.word	0x0000d079
    d0d8:	0000d12d 	.word	0x0000d12d
    d0dc:	0000d079 	.word	0x0000d079
    d0e0:	0000d079 	.word	0x0000d079
    d0e4:	0000d1f3 	.word	0x0000d1f3
    d0e8:	680b      	ldr	r3, [r1, #0]
    d0ea:	f104 0642 	add.w	r6, r4, #66	; 0x42
    d0ee:	1d1a      	adds	r2, r3, #4
    d0f0:	681b      	ldr	r3, [r3, #0]
    d0f2:	600a      	str	r2, [r1, #0]
    d0f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    d0f8:	2301      	movs	r3, #1
    d0fa:	e0a3      	b.n	d244 <_printf_i+0x1f4>
    d0fc:	6825      	ldr	r5, [r4, #0]
    d0fe:	6808      	ldr	r0, [r1, #0]
    d100:	062e      	lsls	r6, r5, #24
    d102:	f100 0304 	add.w	r3, r0, #4
    d106:	d50a      	bpl.n	d11e <_printf_i+0xce>
    d108:	6805      	ldr	r5, [r0, #0]
    d10a:	600b      	str	r3, [r1, #0]
    d10c:	2d00      	cmp	r5, #0
    d10e:	da03      	bge.n	d118 <_printf_i+0xc8>
    d110:	232d      	movs	r3, #45	; 0x2d
    d112:	426d      	negs	r5, r5
    d114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d118:	485e      	ldr	r0, [pc, #376]	; (d294 <_printf_i+0x244>)
    d11a:	230a      	movs	r3, #10
    d11c:	e019      	b.n	d152 <_printf_i+0x102>
    d11e:	f015 0f40 	tst.w	r5, #64	; 0x40
    d122:	6805      	ldr	r5, [r0, #0]
    d124:	600b      	str	r3, [r1, #0]
    d126:	bf18      	it	ne
    d128:	b22d      	sxthne	r5, r5
    d12a:	e7ef      	b.n	d10c <_printf_i+0xbc>
    d12c:	680b      	ldr	r3, [r1, #0]
    d12e:	6825      	ldr	r5, [r4, #0]
    d130:	1d18      	adds	r0, r3, #4
    d132:	6008      	str	r0, [r1, #0]
    d134:	0628      	lsls	r0, r5, #24
    d136:	d501      	bpl.n	d13c <_printf_i+0xec>
    d138:	681d      	ldr	r5, [r3, #0]
    d13a:	e002      	b.n	d142 <_printf_i+0xf2>
    d13c:	0669      	lsls	r1, r5, #25
    d13e:	d5fb      	bpl.n	d138 <_printf_i+0xe8>
    d140:	881d      	ldrh	r5, [r3, #0]
    d142:	2f6f      	cmp	r7, #111	; 0x6f
    d144:	4853      	ldr	r0, [pc, #332]	; (d294 <_printf_i+0x244>)
    d146:	bf0c      	ite	eq
    d148:	2308      	moveq	r3, #8
    d14a:	230a      	movne	r3, #10
    d14c:	2100      	movs	r1, #0
    d14e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    d152:	6866      	ldr	r6, [r4, #4]
    d154:	2e00      	cmp	r6, #0
    d156:	60a6      	str	r6, [r4, #8]
    d158:	bfa2      	ittt	ge
    d15a:	6821      	ldrge	r1, [r4, #0]
    d15c:	f021 0104 	bicge.w	r1, r1, #4
    d160:	6021      	strge	r1, [r4, #0]
    d162:	b90d      	cbnz	r5, d168 <_printf_i+0x118>
    d164:	2e00      	cmp	r6, #0
    d166:	d04d      	beq.n	d204 <_printf_i+0x1b4>
    d168:	4616      	mov	r6, r2
    d16a:	fbb5 f1f3 	udiv	r1, r5, r3
    d16e:	fb03 5711 	mls	r7, r3, r1, r5
    d172:	5dc7      	ldrb	r7, [r0, r7]
    d174:	f806 7d01 	strb.w	r7, [r6, #-1]!
    d178:	462f      	mov	r7, r5
    d17a:	460d      	mov	r5, r1
    d17c:	42bb      	cmp	r3, r7
    d17e:	d9f4      	bls.n	d16a <_printf_i+0x11a>
    d180:	2b08      	cmp	r3, #8
    d182:	d10b      	bne.n	d19c <_printf_i+0x14c>
    d184:	6823      	ldr	r3, [r4, #0]
    d186:	07df      	lsls	r7, r3, #31
    d188:	d508      	bpl.n	d19c <_printf_i+0x14c>
    d18a:	6923      	ldr	r3, [r4, #16]
    d18c:	6861      	ldr	r1, [r4, #4]
    d18e:	4299      	cmp	r1, r3
    d190:	bfde      	ittt	le
    d192:	2330      	movle	r3, #48	; 0x30
    d194:	f806 3c01 	strble.w	r3, [r6, #-1]
    d198:	f106 36ff 	addle.w	r6, r6, #4294967295
    d19c:	1b92      	subs	r2, r2, r6
    d19e:	6122      	str	r2, [r4, #16]
    d1a0:	464b      	mov	r3, r9
    d1a2:	aa03      	add	r2, sp, #12
    d1a4:	4621      	mov	r1, r4
    d1a6:	4640      	mov	r0, r8
    d1a8:	f8cd a000 	str.w	sl, [sp]
    d1ac:	f003 f92f 	bl	1040e <_printf_common>
    d1b0:	3001      	adds	r0, #1
    d1b2:	d14c      	bne.n	d24e <_printf_i+0x1fe>
    d1b4:	f04f 30ff 	mov.w	r0, #4294967295
    d1b8:	b004      	add	sp, #16
    d1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d1be:	4835      	ldr	r0, [pc, #212]	; (d294 <_printf_i+0x244>)
    d1c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
    d1c4:	6823      	ldr	r3, [r4, #0]
    d1c6:	680e      	ldr	r6, [r1, #0]
    d1c8:	061f      	lsls	r7, r3, #24
    d1ca:	f856 5b04 	ldr.w	r5, [r6], #4
    d1ce:	600e      	str	r6, [r1, #0]
    d1d0:	d514      	bpl.n	d1fc <_printf_i+0x1ac>
    d1d2:	07d9      	lsls	r1, r3, #31
    d1d4:	bf44      	itt	mi
    d1d6:	f043 0320 	orrmi.w	r3, r3, #32
    d1da:	6023      	strmi	r3, [r4, #0]
    d1dc:	b91d      	cbnz	r5, d1e6 <_printf_i+0x196>
    d1de:	6823      	ldr	r3, [r4, #0]
    d1e0:	f023 0320 	bic.w	r3, r3, #32
    d1e4:	6023      	str	r3, [r4, #0]
    d1e6:	2310      	movs	r3, #16
    d1e8:	e7b0      	b.n	d14c <_printf_i+0xfc>
    d1ea:	6823      	ldr	r3, [r4, #0]
    d1ec:	f043 0320 	orr.w	r3, r3, #32
    d1f0:	6023      	str	r3, [r4, #0]
    d1f2:	2378      	movs	r3, #120	; 0x78
    d1f4:	4828      	ldr	r0, [pc, #160]	; (d298 <_printf_i+0x248>)
    d1f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    d1fa:	e7e3      	b.n	d1c4 <_printf_i+0x174>
    d1fc:	065e      	lsls	r6, r3, #25
    d1fe:	bf48      	it	mi
    d200:	b2ad      	uxthmi	r5, r5
    d202:	e7e6      	b.n	d1d2 <_printf_i+0x182>
    d204:	4616      	mov	r6, r2
    d206:	e7bb      	b.n	d180 <_printf_i+0x130>
    d208:	680b      	ldr	r3, [r1, #0]
    d20a:	6826      	ldr	r6, [r4, #0]
    d20c:	1d1d      	adds	r5, r3, #4
    d20e:	6960      	ldr	r0, [r4, #20]
    d210:	600d      	str	r5, [r1, #0]
    d212:	0635      	lsls	r5, r6, #24
    d214:	681b      	ldr	r3, [r3, #0]
    d216:	d501      	bpl.n	d21c <_printf_i+0x1cc>
    d218:	6018      	str	r0, [r3, #0]
    d21a:	e002      	b.n	d222 <_printf_i+0x1d2>
    d21c:	0671      	lsls	r1, r6, #25
    d21e:	d5fb      	bpl.n	d218 <_printf_i+0x1c8>
    d220:	8018      	strh	r0, [r3, #0]
    d222:	2300      	movs	r3, #0
    d224:	4616      	mov	r6, r2
    d226:	6123      	str	r3, [r4, #16]
    d228:	e7ba      	b.n	d1a0 <_printf_i+0x150>
    d22a:	680b      	ldr	r3, [r1, #0]
    d22c:	1d1a      	adds	r2, r3, #4
    d22e:	600a      	str	r2, [r1, #0]
    d230:	2100      	movs	r1, #0
    d232:	681e      	ldr	r6, [r3, #0]
    d234:	6862      	ldr	r2, [r4, #4]
    d236:	4630      	mov	r0, r6
    d238:	f003 f801 	bl	1023e <memchr>
    d23c:	b108      	cbz	r0, d242 <_printf_i+0x1f2>
    d23e:	1b80      	subs	r0, r0, r6
    d240:	6060      	str	r0, [r4, #4]
    d242:	6863      	ldr	r3, [r4, #4]
    d244:	6123      	str	r3, [r4, #16]
    d246:	2300      	movs	r3, #0
    d248:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d24c:	e7a8      	b.n	d1a0 <_printf_i+0x150>
    d24e:	6923      	ldr	r3, [r4, #16]
    d250:	4632      	mov	r2, r6
    d252:	4649      	mov	r1, r9
    d254:	4640      	mov	r0, r8
    d256:	47d0      	blx	sl
    d258:	3001      	adds	r0, #1
    d25a:	d0ab      	beq.n	d1b4 <_printf_i+0x164>
    d25c:	6823      	ldr	r3, [r4, #0]
    d25e:	079b      	lsls	r3, r3, #30
    d260:	d413      	bmi.n	d28a <_printf_i+0x23a>
    d262:	68e0      	ldr	r0, [r4, #12]
    d264:	9b03      	ldr	r3, [sp, #12]
    d266:	4298      	cmp	r0, r3
    d268:	bfb8      	it	lt
    d26a:	4618      	movlt	r0, r3
    d26c:	e7a4      	b.n	d1b8 <_printf_i+0x168>
    d26e:	2301      	movs	r3, #1
    d270:	4632      	mov	r2, r6
    d272:	4649      	mov	r1, r9
    d274:	4640      	mov	r0, r8
    d276:	47d0      	blx	sl
    d278:	3001      	adds	r0, #1
    d27a:	d09b      	beq.n	d1b4 <_printf_i+0x164>
    d27c:	3501      	adds	r5, #1
    d27e:	68e3      	ldr	r3, [r4, #12]
    d280:	9903      	ldr	r1, [sp, #12]
    d282:	1a5b      	subs	r3, r3, r1
    d284:	42ab      	cmp	r3, r5
    d286:	dcf2      	bgt.n	d26e <_printf_i+0x21e>
    d288:	e7eb      	b.n	d262 <_printf_i+0x212>
    d28a:	2500      	movs	r5, #0
    d28c:	f104 0619 	add.w	r6, r4, #25
    d290:	e7f5      	b.n	d27e <_printf_i+0x22e>
    d292:	bf00      	nop
    d294:	00057c6c 	.word	0x00057c6c
    d298:	00057c7d 	.word	0x00057c7d

0000d29c <_sbrk_r>:
    d29c:	b538      	push	{r3, r4, r5, lr}
    d29e:	2300      	movs	r3, #0
    d2a0:	4d05      	ldr	r5, [pc, #20]	; (d2b8 <_sbrk_r+0x1c>)
    d2a2:	4604      	mov	r4, r0
    d2a4:	4608      	mov	r0, r1
    d2a6:	602b      	str	r3, [r5, #0]
    d2a8:	f7f7 f9b8 	bl	461c <_sbrk>
    d2ac:	1c43      	adds	r3, r0, #1
    d2ae:	d102      	bne.n	d2b6 <_sbrk_r+0x1a>
    d2b0:	682b      	ldr	r3, [r5, #0]
    d2b2:	b103      	cbz	r3, d2b6 <_sbrk_r+0x1a>
    d2b4:	6023      	str	r3, [r4, #0]
    d2b6:	bd38      	pop	{r3, r4, r5, pc}
    d2b8:	2001b85c 	.word	0x2001b85c

0000d2bc <raise>:
    d2bc:	4b02      	ldr	r3, [pc, #8]	; (d2c8 <raise+0xc>)
    d2be:	4601      	mov	r1, r0
    d2c0:	6818      	ldr	r0, [r3, #0]
    d2c2:	f003 b914 	b.w	104ee <_raise_r>
    d2c6:	bf00      	nop
    d2c8:	200000d0 	.word	0x200000d0

0000d2cc <_kill_r>:
    d2cc:	b538      	push	{r3, r4, r5, lr}
    d2ce:	2300      	movs	r3, #0
    d2d0:	4d06      	ldr	r5, [pc, #24]	; (d2ec <_kill_r+0x20>)
    d2d2:	4604      	mov	r4, r0
    d2d4:	4608      	mov	r0, r1
    d2d6:	4611      	mov	r1, r2
    d2d8:	602b      	str	r3, [r5, #0]
    d2da:	f001 fa1c 	bl	e716 <_kill>
    d2de:	1c43      	adds	r3, r0, #1
    d2e0:	d102      	bne.n	d2e8 <_kill_r+0x1c>
    d2e2:	682b      	ldr	r3, [r5, #0]
    d2e4:	b103      	cbz	r3, d2e8 <_kill_r+0x1c>
    d2e6:	6023      	str	r3, [r4, #0]
    d2e8:	bd38      	pop	{r3, r4, r5, pc}
    d2ea:	bf00      	nop
    d2ec:	2001b85c 	.word	0x2001b85c

0000d2f0 <strtok>:
    d2f0:	4b13      	ldr	r3, [pc, #76]	; (d340 <strtok+0x50>)
    d2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d2f6:	681f      	ldr	r7, [r3, #0]
    d2f8:	4605      	mov	r5, r0
    d2fa:	460e      	mov	r6, r1
    d2fc:	6dbc      	ldr	r4, [r7, #88]	; 0x58
    d2fe:	b9b4      	cbnz	r4, d32e <strtok+0x3e>
    d300:	2050      	movs	r0, #80	; 0x50
    d302:	f7ff fa93 	bl	c82c <malloc>
    d306:	65b8      	str	r0, [r7, #88]	; 0x58
    d308:	6184      	str	r4, [r0, #24]
    d30a:	7704      	strb	r4, [r0, #28]
    d30c:	6244      	str	r4, [r0, #36]	; 0x24
    d30e:	e9c0 4400 	strd	r4, r4, [r0]
    d312:	e9c0 4402 	strd	r4, r4, [r0, #8]
    d316:	e9c0 4404 	strd	r4, r4, [r0, #16]
    d31a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
    d31e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
    d322:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
    d326:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
    d32a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
    d32e:	6dba      	ldr	r2, [r7, #88]	; 0x58
    d330:	4631      	mov	r1, r6
    d332:	4628      	mov	r0, r5
    d334:	2301      	movs	r3, #1
    d336:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d33a:	f003 b934 	b.w	105a6 <__strtok_r>
    d33e:	bf00      	nop
    d340:	200000d0 	.word	0x200000d0

0000d344 <_strtol_l.isra.0>:
    d344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d348:	468c      	mov	ip, r1
    d34a:	4686      	mov	lr, r0
    d34c:	4e38      	ldr	r6, [pc, #224]	; (d430 <_strtol_l.isra.0+0xec>)
    d34e:	4660      	mov	r0, ip
    d350:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d354:	5da5      	ldrb	r5, [r4, r6]
    d356:	f015 0508 	ands.w	r5, r5, #8
    d35a:	d1f8      	bne.n	d34e <_strtol_l.isra.0+0xa>
    d35c:	2c2d      	cmp	r4, #45	; 0x2d
    d35e:	d133      	bne.n	d3c8 <_strtol_l.isra.0+0x84>
    d360:	f89c 4000 	ldrb.w	r4, [ip]
    d364:	f04f 0801 	mov.w	r8, #1
    d368:	f100 0c02 	add.w	ip, r0, #2
    d36c:	2b00      	cmp	r3, #0
    d36e:	d05b      	beq.n	d428 <_strtol_l.isra.0+0xe4>
    d370:	2b10      	cmp	r3, #16
    d372:	d10c      	bne.n	d38e <_strtol_l.isra.0+0x4a>
    d374:	2c30      	cmp	r4, #48	; 0x30
    d376:	d10a      	bne.n	d38e <_strtol_l.isra.0+0x4a>
    d378:	f89c 0000 	ldrb.w	r0, [ip]
    d37c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
    d380:	2858      	cmp	r0, #88	; 0x58
    d382:	d14c      	bne.n	d41e <_strtol_l.isra.0+0xda>
    d384:	f89c 4001 	ldrb.w	r4, [ip, #1]
    d388:	2310      	movs	r3, #16
    d38a:	f10c 0c02 	add.w	ip, ip, #2
    d38e:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
    d392:	2600      	movs	r6, #0
    d394:	3f01      	subs	r7, #1
    d396:	4630      	mov	r0, r6
    d398:	fbb7 f9f3 	udiv	r9, r7, r3
    d39c:	fb03 7a19 	mls	sl, r3, r9, r7
    d3a0:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
    d3a4:	2d09      	cmp	r5, #9
    d3a6:	d817      	bhi.n	d3d8 <_strtol_l.isra.0+0x94>
    d3a8:	462c      	mov	r4, r5
    d3aa:	42a3      	cmp	r3, r4
    d3ac:	dd23      	ble.n	d3f6 <_strtol_l.isra.0+0xb2>
    d3ae:	1c75      	adds	r5, r6, #1
    d3b0:	d007      	beq.n	d3c2 <_strtol_l.isra.0+0x7e>
    d3b2:	4581      	cmp	r9, r0
    d3b4:	d31c      	bcc.n	d3f0 <_strtol_l.isra.0+0xac>
    d3b6:	d101      	bne.n	d3bc <_strtol_l.isra.0+0x78>
    d3b8:	45a2      	cmp	sl, r4
    d3ba:	db19      	blt.n	d3f0 <_strtol_l.isra.0+0xac>
    d3bc:	fb00 4003 	mla	r0, r0, r3, r4
    d3c0:	2601      	movs	r6, #1
    d3c2:	f81c 4b01 	ldrb.w	r4, [ip], #1
    d3c6:	e7eb      	b.n	d3a0 <_strtol_l.isra.0+0x5c>
    d3c8:	2c2b      	cmp	r4, #43	; 0x2b
    d3ca:	46a8      	mov	r8, r5
    d3cc:	bf04      	itt	eq
    d3ce:	f89c 4000 	ldrbeq.w	r4, [ip]
    d3d2:	f100 0c02 	addeq.w	ip, r0, #2
    d3d6:	e7c9      	b.n	d36c <_strtol_l.isra.0+0x28>
    d3d8:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
    d3dc:	2d19      	cmp	r5, #25
    d3de:	d801      	bhi.n	d3e4 <_strtol_l.isra.0+0xa0>
    d3e0:	3c37      	subs	r4, #55	; 0x37
    d3e2:	e7e2      	b.n	d3aa <_strtol_l.isra.0+0x66>
    d3e4:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
    d3e8:	2d19      	cmp	r5, #25
    d3ea:	d804      	bhi.n	d3f6 <_strtol_l.isra.0+0xb2>
    d3ec:	3c57      	subs	r4, #87	; 0x57
    d3ee:	e7dc      	b.n	d3aa <_strtol_l.isra.0+0x66>
    d3f0:	f04f 36ff 	mov.w	r6, #4294967295
    d3f4:	e7e5      	b.n	d3c2 <_strtol_l.isra.0+0x7e>
    d3f6:	1c73      	adds	r3, r6, #1
    d3f8:	d106      	bne.n	d408 <_strtol_l.isra.0+0xc4>
    d3fa:	2322      	movs	r3, #34	; 0x22
    d3fc:	4638      	mov	r0, r7
    d3fe:	f8ce 3000 	str.w	r3, [lr]
    d402:	b942      	cbnz	r2, d416 <_strtol_l.isra.0+0xd2>
    d404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d408:	f1b8 0f00 	cmp.w	r8, #0
    d40c:	d000      	beq.n	d410 <_strtol_l.isra.0+0xcc>
    d40e:	4240      	negs	r0, r0
    d410:	2a00      	cmp	r2, #0
    d412:	d0f7      	beq.n	d404 <_strtol_l.isra.0+0xc0>
    d414:	b10e      	cbz	r6, d41a <_strtol_l.isra.0+0xd6>
    d416:	f10c 31ff 	add.w	r1, ip, #4294967295
    d41a:	6011      	str	r1, [r2, #0]
    d41c:	e7f2      	b.n	d404 <_strtol_l.isra.0+0xc0>
    d41e:	2430      	movs	r4, #48	; 0x30
    d420:	2b00      	cmp	r3, #0
    d422:	d1b4      	bne.n	d38e <_strtol_l.isra.0+0x4a>
    d424:	2308      	movs	r3, #8
    d426:	e7b2      	b.n	d38e <_strtol_l.isra.0+0x4a>
    d428:	2c30      	cmp	r4, #48	; 0x30
    d42a:	d0a5      	beq.n	d378 <_strtol_l.isra.0+0x34>
    d42c:	230a      	movs	r3, #10
    d42e:	e7ae      	b.n	d38e <_strtol_l.isra.0+0x4a>
    d430:	00057b49 	.word	0x00057b49

0000d434 <strtol>:
    d434:	4613      	mov	r3, r2
    d436:	460a      	mov	r2, r1
    d438:	4601      	mov	r1, r0
    d43a:	4802      	ldr	r0, [pc, #8]	; (d444 <strtol+0x10>)
    d43c:	6800      	ldr	r0, [r0, #0]
    d43e:	f7ff bf81 	b.w	d344 <_strtol_l.isra.0>
    d442:	bf00      	nop
    d444:	200000d0 	.word	0x200000d0

0000d448 <viprintf>:
    d448:	4b09      	ldr	r3, [pc, #36]	; (d470 <viprintf+0x28>)
    d44a:	b570      	push	{r4, r5, r6, lr}
    d44c:	681c      	ldr	r4, [r3, #0]
    d44e:	4605      	mov	r5, r0
    d450:	460e      	mov	r6, r1
    d452:	b124      	cbz	r4, d45e <viprintf+0x16>
    d454:	69a3      	ldr	r3, [r4, #24]
    d456:	b913      	cbnz	r3, d45e <viprintf+0x16>
    d458:	4620      	mov	r0, r4
    d45a:	f000 f9cd 	bl	d7f8 <__sinit>
    d45e:	4633      	mov	r3, r6
    d460:	462a      	mov	r2, r5
    d462:	68a1      	ldr	r1, [r4, #8]
    d464:	4620      	mov	r0, r4
    d466:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d46a:	f7ff ba97 	b.w	c99c <_vfiprintf_r>
    d46e:	bf00      	nop
    d470:	200000d0 	.word	0x200000d0

0000d474 <__swbuf_r>:
    d474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d476:	460e      	mov	r6, r1
    d478:	4614      	mov	r4, r2
    d47a:	4605      	mov	r5, r0
    d47c:	b118      	cbz	r0, d486 <__swbuf_r+0x12>
    d47e:	6983      	ldr	r3, [r0, #24]
    d480:	b90b      	cbnz	r3, d486 <__swbuf_r+0x12>
    d482:	f000 f9b9 	bl	d7f8 <__sinit>
    d486:	4b21      	ldr	r3, [pc, #132]	; (d50c <__swbuf_r+0x98>)
    d488:	429c      	cmp	r4, r3
    d48a:	d12b      	bne.n	d4e4 <__swbuf_r+0x70>
    d48c:	686c      	ldr	r4, [r5, #4]
    d48e:	69a3      	ldr	r3, [r4, #24]
    d490:	60a3      	str	r3, [r4, #8]
    d492:	89a3      	ldrh	r3, [r4, #12]
    d494:	071a      	lsls	r2, r3, #28
    d496:	d52f      	bpl.n	d4f8 <__swbuf_r+0x84>
    d498:	6923      	ldr	r3, [r4, #16]
    d49a:	b36b      	cbz	r3, d4f8 <__swbuf_r+0x84>
    d49c:	6923      	ldr	r3, [r4, #16]
    d49e:	b2f6      	uxtb	r6, r6
    d4a0:	6820      	ldr	r0, [r4, #0]
    d4a2:	4637      	mov	r7, r6
    d4a4:	1ac0      	subs	r0, r0, r3
    d4a6:	6963      	ldr	r3, [r4, #20]
    d4a8:	4283      	cmp	r3, r0
    d4aa:	dc04      	bgt.n	d4b6 <__swbuf_r+0x42>
    d4ac:	4621      	mov	r1, r4
    d4ae:	4628      	mov	r0, r5
    d4b0:	f000 f924 	bl	d6fc <_fflush_r>
    d4b4:	bb30      	cbnz	r0, d504 <__swbuf_r+0x90>
    d4b6:	68a3      	ldr	r3, [r4, #8]
    d4b8:	3001      	adds	r0, #1
    d4ba:	3b01      	subs	r3, #1
    d4bc:	60a3      	str	r3, [r4, #8]
    d4be:	6823      	ldr	r3, [r4, #0]
    d4c0:	1c5a      	adds	r2, r3, #1
    d4c2:	6022      	str	r2, [r4, #0]
    d4c4:	701e      	strb	r6, [r3, #0]
    d4c6:	6963      	ldr	r3, [r4, #20]
    d4c8:	4283      	cmp	r3, r0
    d4ca:	d004      	beq.n	d4d6 <__swbuf_r+0x62>
    d4cc:	89a3      	ldrh	r3, [r4, #12]
    d4ce:	07db      	lsls	r3, r3, #31
    d4d0:	d506      	bpl.n	d4e0 <__swbuf_r+0x6c>
    d4d2:	2e0a      	cmp	r6, #10
    d4d4:	d104      	bne.n	d4e0 <__swbuf_r+0x6c>
    d4d6:	4621      	mov	r1, r4
    d4d8:	4628      	mov	r0, r5
    d4da:	f000 f90f 	bl	d6fc <_fflush_r>
    d4de:	b988      	cbnz	r0, d504 <__swbuf_r+0x90>
    d4e0:	4638      	mov	r0, r7
    d4e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d4e4:	4b0a      	ldr	r3, [pc, #40]	; (d510 <__swbuf_r+0x9c>)
    d4e6:	429c      	cmp	r4, r3
    d4e8:	d101      	bne.n	d4ee <__swbuf_r+0x7a>
    d4ea:	68ac      	ldr	r4, [r5, #8]
    d4ec:	e7cf      	b.n	d48e <__swbuf_r+0x1a>
    d4ee:	4b09      	ldr	r3, [pc, #36]	; (d514 <__swbuf_r+0xa0>)
    d4f0:	429c      	cmp	r4, r3
    d4f2:	bf08      	it	eq
    d4f4:	68ec      	ldreq	r4, [r5, #12]
    d4f6:	e7ca      	b.n	d48e <__swbuf_r+0x1a>
    d4f8:	4621      	mov	r1, r4
    d4fa:	4628      	mov	r0, r5
    d4fc:	f000 f80c 	bl	d518 <__swsetup_r>
    d500:	2800      	cmp	r0, #0
    d502:	d0cb      	beq.n	d49c <__swbuf_r+0x28>
    d504:	f04f 37ff 	mov.w	r7, #4294967295
    d508:	e7ea      	b.n	d4e0 <__swbuf_r+0x6c>
    d50a:	bf00      	nop
    d50c:	00057ac0 	.word	0x00057ac0
    d510:	00057ae0 	.word	0x00057ae0
    d514:	00057aa0 	.word	0x00057aa0

0000d518 <__swsetup_r>:
    d518:	4b32      	ldr	r3, [pc, #200]	; (d5e4 <__swsetup_r+0xcc>)
    d51a:	b570      	push	{r4, r5, r6, lr}
    d51c:	681d      	ldr	r5, [r3, #0]
    d51e:	4606      	mov	r6, r0
    d520:	460c      	mov	r4, r1
    d522:	b125      	cbz	r5, d52e <__swsetup_r+0x16>
    d524:	69ab      	ldr	r3, [r5, #24]
    d526:	b913      	cbnz	r3, d52e <__swsetup_r+0x16>
    d528:	4628      	mov	r0, r5
    d52a:	f000 f965 	bl	d7f8 <__sinit>
    d52e:	4b2e      	ldr	r3, [pc, #184]	; (d5e8 <__swsetup_r+0xd0>)
    d530:	429c      	cmp	r4, r3
    d532:	d10f      	bne.n	d554 <__swsetup_r+0x3c>
    d534:	686c      	ldr	r4, [r5, #4]
    d536:	89a3      	ldrh	r3, [r4, #12]
    d538:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d53c:	0719      	lsls	r1, r3, #28
    d53e:	d42c      	bmi.n	d59a <__swsetup_r+0x82>
    d540:	06dd      	lsls	r5, r3, #27
    d542:	d411      	bmi.n	d568 <__swsetup_r+0x50>
    d544:	2309      	movs	r3, #9
    d546:	6033      	str	r3, [r6, #0]
    d548:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    d54c:	f04f 30ff 	mov.w	r0, #4294967295
    d550:	81a3      	strh	r3, [r4, #12]
    d552:	e03e      	b.n	d5d2 <__swsetup_r+0xba>
    d554:	4b25      	ldr	r3, [pc, #148]	; (d5ec <__swsetup_r+0xd4>)
    d556:	429c      	cmp	r4, r3
    d558:	d101      	bne.n	d55e <__swsetup_r+0x46>
    d55a:	68ac      	ldr	r4, [r5, #8]
    d55c:	e7eb      	b.n	d536 <__swsetup_r+0x1e>
    d55e:	4b24      	ldr	r3, [pc, #144]	; (d5f0 <__swsetup_r+0xd8>)
    d560:	429c      	cmp	r4, r3
    d562:	bf08      	it	eq
    d564:	68ec      	ldreq	r4, [r5, #12]
    d566:	e7e6      	b.n	d536 <__swsetup_r+0x1e>
    d568:	0758      	lsls	r0, r3, #29
    d56a:	d512      	bpl.n	d592 <__swsetup_r+0x7a>
    d56c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d56e:	b141      	cbz	r1, d582 <__swsetup_r+0x6a>
    d570:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d574:	4299      	cmp	r1, r3
    d576:	d002      	beq.n	d57e <__swsetup_r+0x66>
    d578:	4630      	mov	r0, r6
    d57a:	f7ff f967 	bl	c84c <_free_r>
    d57e:	2300      	movs	r3, #0
    d580:	6363      	str	r3, [r4, #52]	; 0x34
    d582:	89a3      	ldrh	r3, [r4, #12]
    d584:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    d588:	81a3      	strh	r3, [r4, #12]
    d58a:	2300      	movs	r3, #0
    d58c:	6063      	str	r3, [r4, #4]
    d58e:	6923      	ldr	r3, [r4, #16]
    d590:	6023      	str	r3, [r4, #0]
    d592:	89a3      	ldrh	r3, [r4, #12]
    d594:	f043 0308 	orr.w	r3, r3, #8
    d598:	81a3      	strh	r3, [r4, #12]
    d59a:	6923      	ldr	r3, [r4, #16]
    d59c:	b94b      	cbnz	r3, d5b2 <__swsetup_r+0x9a>
    d59e:	89a3      	ldrh	r3, [r4, #12]
    d5a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
    d5a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d5a8:	d003      	beq.n	d5b2 <__swsetup_r+0x9a>
    d5aa:	4621      	mov	r1, r4
    d5ac:	4630      	mov	r0, r6
    d5ae:	f000 f9a5 	bl	d8fc <__smakebuf_r>
    d5b2:	89a0      	ldrh	r0, [r4, #12]
    d5b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d5b8:	f010 0301 	ands.w	r3, r0, #1
    d5bc:	d00a      	beq.n	d5d4 <__swsetup_r+0xbc>
    d5be:	2300      	movs	r3, #0
    d5c0:	60a3      	str	r3, [r4, #8]
    d5c2:	6963      	ldr	r3, [r4, #20]
    d5c4:	425b      	negs	r3, r3
    d5c6:	61a3      	str	r3, [r4, #24]
    d5c8:	6923      	ldr	r3, [r4, #16]
    d5ca:	b943      	cbnz	r3, d5de <__swsetup_r+0xc6>
    d5cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    d5d0:	d1ba      	bne.n	d548 <__swsetup_r+0x30>
    d5d2:	bd70      	pop	{r4, r5, r6, pc}
    d5d4:	0781      	lsls	r1, r0, #30
    d5d6:	bf58      	it	pl
    d5d8:	6963      	ldrpl	r3, [r4, #20]
    d5da:	60a3      	str	r3, [r4, #8]
    d5dc:	e7f4      	b.n	d5c8 <__swsetup_r+0xb0>
    d5de:	2000      	movs	r0, #0
    d5e0:	e7f7      	b.n	d5d2 <__swsetup_r+0xba>
    d5e2:	bf00      	nop
    d5e4:	200000d0 	.word	0x200000d0
    d5e8:	00057ac0 	.word	0x00057ac0
    d5ec:	00057ae0 	.word	0x00057ae0
    d5f0:	00057aa0 	.word	0x00057aa0

0000d5f4 <__sflush_r>:
    d5f4:	898a      	ldrh	r2, [r1, #12]
    d5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d5fa:	4605      	mov	r5, r0
    d5fc:	0710      	lsls	r0, r2, #28
    d5fe:	460c      	mov	r4, r1
    d600:	d458      	bmi.n	d6b4 <__sflush_r+0xc0>
    d602:	684b      	ldr	r3, [r1, #4]
    d604:	2b00      	cmp	r3, #0
    d606:	dc05      	bgt.n	d614 <__sflush_r+0x20>
    d608:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    d60a:	2b00      	cmp	r3, #0
    d60c:	dc02      	bgt.n	d614 <__sflush_r+0x20>
    d60e:	2000      	movs	r0, #0
    d610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d616:	2e00      	cmp	r6, #0
    d618:	d0f9      	beq.n	d60e <__sflush_r+0x1a>
    d61a:	2300      	movs	r3, #0
    d61c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    d620:	682f      	ldr	r7, [r5, #0]
    d622:	602b      	str	r3, [r5, #0]
    d624:	d032      	beq.n	d68c <__sflush_r+0x98>
    d626:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d628:	89a3      	ldrh	r3, [r4, #12]
    d62a:	075a      	lsls	r2, r3, #29
    d62c:	d505      	bpl.n	d63a <__sflush_r+0x46>
    d62e:	6863      	ldr	r3, [r4, #4]
    d630:	1ac0      	subs	r0, r0, r3
    d632:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d634:	b10b      	cbz	r3, d63a <__sflush_r+0x46>
    d636:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d638:	1ac0      	subs	r0, r0, r3
    d63a:	2300      	movs	r3, #0
    d63c:	4602      	mov	r2, r0
    d63e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d640:	4628      	mov	r0, r5
    d642:	6a21      	ldr	r1, [r4, #32]
    d644:	47b0      	blx	r6
    d646:	1c43      	adds	r3, r0, #1
    d648:	89a3      	ldrh	r3, [r4, #12]
    d64a:	d106      	bne.n	d65a <__sflush_r+0x66>
    d64c:	6829      	ldr	r1, [r5, #0]
    d64e:	291d      	cmp	r1, #29
    d650:	d82c      	bhi.n	d6ac <__sflush_r+0xb8>
    d652:	4a29      	ldr	r2, [pc, #164]	; (d6f8 <__sflush_r+0x104>)
    d654:	40ca      	lsrs	r2, r1
    d656:	07d6      	lsls	r6, r2, #31
    d658:	d528      	bpl.n	d6ac <__sflush_r+0xb8>
    d65a:	2200      	movs	r2, #0
    d65c:	04d9      	lsls	r1, r3, #19
    d65e:	6062      	str	r2, [r4, #4]
    d660:	6922      	ldr	r2, [r4, #16]
    d662:	6022      	str	r2, [r4, #0]
    d664:	d504      	bpl.n	d670 <__sflush_r+0x7c>
    d666:	1c42      	adds	r2, r0, #1
    d668:	d101      	bne.n	d66e <__sflush_r+0x7a>
    d66a:	682b      	ldr	r3, [r5, #0]
    d66c:	b903      	cbnz	r3, d670 <__sflush_r+0x7c>
    d66e:	6560      	str	r0, [r4, #84]	; 0x54
    d670:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d672:	602f      	str	r7, [r5, #0]
    d674:	2900      	cmp	r1, #0
    d676:	d0ca      	beq.n	d60e <__sflush_r+0x1a>
    d678:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d67c:	4299      	cmp	r1, r3
    d67e:	d002      	beq.n	d686 <__sflush_r+0x92>
    d680:	4628      	mov	r0, r5
    d682:	f7ff f8e3 	bl	c84c <_free_r>
    d686:	2000      	movs	r0, #0
    d688:	6360      	str	r0, [r4, #52]	; 0x34
    d68a:	e7c1      	b.n	d610 <__sflush_r+0x1c>
    d68c:	6a21      	ldr	r1, [r4, #32]
    d68e:	2301      	movs	r3, #1
    d690:	4628      	mov	r0, r5
    d692:	47b0      	blx	r6
    d694:	1c41      	adds	r1, r0, #1
    d696:	d1c7      	bne.n	d628 <__sflush_r+0x34>
    d698:	682b      	ldr	r3, [r5, #0]
    d69a:	2b00      	cmp	r3, #0
    d69c:	d0c4      	beq.n	d628 <__sflush_r+0x34>
    d69e:	2b1d      	cmp	r3, #29
    d6a0:	d001      	beq.n	d6a6 <__sflush_r+0xb2>
    d6a2:	2b16      	cmp	r3, #22
    d6a4:	d101      	bne.n	d6aa <__sflush_r+0xb6>
    d6a6:	602f      	str	r7, [r5, #0]
    d6a8:	e7b1      	b.n	d60e <__sflush_r+0x1a>
    d6aa:	89a3      	ldrh	r3, [r4, #12]
    d6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d6b0:	81a3      	strh	r3, [r4, #12]
    d6b2:	e7ad      	b.n	d610 <__sflush_r+0x1c>
    d6b4:	690f      	ldr	r7, [r1, #16]
    d6b6:	2f00      	cmp	r7, #0
    d6b8:	d0a9      	beq.n	d60e <__sflush_r+0x1a>
    d6ba:	0793      	lsls	r3, r2, #30
    d6bc:	680e      	ldr	r6, [r1, #0]
    d6be:	600f      	str	r7, [r1, #0]
    d6c0:	bf0c      	ite	eq
    d6c2:	694b      	ldreq	r3, [r1, #20]
    d6c4:	2300      	movne	r3, #0
    d6c6:	eba6 0807 	sub.w	r8, r6, r7
    d6ca:	608b      	str	r3, [r1, #8]
    d6cc:	f1b8 0f00 	cmp.w	r8, #0
    d6d0:	dd9d      	ble.n	d60e <__sflush_r+0x1a>
    d6d2:	4643      	mov	r3, r8
    d6d4:	463a      	mov	r2, r7
    d6d6:	6a21      	ldr	r1, [r4, #32]
    d6d8:	4628      	mov	r0, r5
    d6da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d6dc:	47b0      	blx	r6
    d6de:	2800      	cmp	r0, #0
    d6e0:	dc06      	bgt.n	d6f0 <__sflush_r+0xfc>
    d6e2:	89a3      	ldrh	r3, [r4, #12]
    d6e4:	f04f 30ff 	mov.w	r0, #4294967295
    d6e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d6ec:	81a3      	strh	r3, [r4, #12]
    d6ee:	e78f      	b.n	d610 <__sflush_r+0x1c>
    d6f0:	4407      	add	r7, r0
    d6f2:	eba8 0800 	sub.w	r8, r8, r0
    d6f6:	e7e9      	b.n	d6cc <__sflush_r+0xd8>
    d6f8:	20400001 	.word	0x20400001

0000d6fc <_fflush_r>:
    d6fc:	b538      	push	{r3, r4, r5, lr}
    d6fe:	690b      	ldr	r3, [r1, #16]
    d700:	4605      	mov	r5, r0
    d702:	460c      	mov	r4, r1
    d704:	b913      	cbnz	r3, d70c <_fflush_r+0x10>
    d706:	2500      	movs	r5, #0
    d708:	4628      	mov	r0, r5
    d70a:	bd38      	pop	{r3, r4, r5, pc}
    d70c:	b118      	cbz	r0, d716 <_fflush_r+0x1a>
    d70e:	6983      	ldr	r3, [r0, #24]
    d710:	b90b      	cbnz	r3, d716 <_fflush_r+0x1a>
    d712:	f000 f871 	bl	d7f8 <__sinit>
    d716:	4b14      	ldr	r3, [pc, #80]	; (d768 <_fflush_r+0x6c>)
    d718:	429c      	cmp	r4, r3
    d71a:	d11b      	bne.n	d754 <_fflush_r+0x58>
    d71c:	686c      	ldr	r4, [r5, #4]
    d71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d722:	2b00      	cmp	r3, #0
    d724:	d0ef      	beq.n	d706 <_fflush_r+0xa>
    d726:	6e62      	ldr	r2, [r4, #100]	; 0x64
    d728:	07d0      	lsls	r0, r2, #31
    d72a:	d404      	bmi.n	d736 <_fflush_r+0x3a>
    d72c:	0599      	lsls	r1, r3, #22
    d72e:	d402      	bmi.n	d736 <_fflush_r+0x3a>
    d730:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d732:	f001 f802 	bl	e73a <__retarget_lock_acquire_recursive>
    d736:	4628      	mov	r0, r5
    d738:	4621      	mov	r1, r4
    d73a:	f7ff ff5b 	bl	d5f4 <__sflush_r>
    d73e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    d740:	4605      	mov	r5, r0
    d742:	07da      	lsls	r2, r3, #31
    d744:	d4e0      	bmi.n	d708 <_fflush_r+0xc>
    d746:	89a3      	ldrh	r3, [r4, #12]
    d748:	059b      	lsls	r3, r3, #22
    d74a:	d4dd      	bmi.n	d708 <_fflush_r+0xc>
    d74c:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d74e:	f000 fffc 	bl	e74a <__retarget_lock_release_recursive>
    d752:	e7d9      	b.n	d708 <_fflush_r+0xc>
    d754:	4b05      	ldr	r3, [pc, #20]	; (d76c <_fflush_r+0x70>)
    d756:	429c      	cmp	r4, r3
    d758:	d101      	bne.n	d75e <_fflush_r+0x62>
    d75a:	68ac      	ldr	r4, [r5, #8]
    d75c:	e7df      	b.n	d71e <_fflush_r+0x22>
    d75e:	4b04      	ldr	r3, [pc, #16]	; (d770 <_fflush_r+0x74>)
    d760:	429c      	cmp	r4, r3
    d762:	bf08      	it	eq
    d764:	68ec      	ldreq	r4, [r5, #12]
    d766:	e7da      	b.n	d71e <_fflush_r+0x22>
    d768:	00057ac0 	.word	0x00057ac0
    d76c:	00057ae0 	.word	0x00057ae0
    d770:	00057aa0 	.word	0x00057aa0

0000d774 <std>:
    d774:	2300      	movs	r3, #0
    d776:	b510      	push	{r4, lr}
    d778:	4604      	mov	r4, r0
    d77a:	6083      	str	r3, [r0, #8]
    d77c:	8181      	strh	r1, [r0, #12]
    d77e:	4619      	mov	r1, r3
    d780:	6643      	str	r3, [r0, #100]	; 0x64
    d782:	81c2      	strh	r2, [r0, #14]
    d784:	2208      	movs	r2, #8
    d786:	6183      	str	r3, [r0, #24]
    d788:	e9c0 3300 	strd	r3, r3, [r0]
    d78c:	e9c0 3304 	strd	r3, r3, [r0, #16]
    d790:	305c      	adds	r0, #92	; 0x5c
    d792:	f002 fd6f 	bl	10274 <memset>
    d796:	4b05      	ldr	r3, [pc, #20]	; (d7ac <std+0x38>)
    d798:	6224      	str	r4, [r4, #32]
    d79a:	6263      	str	r3, [r4, #36]	; 0x24
    d79c:	4b04      	ldr	r3, [pc, #16]	; (d7b0 <std+0x3c>)
    d79e:	62a3      	str	r3, [r4, #40]	; 0x28
    d7a0:	4b04      	ldr	r3, [pc, #16]	; (d7b4 <std+0x40>)
    d7a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    d7a4:	4b04      	ldr	r3, [pc, #16]	; (d7b8 <std+0x44>)
    d7a6:	6323      	str	r3, [r4, #48]	; 0x30
    d7a8:	bd10      	pop	{r4, pc}
    d7aa:	bf00      	nop
    d7ac:	00010d67 	.word	0x00010d67
    d7b0:	00010d89 	.word	0x00010d89
    d7b4:	00010dc1 	.word	0x00010dc1
    d7b8:	00010de5 	.word	0x00010de5

0000d7bc <_cleanup_r>:
    d7bc:	4901      	ldr	r1, [pc, #4]	; (d7c4 <_cleanup_r+0x8>)
    d7be:	f002 bfbf 	b.w	10740 <_fwalk_reent>
    d7c2:	bf00      	nop
    d7c4:	0000d6fd 	.word	0x0000d6fd

0000d7c8 <__sfp_lock_acquire>:
    d7c8:	4801      	ldr	r0, [pc, #4]	; (d7d0 <__sfp_lock_acquire+0x8>)
    d7ca:	f000 bfb6 	b.w	e73a <__retarget_lock_acquire_recursive>
    d7ce:	bf00      	nop
    d7d0:	200002c8 	.word	0x200002c8

0000d7d4 <__sfp_lock_release>:
    d7d4:	4801      	ldr	r0, [pc, #4]	; (d7dc <__sfp_lock_release+0x8>)
    d7d6:	f000 bfb8 	b.w	e74a <__retarget_lock_release_recursive>
    d7da:	bf00      	nop
    d7dc:	200002c8 	.word	0x200002c8

0000d7e0 <__sinit_lock_acquire>:
    d7e0:	4801      	ldr	r0, [pc, #4]	; (d7e8 <__sinit_lock_acquire+0x8>)
    d7e2:	f000 bfaa 	b.w	e73a <__retarget_lock_acquire_recursive>
    d7e6:	bf00      	nop
    d7e8:	200002dc 	.word	0x200002dc

0000d7ec <__sinit_lock_release>:
    d7ec:	4801      	ldr	r0, [pc, #4]	; (d7f4 <__sinit_lock_release+0x8>)
    d7ee:	f000 bfac 	b.w	e74a <__retarget_lock_release_recursive>
    d7f2:	bf00      	nop
    d7f4:	200002dc 	.word	0x200002dc

0000d7f8 <__sinit>:
    d7f8:	b510      	push	{r4, lr}
    d7fa:	4604      	mov	r4, r0
    d7fc:	f7ff fff0 	bl	d7e0 <__sinit_lock_acquire>
    d800:	69a3      	ldr	r3, [r4, #24]
    d802:	b11b      	cbz	r3, d80c <__sinit+0x14>
    d804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    d808:	f7ff bff0 	b.w	d7ec <__sinit_lock_release>
    d80c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    d810:	6523      	str	r3, [r4, #80]	; 0x50
    d812:	4620      	mov	r0, r4
    d814:	4b12      	ldr	r3, [pc, #72]	; (d860 <__sinit+0x68>)
    d816:	4a13      	ldr	r2, [pc, #76]	; (d864 <__sinit+0x6c>)
    d818:	681b      	ldr	r3, [r3, #0]
    d81a:	62a2      	str	r2, [r4, #40]	; 0x28
    d81c:	42a3      	cmp	r3, r4
    d81e:	bf04      	itt	eq
    d820:	2301      	moveq	r3, #1
    d822:	61a3      	streq	r3, [r4, #24]
    d824:	f000 f820 	bl	d868 <__sfp>
    d828:	6060      	str	r0, [r4, #4]
    d82a:	4620      	mov	r0, r4
    d82c:	f000 f81c 	bl	d868 <__sfp>
    d830:	60a0      	str	r0, [r4, #8]
    d832:	4620      	mov	r0, r4
    d834:	f000 f818 	bl	d868 <__sfp>
    d838:	2200      	movs	r2, #0
    d83a:	2104      	movs	r1, #4
    d83c:	60e0      	str	r0, [r4, #12]
    d83e:	6860      	ldr	r0, [r4, #4]
    d840:	f7ff ff98 	bl	d774 <std>
    d844:	2201      	movs	r2, #1
    d846:	2109      	movs	r1, #9
    d848:	68a0      	ldr	r0, [r4, #8]
    d84a:	f7ff ff93 	bl	d774 <std>
    d84e:	2202      	movs	r2, #2
    d850:	2112      	movs	r1, #18
    d852:	68e0      	ldr	r0, [r4, #12]
    d854:	f7ff ff8e 	bl	d774 <std>
    d858:	2301      	movs	r3, #1
    d85a:	61a3      	str	r3, [r4, #24]
    d85c:	e7d2      	b.n	d804 <__sinit+0xc>
    d85e:	bf00      	nop
    d860:	00057a9c 	.word	0x00057a9c
    d864:	0000d7bd 	.word	0x0000d7bd

0000d868 <__sfp>:
    d868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d86a:	4607      	mov	r7, r0
    d86c:	f7ff ffac 	bl	d7c8 <__sfp_lock_acquire>
    d870:	4b1e      	ldr	r3, [pc, #120]	; (d8ec <__sfp+0x84>)
    d872:	681e      	ldr	r6, [r3, #0]
    d874:	69b3      	ldr	r3, [r6, #24]
    d876:	b913      	cbnz	r3, d87e <__sfp+0x16>
    d878:	4630      	mov	r0, r6
    d87a:	f7ff ffbd 	bl	d7f8 <__sinit>
    d87e:	3648      	adds	r6, #72	; 0x48
    d880:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    d884:	3b01      	subs	r3, #1
    d886:	d503      	bpl.n	d890 <__sfp+0x28>
    d888:	6833      	ldr	r3, [r6, #0]
    d88a:	b30b      	cbz	r3, d8d0 <__sfp+0x68>
    d88c:	6836      	ldr	r6, [r6, #0]
    d88e:	e7f7      	b.n	d880 <__sfp+0x18>
    d890:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    d894:	b9d5      	cbnz	r5, d8cc <__sfp+0x64>
    d896:	4b16      	ldr	r3, [pc, #88]	; (d8f0 <__sfp+0x88>)
    d898:	f104 0058 	add.w	r0, r4, #88	; 0x58
    d89c:	6665      	str	r5, [r4, #100]	; 0x64
    d89e:	60e3      	str	r3, [r4, #12]
    d8a0:	f000 ff42 	bl	e728 <__retarget_lock_init_recursive>
    d8a4:	f7ff ff96 	bl	d7d4 <__sfp_lock_release>
    d8a8:	2208      	movs	r2, #8
    d8aa:	4629      	mov	r1, r5
    d8ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d8b0:	6025      	str	r5, [r4, #0]
    d8b2:	61a5      	str	r5, [r4, #24]
    d8b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
    d8b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
    d8bc:	f002 fcda 	bl	10274 <memset>
    d8c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    d8c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    d8c8:	4620      	mov	r0, r4
    d8ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d8cc:	3468      	adds	r4, #104	; 0x68
    d8ce:	e7d9      	b.n	d884 <__sfp+0x1c>
    d8d0:	2104      	movs	r1, #4
    d8d2:	4638      	mov	r0, r7
    d8d4:	f002 ff1e 	bl	10714 <__sfmoreglue>
    d8d8:	4604      	mov	r4, r0
    d8da:	6030      	str	r0, [r6, #0]
    d8dc:	2800      	cmp	r0, #0
    d8de:	d1d5      	bne.n	d88c <__sfp+0x24>
    d8e0:	f7ff ff78 	bl	d7d4 <__sfp_lock_release>
    d8e4:	230c      	movs	r3, #12
    d8e6:	603b      	str	r3, [r7, #0]
    d8e8:	e7ee      	b.n	d8c8 <__sfp+0x60>
    d8ea:	bf00      	nop
    d8ec:	00057a9c 	.word	0x00057a9c
    d8f0:	ffff0001 	.word	0xffff0001

0000d8f4 <_localeconv_r>:
    d8f4:	4800      	ldr	r0, [pc, #0]	; (d8f8 <_localeconv_r+0x4>)
    d8f6:	4770      	bx	lr
    d8f8:	20000224 	.word	0x20000224

0000d8fc <__smakebuf_r>:
    d8fc:	898b      	ldrh	r3, [r1, #12]
    d8fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d900:	079d      	lsls	r5, r3, #30
    d902:	4606      	mov	r6, r0
    d904:	460c      	mov	r4, r1
    d906:	d507      	bpl.n	d918 <__smakebuf_r+0x1c>
    d908:	f104 0347 	add.w	r3, r4, #71	; 0x47
    d90c:	6023      	str	r3, [r4, #0]
    d90e:	6123      	str	r3, [r4, #16]
    d910:	2301      	movs	r3, #1
    d912:	6163      	str	r3, [r4, #20]
    d914:	b002      	add	sp, #8
    d916:	bd70      	pop	{r4, r5, r6, pc}
    d918:	ab01      	add	r3, sp, #4
    d91a:	466a      	mov	r2, sp
    d91c:	f002 ff2f 	bl	1077e <__swhatbuf_r>
    d920:	9900      	ldr	r1, [sp, #0]
    d922:	4605      	mov	r5, r0
    d924:	4630      	mov	r0, r6
    d926:	f7fe ffdf 	bl	c8e8 <_malloc_r>
    d92a:	b948      	cbnz	r0, d940 <__smakebuf_r+0x44>
    d92c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d930:	059a      	lsls	r2, r3, #22
    d932:	d4ef      	bmi.n	d914 <__smakebuf_r+0x18>
    d934:	f023 0303 	bic.w	r3, r3, #3
    d938:	f043 0302 	orr.w	r3, r3, #2
    d93c:	81a3      	strh	r3, [r4, #12]
    d93e:	e7e3      	b.n	d908 <__smakebuf_r+0xc>
    d940:	4b0d      	ldr	r3, [pc, #52]	; (d978 <__smakebuf_r+0x7c>)
    d942:	62b3      	str	r3, [r6, #40]	; 0x28
    d944:	89a3      	ldrh	r3, [r4, #12]
    d946:	6020      	str	r0, [r4, #0]
    d948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d94c:	6120      	str	r0, [r4, #16]
    d94e:	81a3      	strh	r3, [r4, #12]
    d950:	9b00      	ldr	r3, [sp, #0]
    d952:	6163      	str	r3, [r4, #20]
    d954:	9b01      	ldr	r3, [sp, #4]
    d956:	b15b      	cbz	r3, d970 <__smakebuf_r+0x74>
    d958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d95c:	4630      	mov	r0, r6
    d95e:	f000 f89b 	bl	da98 <_isatty_r>
    d962:	b128      	cbz	r0, d970 <__smakebuf_r+0x74>
    d964:	89a3      	ldrh	r3, [r4, #12]
    d966:	f023 0303 	bic.w	r3, r3, #3
    d96a:	f043 0301 	orr.w	r3, r3, #1
    d96e:	81a3      	strh	r3, [r4, #12]
    d970:	89a0      	ldrh	r0, [r4, #12]
    d972:	4305      	orrs	r5, r0
    d974:	81a5      	strh	r5, [r4, #12]
    d976:	e7cd      	b.n	d914 <__smakebuf_r+0x18>
    d978:	0000d7bd 	.word	0x0000d7bd

0000d97c <__malloc_lock>:
    d97c:	4801      	ldr	r0, [pc, #4]	; (d984 <__malloc_lock+0x8>)
    d97e:	f000 bedc 	b.w	e73a <__retarget_lock_acquire_recursive>
    d982:	bf00      	nop
    d984:	200002b4 	.word	0x200002b4

0000d988 <__malloc_unlock>:
    d988:	4801      	ldr	r0, [pc, #4]	; (d990 <__malloc_unlock+0x8>)
    d98a:	f000 bede 	b.w	e74a <__retarget_lock_release_recursive>
    d98e:	bf00      	nop
    d990:	200002b4 	.word	0x200002b4

0000d994 <__pow5mult>:
    d994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d998:	4615      	mov	r5, r2
    d99a:	f012 0203 	ands.w	r2, r2, #3
    d99e:	4606      	mov	r6, r0
    d9a0:	460f      	mov	r7, r1
    d9a2:	d007      	beq.n	d9b4 <__pow5mult+0x20>
    d9a4:	3a01      	subs	r2, #1
    d9a6:	4c21      	ldr	r4, [pc, #132]	; (da2c <__pow5mult+0x98>)
    d9a8:	2300      	movs	r3, #0
    d9aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    d9ae:	f002 ff55 	bl	1085c <__multadd>
    d9b2:	4607      	mov	r7, r0
    d9b4:	10ad      	asrs	r5, r5, #2
    d9b6:	d035      	beq.n	da24 <__pow5mult+0x90>
    d9b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
    d9ba:	b93c      	cbnz	r4, d9cc <__pow5mult+0x38>
    d9bc:	2010      	movs	r0, #16
    d9be:	f7fe ff35 	bl	c82c <malloc>
    d9c2:	6270      	str	r0, [r6, #36]	; 0x24
    d9c4:	6004      	str	r4, [r0, #0]
    d9c6:	60c4      	str	r4, [r0, #12]
    d9c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
    d9cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    d9d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
    d9d4:	b94c      	cbnz	r4, d9ea <__pow5mult+0x56>
    d9d6:	f240 2171 	movw	r1, #625	; 0x271
    d9da:	4630      	mov	r0, r6
    d9dc:	f002 ffcb 	bl	10976 <__i2b>
    d9e0:	2300      	movs	r3, #0
    d9e2:	4604      	mov	r4, r0
    d9e4:	f8c8 0008 	str.w	r0, [r8, #8]
    d9e8:	6003      	str	r3, [r0, #0]
    d9ea:	f04f 0900 	mov.w	r9, #0
    d9ee:	07eb      	lsls	r3, r5, #31
    d9f0:	d50a      	bpl.n	da08 <__pow5mult+0x74>
    d9f2:	4639      	mov	r1, r7
    d9f4:	4622      	mov	r2, r4
    d9f6:	4630      	mov	r0, r6
    d9f8:	f002 ffc6 	bl	10988 <__multiply>
    d9fc:	4680      	mov	r8, r0
    d9fe:	4639      	mov	r1, r7
    da00:	4630      	mov	r0, r6
    da02:	4647      	mov	r7, r8
    da04:	f002 ff13 	bl	1082e <_Bfree>
    da08:	106d      	asrs	r5, r5, #1
    da0a:	d00b      	beq.n	da24 <__pow5mult+0x90>
    da0c:	6820      	ldr	r0, [r4, #0]
    da0e:	b938      	cbnz	r0, da20 <__pow5mult+0x8c>
    da10:	4622      	mov	r2, r4
    da12:	4621      	mov	r1, r4
    da14:	4630      	mov	r0, r6
    da16:	f002 ffb7 	bl	10988 <__multiply>
    da1a:	6020      	str	r0, [r4, #0]
    da1c:	f8c0 9000 	str.w	r9, [r0]
    da20:	4604      	mov	r4, r0
    da22:	e7e4      	b.n	d9ee <__pow5mult+0x5a>
    da24:	4638      	mov	r0, r7
    da26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    da2a:	bf00      	nop
    da2c:	00057b00 	.word	0x00057b00

0000da30 <_write_r>:
    da30:	b538      	push	{r3, r4, r5, lr}
    da32:	4604      	mov	r4, r0
    da34:	4d06      	ldr	r5, [pc, #24]	; (da50 <_write_r+0x20>)
    da36:	4608      	mov	r0, r1
    da38:	4611      	mov	r1, r2
    da3a:	2200      	movs	r2, #0
    da3c:	602a      	str	r2, [r5, #0]
    da3e:	461a      	mov	r2, r3
    da40:	f000 fe59 	bl	e6f6 <_write>
    da44:	1c43      	adds	r3, r0, #1
    da46:	d102      	bne.n	da4e <_write_r+0x1e>
    da48:	682b      	ldr	r3, [r5, #0]
    da4a:	b103      	cbz	r3, da4e <_write_r+0x1e>
    da4c:	6023      	str	r3, [r4, #0]
    da4e:	bd38      	pop	{r3, r4, r5, pc}
    da50:	2001b85c 	.word	0x2001b85c

0000da54 <_close_r>:
    da54:	b538      	push	{r3, r4, r5, lr}
    da56:	2300      	movs	r3, #0
    da58:	4d05      	ldr	r5, [pc, #20]	; (da70 <_close_r+0x1c>)
    da5a:	4604      	mov	r4, r0
    da5c:	4608      	mov	r0, r1
    da5e:	602b      	str	r3, [r5, #0]
    da60:	f000 fe4f 	bl	e702 <_close>
    da64:	1c43      	adds	r3, r0, #1
    da66:	d102      	bne.n	da6e <_close_r+0x1a>
    da68:	682b      	ldr	r3, [r5, #0]
    da6a:	b103      	cbz	r3, da6e <_close_r+0x1a>
    da6c:	6023      	str	r3, [r4, #0]
    da6e:	bd38      	pop	{r3, r4, r5, pc}
    da70:	2001b85c 	.word	0x2001b85c

0000da74 <_fstat_r>:
    da74:	b538      	push	{r3, r4, r5, lr}
    da76:	2300      	movs	r3, #0
    da78:	4d06      	ldr	r5, [pc, #24]	; (da94 <_fstat_r+0x20>)
    da7a:	4604      	mov	r4, r0
    da7c:	4608      	mov	r0, r1
    da7e:	4611      	mov	r1, r2
    da80:	602b      	str	r3, [r5, #0]
    da82:	f000 fe4c 	bl	e71e <_fstat>
    da86:	1c43      	adds	r3, r0, #1
    da88:	d102      	bne.n	da90 <_fstat_r+0x1c>
    da8a:	682b      	ldr	r3, [r5, #0]
    da8c:	b103      	cbz	r3, da90 <_fstat_r+0x1c>
    da8e:	6023      	str	r3, [r4, #0]
    da90:	bd38      	pop	{r3, r4, r5, pc}
    da92:	bf00      	nop
    da94:	2001b85c 	.word	0x2001b85c

0000da98 <_isatty_r>:
    da98:	b538      	push	{r3, r4, r5, lr}
    da9a:	2300      	movs	r3, #0
    da9c:	4d05      	ldr	r5, [pc, #20]	; (dab4 <_isatty_r+0x1c>)
    da9e:	4604      	mov	r4, r0
    daa0:	4608      	mov	r0, r1
    daa2:	602b      	str	r3, [r5, #0]
    daa4:	f000 fe32 	bl	e70c <_isatty>
    daa8:	1c43      	adds	r3, r0, #1
    daaa:	d102      	bne.n	dab2 <_isatty_r+0x1a>
    daac:	682b      	ldr	r3, [r5, #0]
    daae:	b103      	cbz	r3, dab2 <_isatty_r+0x1a>
    dab0:	6023      	str	r3, [r4, #0]
    dab2:	bd38      	pop	{r3, r4, r5, pc}
    dab4:	2001b85c 	.word	0x2001b85c

0000dab8 <_lseek_r>:
    dab8:	b538      	push	{r3, r4, r5, lr}
    daba:	4604      	mov	r4, r0
    dabc:	4d06      	ldr	r5, [pc, #24]	; (dad8 <_lseek_r+0x20>)
    dabe:	4608      	mov	r0, r1
    dac0:	4611      	mov	r1, r2
    dac2:	2200      	movs	r2, #0
    dac4:	602a      	str	r2, [r5, #0]
    dac6:	461a      	mov	r2, r3
    dac8:	f000 fe1e 	bl	e708 <_lseek>
    dacc:	1c43      	adds	r3, r0, #1
    dace:	d102      	bne.n	dad6 <_lseek_r+0x1e>
    dad0:	682b      	ldr	r3, [r5, #0]
    dad2:	b103      	cbz	r3, dad6 <_lseek_r+0x1e>
    dad4:	6023      	str	r3, [r4, #0]
    dad6:	bd38      	pop	{r3, r4, r5, pc}
    dad8:	2001b85c 	.word	0x2001b85c

0000dadc <_read_r>:
    dadc:	b538      	push	{r3, r4, r5, lr}
    dade:	4604      	mov	r4, r0
    dae0:	4d06      	ldr	r5, [pc, #24]	; (dafc <_read_r+0x20>)
    dae2:	4608      	mov	r0, r1
    dae4:	4611      	mov	r1, r2
    dae6:	2200      	movs	r2, #0
    dae8:	602a      	str	r2, [r5, #0]
    daea:	461a      	mov	r2, r3
    daec:	f000 fdfd 	bl	e6ea <_read>
    daf0:	1c43      	adds	r3, r0, #1
    daf2:	d102      	bne.n	dafa <_read_r+0x1e>
    daf4:	682b      	ldr	r3, [r5, #0]
    daf6:	b103      	cbz	r3, dafa <_read_r+0x1e>
    daf8:	6023      	str	r3, [r4, #0]
    dafa:	bd38      	pop	{r3, r4, r5, pc}
    dafc:	2001b85c 	.word	0x2001b85c

0000db00 <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
    db00:	4601      	mov	r1, r0
  long ret = 0;
    db02:	2000      	movs	r0, #0
    db04:	e007      	b.n	db16 <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
    db06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
    db0a:	b2d2      	uxtb	r2, r2
    db0c:	2a05      	cmp	r2, #5
    db0e:	d80e      	bhi.n	db2e <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
    db10:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
    db12:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
    db16:	780b      	ldrb	r3, [r1, #0]
    db18:	b193      	cbz	r3, db40 <_Z9ee_hexdecPc+0x40>
    db1a:	2800      	cmp	r0, #0
    db1c:	db10      	blt.n	db40 <_Z9ee_hexdecPc+0x40>
    c = *hex++;
    db1e:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
    db20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    db24:	b2d2      	uxtb	r2, r2
    db26:	2a09      	cmp	r2, #9
    db28:	d8ed      	bhi.n	db06 <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
    db2a:	3b30      	subs	r3, #48	; 0x30
    db2c:	e7f1      	b.n	db12 <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
    db2e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    db32:	b2d2      	uxtb	r2, r2
    db34:	2a05      	cmp	r2, #5
    db36:	d801      	bhi.n	db3c <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
    db38:	3b37      	subs	r3, #55	; 0x37
    db3a:	e7ea      	b.n	db12 <_Z9ee_hexdecPc+0x12>
      return -1;
    db3c:	f04f 30ff 	mov.w	r0, #4294967295
}
    db40:	4770      	bx	lr

0000db42 <_ZN6tflite18MicroErrorReporterD1Ev>:
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
    db42:	4770      	bx	lr

0000db44 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
    db44:	2200      	movs	r2, #0
    db46:	6002      	str	r2, [r0, #0]
    db48:	6042      	str	r2, [r0, #4]
    db4a:	6082      	str	r2, [r0, #8]
  }
    db4c:	4770      	bx	lr

0000db4e <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
    db4e:	2001      	movs	r0, #1
    db50:	4770      	bx	lr

0000db52 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
    db52:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
    db54:	6803      	ldr	r3, [r0, #0]
    db56:	699b      	ldr	r3, [r3, #24]
    db58:	4798      	blx	r3
  }
    db5a:	bd08      	pop	{r3, pc}

0000db5c <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
    db5c:	b508      	push	{r3, lr}
    return FindOp(op);
    db5e:	6803      	ldr	r3, [r0, #0]
    db60:	69db      	ldr	r3, [r3, #28]
    db62:	4798      	blx	r3
  }
    db64:	bd08      	pop	{r3, pc}

0000db66 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    db66:	2920      	cmp	r1, #32
    db68:	d00d      	beq.n	db86 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x20>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
    db6a:	b410      	push	{r4}
    db6c:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    db6e:	2300      	movs	r3, #0
    db70:	6e62      	ldr	r2, [r4, #100]	; 0x64
    db72:	429a      	cmp	r2, r3
    db74:	d909      	bls.n	db8a <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x24>
      const TfLiteRegistration& registration = registrations_[i];
    db76:	eb04 1243 	add.w	r2, r4, r3, lsl #5
    db7a:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
    db7c:	6992      	ldr	r2, [r2, #24]
    db7e:	428a      	cmp	r2, r1
    db80:	d004      	beq.n	db8c <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    db82:	3301      	adds	r3, #1
    db84:	e7f4      	b.n	db70 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
    db86:	2000      	movs	r0, #0
  }
    db88:	4770      	bx	lr
    return nullptr;
    db8a:	2000      	movs	r0, #0
  }
    db8c:	bc10      	pop	{r4}
    db8e:	4770      	bx	lr

0000db90 <_ZN6tflite22MicroMutableOpResolverILj3EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    db90:	4770      	bx	lr

0000db92 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
    db92:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    db94:	6f84      	ldr	r4, [r0, #120]	; 0x78
    db96:	2c03      	cmp	r4, #3
    db98:	d801      	bhi.n	db9e <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0xc>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    db9a:	2300      	movs	r3, #0
    db9c:	e002      	b.n	dba4 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
    db9e:	f002 fb43 	bl	10228 <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
    dba2:	3301      	adds	r3, #1
    dba4:	429c      	cmp	r4, r3
    dba6:	d909      	bls.n	dbbc <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
    dba8:	18c2      	adds	r2, r0, r3
    dbaa:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
    dbae:	428a      	cmp	r2, r1
    dbb0:	d1f7      	bne.n	dba2 <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x10>
    dbb2:	331a      	adds	r3, #26
    dbb4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    dbb8:	6858      	ldr	r0, [r3, #4]
    dbba:	e000      	b.n	dbbe <_ZNK6tflite22MicroMutableOpResolverILj3EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
    dbbc:	2000      	movs	r0, #0
  }
    dbbe:	bd10      	pop	{r4, pc}

0000dbc0 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
    dbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dbc2:	4605      	mov	r5, r0
    dbc4:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
    dbc6:	2400      	movs	r4, #0
    dbc8:	e000      	b.n	dbcc <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xc>
    dbca:	3401      	adds	r4, #1
    dbcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    dbce:	42a3      	cmp	r3, r4
    dbd0:	d90e      	bls.n	dbf0 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x30>
      const TfLiteRegistration& registration = registrations_[i];
    dbd2:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    dbd6:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    dbd8:	699b      	ldr	r3, [r3, #24]
    dbda:	2b20      	cmp	r3, #32
    dbdc:	d1f5      	bne.n	dbca <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
    dbde:	eb05 1344 	add.w	r3, r5, r4, lsl #5
    dbe2:	4639      	mov	r1, r7
    dbe4:	69d8      	ldr	r0, [r3, #28]
    dbe6:	f7f3 fc6b 	bl	14c0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
    dbea:	2800      	cmp	r0, #0
    dbec:	d1ed      	bne.n	dbca <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0xa>
    dbee:	e000      	b.n	dbf2 <_ZNK6tflite22MicroMutableOpResolverILj3EE6FindOpEPKc+0x32>
    return nullptr;
    dbf0:	2600      	movs	r6, #0
  }
    dbf2:	4630      	mov	r0, r6
    dbf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000dbf6 <_ZN6tflite22MicroMutableOpResolverILj3EED0Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
    dbf6:	b510      	push	{r4, lr}
    dbf8:	4604      	mov	r4, r0
    dbfa:	f002 fafe 	bl	101fa <_ZdlPv>
    dbfe:	4620      	mov	r0, r4
    dc00:	bd10      	pop	{r4, pc}

0000dc02 <_ZN6tflite18MicroErrorReporterD0Ev>:
    dc02:	b510      	push	{r4, lr}
    dc04:	4604      	mov	r4, r0
    dc06:	f002 faf8 	bl	101fa <_ZdlPv>
    dc0a:	4620      	mov	r0, r4
    dc0c:	bd10      	pop	{r4, pc}

0000dc0e <_Z6th_prev>:
void th_pre() {}
    dc0e:	4770      	bx	lr

0000dc10 <_Z7th_postv>:
void th_post() {}
    dc10:	4770      	bx	lr

0000dc12 <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
    dc12:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
    dc14:	f7f4 fc6e 	bl	24f4 <_Z33ee_serial_command_parser_callbackPc>
}
    dc18:	bd08      	pop	{r3, pc}

0000dc1a <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
    dc1a:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
    dc1c:	f002 fcb6 	bl	1058c <strnlen>
}
    dc20:	bd08      	pop	{r3, pc}

0000dc22 <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
    dc22:	b508      	push	{r3, lr}
    dc24:	f7ff fc10 	bl	d448 <viprintf>
    dc28:	bd08      	pop	{r3, pc}

0000dc2a <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
    dc2a:	b40f      	push	{r0, r1, r2, r3}
    dc2c:	b500      	push	{lr}
    dc2e:	b083      	sub	sp, #12
    dc30:	a904      	add	r1, sp, #16
    dc32:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
    dc36:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
    dc38:	f7ff fff3 	bl	dc22 <_Z10th_vprintfPKcSt9__va_list>
}
    dc3c:	b003      	add	sp, #12
    dc3e:	f85d eb04 	ldr.w	lr, [sp], #4
    dc42:	b004      	add	sp, #16
    dc44:	4770      	bx	lr

0000dc46 <_Z24th_serialport_initializev>:
}
    dc46:	4770      	bx	lr

0000dc48 <main>:
// Enables 128MHz for the nRF53
#define MHz128 1
//  Increases clock precision.
#define PREC 1

int main(int argc, char *argv[]) {
    dc48:	b508      	push	{r3, lr}


nrfx_clock_divider_set(NRF_CLOCK_DOMAIN_HFCLK, NRF_CLOCK_HFCLK_DIV_1);
    dc4a:	2100      	movs	r1, #0
    dc4c:	2001      	movs	r0, #1
    dc4e:	f7f8 f839 	bl	5cc4 <nrfx_clock_divider_set>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    dc52:	2001      	movs	r0, #1
    dc54:	f7f7 ff00 	bl	5a58 <nrfx_clock_start>
}
    dc58:	e003      	b.n	dc62 <main+0x1a>
                return true;
    dc5a:	2301      	movs	r3, #1
    dc5c:	e00d      	b.n	dc7a <main+0x32>

NRFX_STATIC_INLINE bool nrfx_clock_hfclk_is_running(void)
{
    nrf_clock_hfclk_t clk_src;
    bool ret = nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src);
    return (ret && (clk_src == NRF_CLOCK_HFCLK_HIGH_ACCURACY));
    dc5e:	2300      	movs	r3, #0


nrfx_clock_hfclk_start();
while (!nrfx_clock_hfclk_is_running()) { }
    dc60:	b98b      	cbnz	r3, dc86 <main+0x3e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    dc62:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    dc66:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
    dc6a:	f002 0201 	and.w	r2, r2, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    dc6e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    dc72:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    dc76:	d1f0      	bne.n	dc5a <main+0x12>
    return false;
    dc78:	2300      	movs	r3, #0
    dc7a:	2b00      	cmp	r3, #0
    dc7c:	d0ef      	beq.n	dc5e <main+0x16>
    dc7e:	2a00      	cmp	r2, #0
    dc80:	d1ee      	bne.n	dc60 <main+0x18>
    dc82:	2300      	movs	r3, #0
    dc84:	e7ec      	b.n	dc60 <main+0x18>



ee_benchmark_initialize();
    dc86:	f7f4 fa77 	bl	2178 <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
    dc8a:	f7f5 fe27 	bl	38dc <console_init>

  while (1) {
    
    int c;

    c = console_getchar();
    dc8e:	f7f5 fe13 	bl	38b8 <console_getchar>
    if (c < 0) {
    dc92:	2800      	cmp	r0, #0
    dc94:	dbfb      	blt.n	dc8e <main+0x46>
      continue;
    }
    // printk("c: %d", c);
    ee_serial_callback(c);
    dc96:	b2c0      	uxtb	r0, r0
    dc98:	f7f4 fa4e 	bl	2138 <_Z18ee_serial_callbackc>
    dc9c:	e7f7      	b.n	dc8e <main+0x46>

0000dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
    dc9e:	4770      	bx	lr

0000dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
    dca0:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    dca2:	6800      	ldr	r0, [r0, #0]
    dca4:	f7ff fffb 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    dca8:	bd08      	pop	{r3, pc}

0000dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
    dcaa:	4770      	bx	lr

0000dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
    dcac:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    dcae:	6800      	ldr	r0, [r0, #0]
    dcb0:	f7ff fffb 	bl	dcaa <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
    dcb4:	bd08      	pop	{r3, pc}

0000dcb6 <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
    dcb6:	4770      	bx	lr

0000dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
    dcb8:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    dcba:	8800      	ldrh	r0, [r0, #0]
    dcbc:	f7ff fffb 	bl	dcb6 <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
    dcc0:	bd08      	pop	{r3, pc}

0000dcc2 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
    dcc2:	b510      	push	{r4, lr}
    dcc4:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
    dcc6:	6800      	ldr	r0, [r0, #0]
    dcc8:	f7ff ffe9 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    dccc:	4420      	add	r0, r4
    dcce:	bd10      	pop	{r4, pc}

0000dcd0 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
    dcd0:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
    dcd2:	f7ff fff6 	bl	dcc2 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
    dcd6:	bd08      	pop	{r3, pc}

0000dcd8 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    dcd8:	4602      	mov	r2, r0
    dcda:	b158      	cbz	r0, dcf4 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    dcdc:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    dcde:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    dce2:	2b01      	cmp	r3, #1
    dce4:	d003      	beq.n	dcee <sys_notify_validate+0x16>
    dce6:	2b03      	cmp	r3, #3
    dce8:	d107      	bne.n	dcfa <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    dcea:	6803      	ldr	r3, [r0, #0]
    dcec:	b143      	cbz	r3, dd00 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    dcee:	2000      	movs	r0, #0
    dcf0:	6090      	str	r0, [r2, #8]
    dcf2:	4770      	bx	lr
		return -EINVAL;
    dcf4:	f06f 0015 	mvn.w	r0, #21
    dcf8:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    dcfa:	f06f 0015 	mvn.w	r0, #21
    dcfe:	4770      	bx	lr
			rv = -EINVAL;
    dd00:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    dd04:	4770      	bx	lr

0000dd06 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    dd06:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    dd08:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    dd0a:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    dd0e:	6081      	str	r1, [r0, #8]
	switch (method) {
    dd10:	2a03      	cmp	r2, #3
    dd12:	d103      	bne.n	dd1c <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    dd14:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    dd16:	2200      	movs	r2, #0
    dd18:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    dd1a:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    dd1c:	2000      	movs	r0, #0
    dd1e:	e7fa      	b.n	dd16 <sys_notify_finalize+0x10>

0000dd20 <arch_printk_char_out>:
}
    dd20:	2000      	movs	r0, #0
    dd22:	4770      	bx	lr

0000dd24 <str_out>:
{
    dd24:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    dd26:	680c      	ldr	r4, [r1, #0]
    dd28:	b154      	cbz	r4, dd40 <str_out+0x1c>
    dd2a:	688a      	ldr	r2, [r1, #8]
    dd2c:	684b      	ldr	r3, [r1, #4]
    dd2e:	429a      	cmp	r2, r3
    dd30:	da06      	bge.n	dd40 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
    dd32:	3b01      	subs	r3, #1
    dd34:	429a      	cmp	r2, r3
    dd36:	d008      	beq.n	dd4a <str_out+0x26>
		ctx->str[ctx->count++] = c;
    dd38:	1c53      	adds	r3, r2, #1
    dd3a:	608b      	str	r3, [r1, #8]
    dd3c:	54a0      	strb	r0, [r4, r2]
    dd3e:	e002      	b.n	dd46 <str_out+0x22>
		ctx->count++;
    dd40:	688b      	ldr	r3, [r1, #8]
    dd42:	3301      	adds	r3, #1
    dd44:	608b      	str	r3, [r1, #8]
}
    dd46:	bc10      	pop	{r4}
    dd48:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
    dd4a:	1c53      	adds	r3, r2, #1
    dd4c:	608b      	str	r3, [r1, #8]
    dd4e:	2300      	movs	r3, #0
    dd50:	54a3      	strb	r3, [r4, r2]
    dd52:	e7f8      	b.n	dd46 <str_out+0x22>

0000dd54 <printk>:
{
    dd54:	b40f      	push	{r0, r1, r2, r3}
    dd56:	b500      	push	{lr}
    dd58:	b083      	sub	sp, #12
    dd5a:	a904      	add	r1, sp, #16
    dd5c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    dd60:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    dd62:	f7f4 fec9 	bl	2af8 <vprintk>
}
    dd66:	b003      	add	sp, #12
    dd68:	f85d eb04 	ldr.w	lr, [sp], #4
    dd6c:	b004      	add	sp, #16
    dd6e:	4770      	bx	lr

0000dd70 <snprintk>:
{
    dd70:	b40c      	push	{r2, r3}
    dd72:	b500      	push	{lr}
    dd74:	b083      	sub	sp, #12
    dd76:	ab04      	add	r3, sp, #16
    dd78:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    dd7c:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    dd7e:	f7f4 fecb 	bl	2b18 <vsnprintk>
}
    dd82:	b003      	add	sp, #12
    dd84:	f85d eb04 	ldr.w	lr, [sp], #4
    dd88:	b002      	add	sp, #8
    dd8a:	4770      	bx	lr

0000dd8c <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    dd8c:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    dd90:	8b81      	ldrh	r1, [r0, #28]
    dd92:	f021 0107 	bic.w	r1, r1, #7
    dd96:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    dd98:	8381      	strh	r1, [r0, #28]
}
    dd9a:	4770      	bx	lr

0000dd9c <notify_monitors>:
{
    dd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dda0:	4606      	mov	r6, r0
    dda2:	460f      	mov	r7, r1
    dda4:	4690      	mov	r8, r2
	return list->head;
    dda6:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    dda8:	b119      	cbz	r1, ddb2 <notify_monitors+0x16>
    ddaa:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    ddac:	b131      	cbz	r1, ddbc <notify_monitors+0x20>
	return node->next;
    ddae:	680c      	ldr	r4, [r1, #0]
    ddb0:	e004      	b.n	ddbc <notify_monitors+0x20>
    ddb2:	460c      	mov	r4, r1
    ddb4:	e002      	b.n	ddbc <notify_monitors+0x20>
    ddb6:	4623      	mov	r3, r4
    ddb8:	4621      	mov	r1, r4
    ddba:	461c      	mov	r4, r3
    ddbc:	b159      	cbz	r1, ddd6 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    ddbe:	684d      	ldr	r5, [r1, #4]
    ddc0:	4643      	mov	r3, r8
    ddc2:	463a      	mov	r2, r7
    ddc4:	4630      	mov	r0, r6
    ddc6:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    ddc8:	2c00      	cmp	r4, #0
    ddca:	d0f4      	beq.n	ddb6 <notify_monitors+0x1a>
    ddcc:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    ddce:	2c00      	cmp	r4, #0
    ddd0:	d0f2      	beq.n	ddb8 <notify_monitors+0x1c>
	return node->next;
    ddd2:	6823      	ldr	r3, [r4, #0]
    ddd4:	e7f0      	b.n	ddb8 <notify_monitors+0x1c>
}
    ddd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ddda <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    ddda:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    dddc:	f013 0307 	ands.w	r3, r3, #7
    dde0:	d103      	bne.n	ddea <process_recheck+0x10>
	return list->head;
    dde2:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    dde4:	b10a      	cbz	r2, ddea <process_recheck+0x10>
		evt = EVT_START;
    dde6:	2003      	movs	r0, #3
    dde8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    ddea:	2b02      	cmp	r3, #2
    ddec:	d003      	beq.n	ddf6 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    ddee:	2b01      	cmp	r3, #1
    ddf0:	d006      	beq.n	de00 <process_recheck+0x26>
	int evt = EVT_NOP;
    ddf2:	2000      	movs	r0, #0
    ddf4:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    ddf6:	8bc2      	ldrh	r2, [r0, #30]
    ddf8:	2a00      	cmp	r2, #0
    ddfa:	d1f8      	bne.n	ddee <process_recheck+0x14>
		evt = EVT_STOP;
    ddfc:	2004      	movs	r0, #4
    ddfe:	4770      	bx	lr
    de00:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    de02:	b10b      	cbz	r3, de08 <process_recheck+0x2e>
		evt = EVT_RESET;
    de04:	2005      	movs	r0, #5
}
    de06:	4770      	bx	lr
	int evt = EVT_NOP;
    de08:	2000      	movs	r0, #0
    de0a:	4770      	bx	lr

0000de0c <process_complete>:
{
    de0c:	b538      	push	{r3, r4, r5, lr}
    de0e:	4604      	mov	r4, r0
    de10:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    de12:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
    de14:	2a00      	cmp	r2, #0
    de16:	db07      	blt.n	de28 <process_complete+0x1c>
    de18:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    de1c:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    de1e:	2a01      	cmp	r2, #1
    de20:	d90e      	bls.n	de40 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    de22:	2b04      	cmp	r3, #4
    de24:	d032      	beq.n	de8c <process_complete+0x80>
}
    de26:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    de28:	e9d0 0100 	ldrd	r0, r1, [r0]
    de2c:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    de30:	2300      	movs	r3, #0
    de32:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    de34:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    de36:	2101      	movs	r1, #1
    de38:	4620      	mov	r0, r4
    de3a:	f7ff ffa7 	bl	dd8c <set_state>
    de3e:	e7f2      	b.n	de26 <process_complete+0x1a>
		*clients = mgr->clients;
    de40:	e9d0 0100 	ldrd	r0, r1, [r0]
    de44:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    de48:	2200      	movs	r2, #0
    de4a:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    de4c:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    de4e:	2b06      	cmp	r3, #6
    de50:	d117      	bne.n	de82 <process_complete+0x76>
	return list->head;
    de52:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    de54:	b13b      	cbz	r3, de66 <process_complete+0x5a>
				mgr->refs += 1U;
    de56:	8be2      	ldrh	r2, [r4, #30]
    de58:	3201      	adds	r2, #1
    de5a:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
    de5c:	2b00      	cmp	r3, #0
    de5e:	d0f9      	beq.n	de54 <process_complete+0x48>
	return node->next;
    de60:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    de62:	2b00      	cmp	r3, #0
    de64:	d1f6      	bne.n	de54 <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    de66:	2102      	movs	r1, #2
    de68:	4620      	mov	r0, r4
    de6a:	f7ff ff8f 	bl	dd8c <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    de6e:	4620      	mov	r0, r4
    de70:	f7ff ffb3 	bl	ddda <process_recheck>
    de74:	2800      	cmp	r0, #0
    de76:	d0d6      	beq.n	de26 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    de78:	8ba3      	ldrh	r3, [r4, #28]
    de7a:	f043 0320 	orr.w	r3, r3, #32
    de7e:	83a3      	strh	r3, [r4, #28]
    de80:	e7d1      	b.n	de26 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    de82:	2100      	movs	r1, #0
    de84:	4620      	mov	r0, r4
    de86:	f7ff ff81 	bl	dd8c <set_state>
    de8a:	e7f0      	b.n	de6e <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    de8c:	2100      	movs	r1, #0
    de8e:	f7ff ff7d 	bl	dd8c <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    de92:	4620      	mov	r0, r4
    de94:	f7ff ffa1 	bl	ddda <process_recheck>
    de98:	2800      	cmp	r0, #0
    de9a:	d0c4      	beq.n	de26 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    de9c:	8ba3      	ldrh	r3, [r4, #28]
    de9e:	f043 0320 	orr.w	r3, r3, #32
    dea2:	83a3      	strh	r3, [r4, #28]
}
    dea4:	e7bf      	b.n	de26 <process_complete+0x1a>

0000dea6 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    dea6:	b158      	cbz	r0, dec0 <validate_args+0x1a>
{
    dea8:	b510      	push	{r4, lr}
    deaa:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    deac:	b159      	cbz	r1, dec6 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    deae:	1d08      	adds	r0, r1, #4
    deb0:	f7ff ff12 	bl	dcd8 <sys_notify_validate>
	if ((rv == 0)
    deb4:	b918      	cbnz	r0, debe <validate_args+0x18>
	    && ((cli->notify.flags
    deb6:	68a3      	ldr	r3, [r4, #8]
    deb8:	f033 0303 	bics.w	r3, r3, #3
    debc:	d106      	bne.n	decc <validate_args+0x26>
}
    debe:	bd10      	pop	{r4, pc}
		return -EINVAL;
    dec0:	f06f 0015 	mvn.w	r0, #21
}
    dec4:	4770      	bx	lr
		return -EINVAL;
    dec6:	f06f 0015 	mvn.w	r0, #21
    deca:	e7f8      	b.n	debe <validate_args+0x18>
		rv = -EINVAL;
    decc:	f06f 0015 	mvn.w	r0, #21
    ded0:	e7f5      	b.n	debe <validate_args+0x18>

0000ded2 <notify_one>:
{
    ded2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ded6:	4607      	mov	r7, r0
    ded8:	460c      	mov	r4, r1
    deda:	4616      	mov	r6, r2
    dedc:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    dede:	4619      	mov	r1, r3
    dee0:	1d20      	adds	r0, r4, #4
    dee2:	f7ff ff10 	bl	dd06 <sys_notify_finalize>
	if (cb) {
    dee6:	b128      	cbz	r0, def4 <notify_one+0x22>
    dee8:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    deea:	462b      	mov	r3, r5
    deec:	4632      	mov	r2, r6
    deee:	4621      	mov	r1, r4
    def0:	4638      	mov	r0, r7
    def2:	47c0      	blx	r8
}
    def4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000def8 <notify_all>:
{
    def8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    defc:	4681      	mov	r9, r0
    defe:	460c      	mov	r4, r1
    df00:	4690      	mov	r8, r2
    df02:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    df04:	e005      	b.n	df12 <notify_all+0x1a>
	list->tail = node;
    df06:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    df08:	463b      	mov	r3, r7
    df0a:	4642      	mov	r2, r8
    df0c:	4648      	mov	r0, r9
    df0e:	f7ff ffe0 	bl	ded2 <notify_one>
	return list->head;
    df12:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    df14:	b129      	cbz	r1, df22 <notify_all+0x2a>
	return node->next;
    df16:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    df18:	6025      	str	r5, [r4, #0]
	return list->tail;
    df1a:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    df1c:	428e      	cmp	r6, r1
    df1e:	d1f3      	bne.n	df08 <notify_all+0x10>
    df20:	e7f1      	b.n	df06 <notify_all+0xe>
}
    df22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000df26 <transition_complete>:
{
    df26:	b510      	push	{r4, lr}
	__asm__ volatile(
    df28:	f04f 0420 	mov.w	r4, #32
    df2c:	f3ef 8211 	mrs	r2, BASEPRI
    df30:	f384 8812 	msr	BASEPRI_MAX, r4
    df34:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    df38:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
    df3a:	2101      	movs	r1, #1
    df3c:	f7f4 fe02 	bl	2b44 <process_event>
}
    df40:	bd10      	pop	{r4, pc}

0000df42 <onoff_manager_init>:
	if ((mgr == NULL)
    df42:	b170      	cbz	r0, df62 <onoff_manager_init+0x20>
{
    df44:	b538      	push	{r3, r4, r5, lr}
    df46:	460c      	mov	r4, r1
    df48:	4605      	mov	r5, r0
	    || (transitions == NULL)
    df4a:	b169      	cbz	r1, df68 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    df4c:	680b      	ldr	r3, [r1, #0]
    df4e:	b173      	cbz	r3, df6e <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    df50:	684b      	ldr	r3, [r1, #4]
    df52:	b17b      	cbz	r3, df74 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    df54:	2220      	movs	r2, #32
    df56:	2100      	movs	r1, #0
    df58:	f002 f98c 	bl	10274 <memset>
    df5c:	612c      	str	r4, [r5, #16]
	return 0;
    df5e:	2000      	movs	r0, #0
}
    df60:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    df62:	f06f 0015 	mvn.w	r0, #21
}
    df66:	4770      	bx	lr
		return -EINVAL;
    df68:	f06f 0015 	mvn.w	r0, #21
    df6c:	e7f8      	b.n	df60 <onoff_manager_init+0x1e>
    df6e:	f06f 0015 	mvn.w	r0, #21
    df72:	e7f5      	b.n	df60 <onoff_manager_init+0x1e>
    df74:	f06f 0015 	mvn.w	r0, #21
    df78:	e7f2      	b.n	df60 <onoff_manager_init+0x1e>

0000df7a <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    df7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    df7c:	4604      	mov	r4, r0
    df7e:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    df80:	f7ff ff91 	bl	dea6 <validate_args>

	if (rv < 0) {
    df84:	1e06      	subs	r6, r0, #0
    df86:	db37      	blt.n	dff8 <onoff_request+0x7e>
    df88:	f04f 0320 	mov.w	r3, #32
    df8c:	f3ef 8211 	mrs	r2, BASEPRI
    df90:	f383 8812 	msr	BASEPRI_MAX, r3
    df94:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    df98:	8ba5      	ldrh	r5, [r4, #28]
    df9a:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    df9e:	8be3      	ldrh	r3, [r4, #30]
    dfa0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    dfa4:	428b      	cmp	r3, r1
    dfa6:	d02f      	beq.n	e008 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    dfa8:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    dfaa:	2d02      	cmp	r5, #2
    dfac:	d00c      	beq.n	dfc8 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    dfae:	b18d      	cbz	r5, dfd4 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    dfb0:	2d04      	cmp	r5, #4
    dfb2:	d00f      	beq.n	dfd4 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    dfb4:	2d06      	cmp	r5, #6
    dfb6:	d00d      	beq.n	dfd4 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    dfb8:	2d05      	cmp	r5, #5
    dfba:	d01f      	beq.n	dffc <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    dfbc:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    dfc0:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    dfc2:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    dfc4:	4608      	mov	r0, r1
    dfc6:	e00a      	b.n	dfde <onoff_request+0x64>
		mgr->refs += 1U;
    dfc8:	3301      	adds	r3, #1
    dfca:	83e3      	strh	r3, [r4, #30]
		notify = true;
    dfcc:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    dfce:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    dfd0:	4618      	mov	r0, r3
    dfd2:	e004      	b.n	dfde <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    dfd4:	fab5 f385 	clz	r3, r5
    dfd8:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    dfda:	2100      	movs	r1, #0
		add_client = true;
    dfdc:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    dfde:	b128      	cbz	r0, dfec <onoff_request+0x72>
	parent->next = child;
    dfe0:	2000      	movs	r0, #0
    dfe2:	6038      	str	r0, [r7, #0]
	return list->tail;
    dfe4:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    dfe6:	b1a8      	cbz	r0, e014 <onoff_request+0x9a>
	parent->next = child;
    dfe8:	6007      	str	r7, [r0, #0]
	list->tail = node;
    dfea:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    dfec:	b9ab      	cbnz	r3, e01a <onoff_request+0xa0>
	__asm__ volatile(
    dfee:	f382 8811 	msr	BASEPRI, r2
    dff2:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    dff6:	b9a9      	cbnz	r1, e024 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    dff8:	4630      	mov	r0, r6
    dffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    dffc:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    e000:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    e002:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    e004:	4608      	mov	r0, r1
    e006:	e7ea      	b.n	dfde <onoff_request+0x64>
		rv = -EAGAIN;
    e008:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    e00c:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    e00e:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    e010:	4608      	mov	r0, r1
    e012:	e7e4      	b.n	dfde <onoff_request+0x64>
    e014:	6067      	str	r7, [r4, #4]
	list->head = node;
    e016:	6027      	str	r7, [r4, #0]
}
    e018:	e7e8      	b.n	dfec <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    e01a:	2102      	movs	r1, #2
    e01c:	4620      	mov	r0, r4
    e01e:	f7f4 fd91 	bl	2b44 <process_event>
    e022:	e7e9      	b.n	dff8 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    e024:	2300      	movs	r3, #0
    e026:	462a      	mov	r2, r5
    e028:	4639      	mov	r1, r7
    e02a:	4620      	mov	r0, r4
    e02c:	f7ff ff51 	bl	ded2 <notify_one>
    e030:	e7e2      	b.n	dff8 <onoff_request+0x7e>

0000e032 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    e032:	b508      	push	{r3, lr}
    e034:	4604      	mov	r4, r0
    e036:	4608      	mov	r0, r1
    e038:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    e03a:	461a      	mov	r2, r3
    e03c:	47a0      	blx	r4
	return z_impl_z_current_get();
    e03e:	f7fd ffcf 	bl	bfe0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    e042:	f7f6 f8fd 	bl	4240 <z_impl_k_thread_abort>

0000e046 <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
    e046:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
    e048:	1d13      	adds	r3, r2, #4
    e04a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    e04e:	b9d3      	cbnz	r3, e086 <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
    e050:	2301      	movs	r3, #1
    e052:	fa03 f402 	lsl.w	r4, r3, r2
    e056:	68c3      	ldr	r3, [r0, #12]
    e058:	4323      	orrs	r3, r4
    e05a:	60c3      	str	r3, [r0, #12]
		b->next = c;
    e05c:	3204      	adds	r2, #4
    e05e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    e062:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
    e066:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
    e068:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e06c:	d307      	bcc.n	e07e <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    e06e:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
    e070:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
    e072:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e076:	d304      	bcc.n	e082 <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
    e078:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
    e07a:	bc70      	pop	{r4, r5, r6}
    e07c:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    e07e:	8099      	strh	r1, [r3, #4]
    e080:	e7f6      	b.n	e070 <free_list_add_bidx+0x2a>
    e082:	80d9      	strh	r1, [r3, #6]
    e084:	e7f9      	b.n	e07a <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
    e086:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
    e08a:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    e08c:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    e090:	d318      	bcc.n	e0c4 <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
    e092:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
    e094:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
    e098:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    e09c:	d314      	bcc.n	e0c8 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
    e09e:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
    e0a0:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
    e0a2:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    e0a6:	d311      	bcc.n	e0cc <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
    e0a8:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
    e0aa:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
    e0ae:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    e0b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e0b4:	d30c      	bcc.n	e0d0 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
    e0b6:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
    e0b8:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    e0ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e0be:	d309      	bcc.n	e0d4 <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
    e0c0:	60a1      	str	r1, [r4, #8]
    e0c2:	e7da      	b.n	e07a <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
    e0c4:	88a2      	ldrh	r2, [r4, #4]
    e0c6:	e7e5      	b.n	e094 <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
    e0c8:	80aa      	strh	r2, [r5, #4]
    e0ca:	e7e9      	b.n	e0a0 <free_list_add_bidx+0x5a>
    e0cc:	80eb      	strh	r3, [r5, #6]
    e0ce:	e7ec      	b.n	e0aa <free_list_add_bidx+0x64>
    e0d0:	80d1      	strh	r1, [r2, #6]
    e0d2:	e7f1      	b.n	e0b8 <free_list_add_bidx+0x72>
    e0d4:	80a1      	strh	r1, [r4, #4]
    e0d6:	e7d0      	b.n	e07a <free_list_add_bidx+0x34>

0000e0d8 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    e0d8:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
    e0da:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
    e0dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e0e0:	d307      	bcc.n	e0f2 <free_list_add+0x1a>
	void *cmem = &buf[c];
    e0e2:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
    e0e6:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    e0e8:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
    e0ea:	2a01      	cmp	r2, #1
    e0ec:	d002      	beq.n	e0f4 <free_list_add+0x1c>
    e0ee:	2200      	movs	r2, #0
    e0f0:	e000      	b.n	e0f4 <free_list_add+0x1c>
    e0f2:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
    e0f4:	b9a2      	cbnz	r2, e120 <free_list_add+0x48>
	void *cmem = &buf[c];
    e0f6:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
    e0fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e0fe:	d310      	bcc.n	e122 <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
    e100:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    e102:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    e104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e108:	d30d      	bcc.n	e126 <free_list_add+0x4e>
    e10a:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    e10c:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    e10e:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
    e112:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
    e114:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
    e118:	f1c2 021f 	rsb	r2, r2, #31
    e11c:	f7ff ff93 	bl	e046 <free_list_add_bidx>
	}
}
    e120:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
    e122:	8852      	ldrh	r2, [r2, #2]
    e124:	e7ed      	b.n	e102 <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
    e126:	2304      	movs	r3, #4
    e128:	e7f0      	b.n	e10c <free_list_add+0x34>

0000e12a <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    e12a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e12c:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
    e12e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    e132:	d32a      	bcc.n	e18a <sys_heap_init+0x60>
    e134:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    e136:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    e138:	1dc8      	adds	r0, r1, #7
    e13a:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    e13e:	440d      	add	r5, r1
    e140:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    e144:	1a2d      	subs	r5, r5, r0
    e146:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
    e148:	4606      	mov	r6, r0
	heap->heap = h;
    e14a:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
    e14c:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
    e14e:	2300      	movs	r3, #0
    e150:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
    e152:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e156:	d31a      	bcc.n	e18e <sys_heap_init+0x64>
    e158:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    e15a:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    e15c:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
    e160:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
    e162:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    e166:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    e16a:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
    e16e:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    e170:	f103 0e07 	add.w	lr, r3, #7
    e174:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    e178:	2300      	movs	r3, #0
    e17a:	4563      	cmp	r3, ip
    e17c:	da09      	bge.n	e192 <sys_heap_init+0x68>
		h->buckets[i].next = 0;
    e17e:	1d1a      	adds	r2, r3, #4
    e180:	2400      	movs	r4, #0
    e182:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    e186:	3301      	adds	r3, #1
    e188:	e7f7      	b.n	e17a <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
    e18a:	2504      	movs	r5, #4
    e18c:	e7d3      	b.n	e136 <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
    e18e:	2304      	movs	r3, #4
    e190:	e7e3      	b.n	e15a <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    e192:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
    e194:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e198:	d333      	bcc.n	e202 <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
    e19a:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
    e19c:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e1a0:	d331      	bcc.n	e206 <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
    e1a2:	2300      	movs	r3, #0
    e1a4:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
    e1a6:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e1aa:	d32f      	bcc.n	e20c <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    e1ac:	6843      	ldr	r3, [r0, #4]
    e1ae:	f043 0301 	orr.w	r3, r3, #1
    e1b2:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    e1b4:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    e1b6:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
    e1b8:	f02e 0307 	bic.w	r3, lr, #7
    e1bc:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
    e1be:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
    e1c2:	d328      	bcc.n	e216 <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
    e1c4:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
    e1c6:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e1c8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e1cc:	d325      	bcc.n	e21a <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
    e1ce:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
    e1d0:	f025 0307 	bic.w	r3, r5, #7
    e1d4:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
    e1d6:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e1d8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e1dc:	d31f      	bcc.n	e21e <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
    e1de:	2400      	movs	r4, #0
    e1e0:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
    e1e2:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
    e1e4:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e1e8:	d31c      	bcc.n	e224 <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
    e1ea:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
    e1ec:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
    e1ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e1f2:	d319      	bcc.n	e228 <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    e1f4:	686b      	ldr	r3, [r5, #4]
    e1f6:	f043 0301 	orr.w	r3, r3, #1
    e1fa:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    e1fc:	f7ff ff6c 	bl	e0d8 <free_list_add>
}
    e200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
    e202:	8043      	strh	r3, [r0, #2]
    e204:	e7ca      	b.n	e19c <sys_heap_init+0x72>
    e206:	2300      	movs	r3, #0
    e208:	8003      	strh	r3, [r0, #0]
    e20a:	e7cc      	b.n	e1a6 <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    e20c:	8843      	ldrh	r3, [r0, #2]
    e20e:	f043 0301 	orr.w	r3, r3, #1
    e212:	8043      	strh	r3, [r0, #2]
    e214:	e7ce      	b.n	e1b4 <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
    e216:	8066      	strh	r6, [r4, #2]
    e218:	e7d5      	b.n	e1c6 <sys_heap_init+0x9c>
    e21a:	52c1      	strh	r1, [r0, r3]
    e21c:	e7d8      	b.n	e1d0 <sys_heap_init+0xa6>
    e21e:	2400      	movs	r4, #0
    e220:	806c      	strh	r4, [r5, #2]
    e222:	e7de      	b.n	e1e2 <sys_heap_init+0xb8>
    e224:	52c2      	strh	r2, [r0, r3]
    e226:	e7e1      	b.n	e1ec <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    e228:	886b      	ldrh	r3, [r5, #2]
    e22a:	f043 0301 	orr.w	r3, r3, #1
    e22e:	806b      	strh	r3, [r5, #2]
    e230:	e7e4      	b.n	e1fc <sys_heap_init+0xd2>

0000e232 <outs>:
{
    e232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e236:	4607      	mov	r7, r0
    e238:	460e      	mov	r6, r1
    e23a:	4614      	mov	r4, r2
    e23c:	4698      	mov	r8, r3
	size_t count = 0;
    e23e:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e240:	e006      	b.n	e250 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    e242:	4631      	mov	r1, r6
    e244:	f814 0b01 	ldrb.w	r0, [r4], #1
    e248:	47b8      	blx	r7
		if (rc < 0) {
    e24a:	2800      	cmp	r0, #0
    e24c:	db09      	blt.n	e262 <outs+0x30>
		++count;
    e24e:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e250:	4544      	cmp	r4, r8
    e252:	d3f6      	bcc.n	e242 <outs+0x10>
    e254:	f1b8 0f00 	cmp.w	r8, #0
    e258:	d102      	bne.n	e260 <outs+0x2e>
    e25a:	7823      	ldrb	r3, [r4, #0]
    e25c:	2b00      	cmp	r3, #0
    e25e:	d1f0      	bne.n	e242 <outs+0x10>
	return (int)count;
    e260:	4628      	mov	r0, r5
}
    e262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e266 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    e266:	4770      	bx	lr

0000e268 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    e268:	b084      	sub	sp, #16
    e26a:	ab04      	add	r3, sp, #16
    e26c:	e903 0007 	stmdb	r3, {r0, r1, r2}
    e270:	2300      	movs	r3, #0
    e272:	f383 8811 	msr	BASEPRI, r3
    e276:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    e27a:	b004      	add	sp, #16
    e27c:	4770      	bx	lr

0000e27e <tty_putchar>:
{
    e27e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e282:	4604      	mov	r4, r0
    e284:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
    e286:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
    e28a:	f001 fdde 	bl	fe4a <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
    e28e:	b330      	cbz	r0, e2de <tty_putchar+0x60>
    e290:	2200      	movs	r2, #0
    e292:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
    e294:	4630      	mov	r0, r6
    e296:	f7fd fabb 	bl	b810 <z_impl_k_sem_take>
	if (res < 0) {
    e29a:	2800      	cmp	r0, #0
    e29c:	db1d      	blt.n	e2da <tty_putchar+0x5c>
	__asm__ volatile(
    e29e:	f04f 0320 	mov.w	r3, #32
    e2a2:	f3ef 8111 	mrs	r1, BASEPRI
    e2a6:	f383 8812 	msr	BASEPRI_MAX, r3
    e2aa:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
    e2ae:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
    e2b0:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
    e2b2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    e2b4:	4298      	cmp	r0, r3
    e2b6:	d800      	bhi.n	e2ba <tty_putchar+0x3c>
		tx_next = 0;
    e2b8:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
    e2ba:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
    e2bc:	4298      	cmp	r0, r3
    e2be:	d02e      	beq.n	e31e <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
    e2c0:	6b60      	ldr	r0, [r4, #52]	; 0x34
    e2c2:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
    e2c4:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
    e2c6:	f381 8811 	msr	BASEPRI, r1
    e2ca:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
    e2ce:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e2d0:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
    e2d2:	69db      	ldr	r3, [r3, #28]
    e2d4:	b353      	cbz	r3, e32c <tty_putchar+0xae>
		api->irq_tx_enable(dev);
    e2d6:	4798      	blx	r3
	return 0;
    e2d8:	2000      	movs	r0, #0
}
    e2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e2de:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
    e2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
    e2e4:	d017      	beq.n	e316 <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    e2e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e2ea:	ea4f 79e3 	mov.w	r9, r3, asr #31
    e2ee:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    e2f2:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e2f6:	03d8      	lsls	r0, r3, #15
    e2f8:	f240 37e7 	movw	r7, #999	; 0x3e7
    e2fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e300:	2300      	movs	r3, #0
    e302:	19c0      	adds	r0, r0, r7
    e304:	f04f 0700 	mov.w	r7, #0
    e308:	eb47 0101 	adc.w	r1, r7, r1
    e30c:	f7f2 feec 	bl	10e8 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
    e310:	4602      	mov	r2, r0
    e312:	460b      	mov	r3, r1
    e314:	e7be      	b.n	e294 <tty_putchar+0x16>
    e316:	f04f 32ff 	mov.w	r2, #4294967295
    e31a:	4613      	mov	r3, r2
    e31c:	e7ba      	b.n	e294 <tty_putchar+0x16>
    e31e:	f381 8811 	msr	BASEPRI, r1
    e322:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
    e326:	f06f 001b 	mvn.w	r0, #27
    e32a:	e7d6      	b.n	e2da <tty_putchar+0x5c>
	return 0;
    e32c:	2000      	movs	r0, #0
    e32e:	e7d4      	b.n	e2da <tty_putchar+0x5c>

0000e330 <tty_getchar>:
{
    e330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e332:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e334:	1d05      	adds	r5, r0, #4
    e336:	6a03      	ldr	r3, [r0, #32]
    e338:	f1b3 3fff 	cmp.w	r3, #4294967295
    e33c:	d031      	beq.n	e3a2 <tty_getchar+0x72>
    e33e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    e342:	17df      	asrs	r7, r3, #31
    e344:	03f9      	lsls	r1, r7, #15
    e346:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    e34a:	03d8      	lsls	r0, r3, #15
    e34c:	f240 36e7 	movw	r6, #999	; 0x3e7
    e350:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    e354:	2300      	movs	r3, #0
    e356:	1980      	adds	r0, r0, r6
    e358:	f04f 0600 	mov.w	r6, #0
    e35c:	eb46 0101 	adc.w	r1, r6, r1
    e360:	f7f2 fec2 	bl	10e8 <__aeabi_uldivmod>
    e364:	4602      	mov	r2, r0
    e366:	460b      	mov	r3, r1
    e368:	4628      	mov	r0, r5
    e36a:	f7fd fa51 	bl	b810 <z_impl_k_sem_take>
	if (res < 0) {
    e36e:	2800      	cmp	r0, #0
    e370:	db16      	blt.n	e3a0 <tty_getchar+0x70>
	__asm__ volatile(
    e372:	f04f 0320 	mov.w	r3, #32
    e376:	f3ef 8111 	mrs	r1, BASEPRI
    e37a:	f383 8812 	msr	BASEPRI_MAX, r3
    e37e:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
    e382:	6960      	ldr	r0, [r4, #20]
    e384:	8ba2      	ldrh	r2, [r4, #28]
    e386:	1c53      	adds	r3, r2, #1
    e388:	b29b      	uxth	r3, r3
    e38a:	83a3      	strh	r3, [r4, #28]
    e38c:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
    e38e:	69a2      	ldr	r2, [r4, #24]
    e390:	4293      	cmp	r3, r2
    e392:	d301      	bcc.n	e398 <tty_getchar+0x68>
		tty->rx_get = 0U;
    e394:	2300      	movs	r3, #0
    e396:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
    e398:	f381 8811 	msr	BASEPRI, r1
    e39c:	f3bf 8f6f 	isb	sy
}
    e3a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    e3a2:	f04f 32ff 	mov.w	r2, #4294967295
    e3a6:	4613      	mov	r3, r2
    e3a8:	e7de      	b.n	e368 <tty_getchar+0x38>

0000e3aa <tty_read_unbuf>:
{
    e3aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e3ae:	b083      	sub	sp, #12
    e3b0:	4681      	mov	r9, r0
    e3b2:	460e      	mov	r6, r1
    e3b4:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
    e3b6:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
    e3b8:	f04f 0800 	mov.w	r8, #0
	while (size) {
    e3bc:	e01a      	b.n	e3f4 <tty_read_unbuf+0x4a>
		return -ENOSYS;
    e3be:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
    e3c2:	f1b8 0f00 	cmp.w	r8, #0
    e3c6:	d003      	beq.n	e3d0 <tty_read_unbuf+0x26>
	return out_size;
    e3c8:	4640      	mov	r0, r8
}
    e3ca:	b003      	add	sp, #12
    e3cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
    e3d0:	f000 f9bf 	bl	e752 <__errno>
    e3d4:	6004      	str	r4, [r0, #0]
				return -1;
    e3d6:	f04f 30ff 	mov.w	r0, #4294967295
    e3da:	e7f6      	b.n	e3ca <tty_read_unbuf+0x20>
		if (size == 0 ||
    e3dc:	2d00      	cmp	r5, #0
    e3de:	d0f3      	beq.n	e3c8 <tty_read_unbuf+0x1e>
    e3e0:	f1b7 3fff 	cmp.w	r7, #4294967295
    e3e4:	d003      	beq.n	e3ee <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
    e3e6:	1e7b      	subs	r3, r7, #1
    e3e8:	2f00      	cmp	r7, #0
    e3ea:	d0ed      	beq.n	e3c8 <tty_read_unbuf+0x1e>
    e3ec:	461f      	mov	r7, r3
		if (res == -1) {
    e3ee:	f1b4 3fff 	cmp.w	r4, #4294967295
    e3f2:	d018      	beq.n	e426 <tty_read_unbuf+0x7c>
	while (size) {
    e3f4:	2d00      	cmp	r5, #0
    e3f6:	d0e7      	beq.n	e3c8 <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
    e3f8:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
    e3fc:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
    e3fe:	681b      	ldr	r3, [r3, #0]
    e400:	2b00      	cmp	r3, #0
    e402:	d0dc      	beq.n	e3be <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
    e404:	f10d 0107 	add.w	r1, sp, #7
    e408:	4798      	blx	r3
    e40a:	4604      	mov	r4, r0
		if (res <= -2) {
    e40c:	f1b0 3fff 	cmp.w	r0, #4294967295
    e410:	dbd7      	blt.n	e3c2 <tty_read_unbuf+0x18>
		if (res == 0) {
    e412:	2800      	cmp	r0, #0
    e414:	d1e2      	bne.n	e3dc <tty_read_unbuf+0x32>
			*p++ = c;
    e416:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e41a:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
    e41e:	f108 0801 	add.w	r8, r8, #1
			size--;
    e422:	3d01      	subs	r5, #1
    e424:	e7da      	b.n	e3dc <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
    e426:	2021      	movs	r0, #33	; 0x21
    e428:	2100      	movs	r1, #0
    e42a:	f7fd fdad 	bl	bf88 <z_impl_k_sleep>
    e42e:	e7e1      	b.n	e3f4 <tty_read_unbuf+0x4a>

0000e430 <tty_irq_input_hook>:
{
    e430:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
    e432:	8bc2      	ldrh	r2, [r0, #30]
    e434:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
    e436:	6984      	ldr	r4, [r0, #24]
    e438:	429c      	cmp	r4, r3
    e43a:	d800      	bhi.n	e43e <tty_irq_input_hook+0xe>
		rx_next = 0;
    e43c:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
    e43e:	8b84      	ldrh	r4, [r0, #28]
    e440:	429c      	cmp	r4, r3
    e442:	d007      	beq.n	e454 <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
    e444:	6944      	ldr	r4, [r0, #20]
    e446:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
    e448:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
    e44a:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    e44c:	f7fd f9bc 	bl	b7c8 <z_impl_k_sem_give>
}
    e450:	2001      	movs	r0, #1
    e452:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
    e454:	217e      	movs	r1, #126	; 0x7e
    e456:	f7ff ff12 	bl	e27e <tty_putchar>
		return 1;
    e45a:	e7f9      	b.n	e450 <tty_irq_input_hook+0x20>

0000e45c <tty_uart_isr>:
{
    e45c:	b530      	push	{r4, r5, lr}
    e45e:	b083      	sub	sp, #12
    e460:	4604      	mov	r4, r0
    e462:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
    e464:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
    e466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    e468:	b103      	cbz	r3, e46c <tty_uart_isr+0x10>
	return api->irq_update(dev);
    e46a:	4798      	blx	r3
	const struct uart_driver_api *api =
    e46c:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
    e46e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    e470:	b143      	cbz	r3, e484 <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
    e472:	4620      	mov	r0, r4
    e474:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
    e476:	b180      	cbz	r0, e49a <tty_uart_isr+0x3e>
    e478:	e004      	b.n	e484 <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
    e47a:	f89d 1007 	ldrb.w	r1, [sp, #7]
    e47e:	4628      	mov	r0, r5
    e480:	f7ff ffd6 	bl	e430 <tty_irq_input_hook>
	const struct uart_driver_api *api =
    e484:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
    e486:	699b      	ldr	r3, [r3, #24]
    e488:	2b00      	cmp	r3, #0
    e48a:	d0f6      	beq.n	e47a <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
    e48c:	2201      	movs	r2, #1
    e48e:	f10d 0107 	add.w	r1, sp, #7
    e492:	4620      	mov	r0, r4
    e494:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
    e496:	2800      	cmp	r0, #0
    e498:	d1ef      	bne.n	e47a <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
    e49a:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
    e49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    e49e:	b113      	cbz	r3, e4a6 <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
    e4a0:	4620      	mov	r0, r4
    e4a2:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
    e4a4:	b1b8      	cbz	r0, e4d6 <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
    e4a6:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
    e4a8:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
    e4aa:	4299      	cmp	r1, r3
    e4ac:	d015      	beq.n	e4da <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
    e4ae:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    e4b0:	1c4a      	adds	r2, r1, #1
    e4b2:	87aa      	strh	r2, [r5, #60]	; 0x3c
    e4b4:	4419      	add	r1, r3
	const struct uart_driver_api *api =
    e4b6:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
    e4b8:	695b      	ldr	r3, [r3, #20]
    e4ba:	b113      	cbz	r3, e4c2 <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
    e4bc:	2201      	movs	r2, #1
    e4be:	4620      	mov	r0, r4
    e4c0:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
    e4c2:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
    e4c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
    e4c6:	429a      	cmp	r2, r3
    e4c8:	d301      	bcc.n	e4ce <tty_uart_isr+0x72>
				tty->tx_get = 0U;
    e4ca:	2300      	movs	r3, #0
    e4cc:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
    e4ce:	f105 0024 	add.w	r0, r5, #36	; 0x24
    e4d2:	f7fd f979 	bl	b7c8 <z_impl_k_sem_give>
}
    e4d6:	b003      	add	sp, #12
    e4d8:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
    e4da:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
    e4dc:	6a1b      	ldr	r3, [r3, #32]
    e4de:	2b00      	cmp	r3, #0
    e4e0:	d0f9      	beq.n	e4d6 <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
    e4e2:	4620      	mov	r0, r4
    e4e4:	4798      	blx	r3
    e4e6:	e7f6      	b.n	e4d6 <tty_uart_isr+0x7a>

0000e4e8 <tty_read>:
{
    e4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e4ec:	4607      	mov	r7, r0
    e4ee:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
    e4f0:	6983      	ldr	r3, [r0, #24]
    e4f2:	b17b      	cbz	r3, e514 <tty_read+0x2c>
	size_t out_size = 0;
    e4f4:	2600      	movs	r6, #0
	while (size--) {
    e4f6:	f102 38ff 	add.w	r8, r2, #4294967295
    e4fa:	b1ba      	cbz	r2, e52c <tty_read+0x44>
		res = tty_getchar(tty);
    e4fc:	4638      	mov	r0, r7
    e4fe:	f7ff ff17 	bl	e330 <tty_getchar>
		if (res < 0) {
    e502:	1e04      	subs	r4, r0, #0
    e504:	db0a      	blt.n	e51c <tty_read+0x34>
		*p++ = (uint8_t)res;
    e506:	4629      	mov	r1, r5
    e508:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
    e50c:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
    e50e:	460d      	mov	r5, r1
	while (size--) {
    e510:	4642      	mov	r2, r8
    e512:	e7f0      	b.n	e4f6 <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
    e514:	f7ff ff49 	bl	e3aa <tty_read_unbuf>
    e518:	4604      	mov	r4, r0
    e51a:	e008      	b.n	e52e <tty_read+0x46>
			if (out_size == 0) {
    e51c:	b10e      	cbz	r6, e522 <tty_read+0x3a>
			return out_size;
    e51e:	4634      	mov	r4, r6
    e520:	e005      	b.n	e52e <tty_read+0x46>
				errno = -res;
    e522:	f000 f916 	bl	e752 <__errno>
    e526:	4263      	negs	r3, r4
    e528:	6003      	str	r3, [r0, #0]
				return res;
    e52a:	e000      	b.n	e52e <tty_read+0x46>
	return out_size;
    e52c:	4634      	mov	r4, r6
}
    e52e:	4620      	mov	r0, r4
    e530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e534 <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e534:	b570      	push	{r4, r5, r6, lr}
    e536:	4604      	mov	r4, r0
    e538:	460e      	mov	r6, r1
    e53a:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
    e53c:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e53e:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
    e540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e542:	b103      	cbz	r3, e546 <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
    e544:	4798      	blx	r3

	tty->rx_ringbuf = buf;
    e546:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
    e548:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
    e54a:	b90d      	cbnz	r5, e550 <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
    e54c:	2000      	movs	r0, #0
    e54e:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
    e550:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
    e552:	f04f 32ff 	mov.w	r2, #4294967295
    e556:	2100      	movs	r1, #0
    e558:	f001 fcbb 	bl	fed2 <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
    e55c:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
    e55e:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
    e560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e562:	2b00      	cmp	r3, #0
    e564:	d0f2      	beq.n	e54c <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
    e566:	4798      	blx	r3
    e568:	e7f0      	b.n	e54c <tty_set_rx_buf+0x18>

0000e56a <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    e56a:	b570      	push	{r4, r5, r6, lr}
    e56c:	4604      	mov	r4, r0
    e56e:	460e      	mov	r6, r1
    e570:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
    e572:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
    e574:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
    e576:	6a1b      	ldr	r3, [r3, #32]
    e578:	b103      	cbz	r3, e57c <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
    e57a:	4798      	blx	r3

	tty->tx_ringbuf = buf;
    e57c:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
    e57e:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
    e580:	f104 0024 	add.w	r0, r4, #36	; 0x24
    e584:	1e69      	subs	r1, r5, #1
    e586:	f04f 32ff 	mov.w	r2, #4294967295
    e58a:	f001 fca2 	bl	fed2 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
    e58e:	2000      	movs	r0, #0
    e590:	bd70      	pop	{r4, r5, r6, pc}

0000e592 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
    e592:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
    e594:	f7f5 f9da 	bl	394c <__do_global_ctors_aux>
	__do_init_array_aux();
    e598:	f7f5 f9ca 	bl	3930 <__do_init_array_aux>
}
    e59c:	bd08      	pop	{r3, pc}

0000e59e <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
    e59e:	2000      	movs	r0, #0
    e5a0:	4770      	bx	lr

0000e5a2 <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    e5a2:	2200      	movs	r2, #0
    e5a4:	6002      	str	r2, [r0, #0]
    e5a6:	6042      	str	r2, [r0, #4]
    e5a8:	6082      	str	r2, [r0, #8]
}
    e5aa:	4770      	bx	lr

0000e5ac <abort_function>:
{
    e5ac:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    e5ae:	2000      	movs	r0, #0
    e5b0:	f7f5 f8e4 	bl	377c <sys_reboot>

0000e5b4 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    e5b4:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    e5b6:	f001 fbd0 	bl	fd5a <z_fatal_error>
}
    e5ba:	bd08      	pop	{r3, pc}

0000e5bc <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    e5bc:	b508      	push	{r3, lr}
    e5be:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    e5c0:	6800      	ldr	r0, [r0, #0]
    e5c2:	f7ff fff7 	bl	e5b4 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    e5c6:	bd08      	pop	{r3, pc}

0000e5c8 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    e5c8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    e5ca:	2100      	movs	r1, #0
    e5cc:	2001      	movs	r0, #1
    e5ce:	f7ff fff1 	bl	e5b4 <z_arm_fatal_error>
}
    e5d2:	bd08      	pop	{r3, pc}

0000e5d4 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    e5d4:	b508      	push	{r3, lr}
	handler();
    e5d6:	f7f5 fba9 	bl	3d2c <z_SysNmiOnReset>
	z_arm_int_exit();
    e5da:	f7f5 fc77 	bl	3ecc <z_arm_exc_exit>
}
    e5de:	bd08      	pop	{r3, pc}

0000e5e0 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
    e5e0:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    e5e4:	f383 880b 	msr	PSPLIM, r3
}
    e5e8:	4770      	bx	lr

0000e5ea <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
    e5ea:	b508      	push	{r3, lr}
    e5ec:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
    e5ee:	4601      	mov	r1, r0
    e5f0:	4618      	mov	r0, r3
    e5f2:	f7ff ffd4 	bl	e59e <__cxa_atexit>
}
    e5f6:	bd08      	pop	{r3, pc}

0000e5f8 <memory_fault_recoverable>:
}
    e5f8:	2000      	movs	r0, #0
    e5fa:	4770      	bx	lr

0000e5fc <debug_monitor>:
	*recoverable = false;
    e5fc:	2300      	movs	r3, #0
    e5fe:	700b      	strb	r3, [r1, #0]
}
    e600:	4770      	bx	lr

0000e602 <fault_handle>:
{
    e602:	b508      	push	{r3, lr}
	*recoverable = false;
    e604:	2300      	movs	r3, #0
    e606:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    e608:	1ecb      	subs	r3, r1, #3
    e60a:	2b09      	cmp	r3, #9
    e60c:	d81a      	bhi.n	e644 <fault_handle+0x42>
    e60e:	e8df f003 	tbb	[pc, r3]
    e612:	0905      	.short	0x0905
    e614:	1919110d 	.word	0x1919110d
    e618:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    e61c:	4611      	mov	r1, r2
    e61e:	f7f5 fcd1 	bl	3fc4 <hard_fault>
		break;
    e622:	e010      	b.n	e646 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    e624:	2100      	movs	r1, #0
    e626:	f7f5 fc5f 	bl	3ee8 <mem_manage_fault>
		break;
    e62a:	e00c      	b.n	e646 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    e62c:	2100      	movs	r1, #0
    e62e:	f7f5 fc87 	bl	3f40 <bus_fault>
		break;
    e632:	e008      	b.n	e646 <fault_handle+0x44>
		reason = usage_fault(esf);
    e634:	f7f5 fcae 	bl	3f94 <usage_fault>
		break;
    e638:	e005      	b.n	e646 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    e63a:	4611      	mov	r1, r2
    e63c:	f7ff ffde 	bl	e5fc <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e640:	2000      	movs	r0, #0
		break;
    e642:	e000      	b.n	e646 <fault_handle+0x44>
	*recoverable = false;
    e644:	2000      	movs	r0, #0
}
    e646:	bd08      	pop	{r3, pc}

0000e648 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    e648:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    e64c:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    e650:	d001      	beq.n	e656 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    e652:	b2c0      	uxtb	r0, r0
    e654:	4770      	bx	lr
	}

	return -EINVAL;
    e656:	f06f 0015 	mvn.w	r0, #21
}
    e65a:	4770      	bx	lr

0000e65c <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    e65c:	6843      	ldr	r3, [r0, #4]
		&&
    e65e:	2b1f      	cmp	r3, #31
    e660:	d90a      	bls.n	e678 <mpu_partition_is_valid+0x1c>
		&&
    e662:	f013 0f1f 	tst.w	r3, #31
    e666:	d001      	beq.n	e66c <mpu_partition_is_valid+0x10>
		&&
    e668:	2000      	movs	r0, #0
    e66a:	4770      	bx	lr
		((part->start &
    e66c:	6803      	ldr	r3, [r0, #0]
		&&
    e66e:	f013 0f1f 	tst.w	r3, #31
    e672:	d003      	beq.n	e67c <mpu_partition_is_valid+0x20>
    e674:	2000      	movs	r0, #0
    e676:	4770      	bx	lr
    e678:	2000      	movs	r0, #0
    e67a:	4770      	bx	lr
    e67c:	2001      	movs	r0, #1
}
    e67e:	4770      	bx	lr

0000e680 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    e680:	2807      	cmp	r0, #7
    e682:	d805      	bhi.n	e690 <region_allocate_and_init+0x10>
{
    e684:	b510      	push	{r4, lr}
    e686:	4604      	mov	r4, r0
	region_init(index, region_conf);
    e688:	f7f5 fe16 	bl	42b8 <region_init>
	return index;
    e68c:	4620      	mov	r0, r4
}
    e68e:	bd10      	pop	{r4, pc}
		return -EINVAL;
    e690:	f06f 0015 	mvn.w	r0, #21
}
    e694:	4770      	bx	lr

0000e696 <mpu_configure_region>:
{
    e696:	b530      	push	{r4, r5, lr}
    e698:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    e69a:	680b      	ldr	r3, [r1, #0]
    e69c:	9300      	str	r3, [sp, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    e69e:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    e6a0:	890d      	ldrh	r5, [r1, #8]
    e6a2:	f89d 2008 	ldrb.w	r2, [sp, #8]
    e6a6:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    e6aa:	7a89      	ldrb	r1, [r1, #10]
    e6ac:	f361 1247 	bfi	r2, r1, #5, #3
    e6b0:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    e6b4:	f023 031f 	bic.w	r3, r3, #31
    e6b8:	4423      	add	r3, r4
    e6ba:	3b01      	subs	r3, #1
    e6bc:	f023 031f 	bic.w	r3, r3, #31
    e6c0:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    e6c2:	4669      	mov	r1, sp
    e6c4:	f7ff ffdc 	bl	e680 <region_allocate_and_init>
}
    e6c8:	b005      	add	sp, #20
    e6ca:	bd30      	pop	{r4, r5, pc}

0000e6cc <arm_core_mpu_configure_static_mpu_regions>:
{
    e6cc:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    e6ce:	f7f5 fed1 	bl	4474 <mpu_configure_static_mpu_regions>
}
    e6d2:	bd08      	pop	{r3, pc}

0000e6d4 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    e6d4:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    e6d6:	f7f5 fed7 	bl	4488 <mpu_mark_areas_for_dynamic_regions>
}
    e6da:	bd08      	pop	{r3, pc}

0000e6dc <malloc_prepare>:
}
    e6dc:	2000      	movs	r0, #0
    e6de:	4770      	bx	lr

0000e6e0 <_stdout_hook_default>:
}
    e6e0:	f04f 30ff 	mov.w	r0, #4294967295
    e6e4:	4770      	bx	lr

0000e6e6 <_stdin_hook_default>:
}
    e6e6:	2000      	movs	r0, #0
    e6e8:	4770      	bx	lr

0000e6ea <_read>:
{
    e6ea:	b508      	push	{r3, lr}
    e6ec:	4608      	mov	r0, r1
    e6ee:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
    e6f0:	f7f5 ff5a 	bl	45a8 <z_impl_zephyr_read_stdin>
}
    e6f4:	bd08      	pop	{r3, pc}

0000e6f6 <_write>:
{
    e6f6:	b508      	push	{r3, lr}
    e6f8:	4608      	mov	r0, r1
    e6fa:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
    e6fc:	f7f5 ff6a 	bl	45d4 <z_impl_zephyr_write_stdout>
}
    e700:	bd08      	pop	{r3, pc}

0000e702 <_close>:
}
    e702:	f04f 30ff 	mov.w	r0, #4294967295
    e706:	4770      	bx	lr

0000e708 <_lseek>:
}
    e708:	2000      	movs	r0, #0
    e70a:	4770      	bx	lr

0000e70c <_isatty>:
}
    e70c:	2802      	cmp	r0, #2
    e70e:	bfcc      	ite	gt
    e710:	2000      	movgt	r0, #0
    e712:	2001      	movle	r0, #1
    e714:	4770      	bx	lr

0000e716 <_kill>:
}
    e716:	2000      	movs	r0, #0
    e718:	4770      	bx	lr

0000e71a <_getpid>:
}
    e71a:	2000      	movs	r0, #0
    e71c:	4770      	bx	lr

0000e71e <_fstat>:
	st->st_mode = S_IFCHR;
    e71e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    e722:	604b      	str	r3, [r1, #4]
}
    e724:	2000      	movs	r0, #0
    e726:	4770      	bx	lr

0000e728 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
    e728:	b510      	push	{r4, lr}
    e72a:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
    e72c:	2014      	movs	r0, #20
    e72e:	f7fe f87d 	bl	c82c <malloc>
    e732:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    e734:	f001 fbc6 	bl	fec4 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
    e738:	bd10      	pop	{r4, pc}

0000e73a <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
    e73a:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
    e73c:	f04f 32ff 	mov.w	r2, #4294967295
    e740:	f04f 33ff 	mov.w	r3, #4294967295
    e744:	f7fc ff72 	bl	b62c <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
    e748:	bd08      	pop	{r3, pc}

0000e74a <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
    e74a:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
    e74c:	f7fc fff8 	bl	b740 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
    e750:	bd08      	pop	{r3, pc}

0000e752 <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
    e752:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    e754:	f7fc fd36 	bl	b1c4 <z_impl_z_errno>
	return z_errno();
}
    e758:	bd08      	pop	{r3, pc}

0000e75a <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    e75a:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    e75c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    e760:	0089      	lsls	r1, r1, #2
    e762:	3180      	adds	r1, #128	; 0x80
}
    e764:	4408      	add	r0, r1
    e766:	4770      	bx	lr

0000e768 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    e768:	6840      	ldr	r0, [r0, #4]
}
    e76a:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    e76e:	4770      	bx	lr

0000e770 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    e770:	6900      	ldr	r0, [r0, #16]
}
    e772:	eb00 1041 	add.w	r0, r0, r1, lsl #5
    e776:	4770      	bx	lr

0000e778 <get_status>:
{
    e778:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    e77a:	b2c9      	uxtb	r1, r1
    e77c:	f7ff ffed 	bl	e75a <get_sub_data>
    e780:	6880      	ldr	r0, [r0, #8]
}
    e782:	f000 0007 	and.w	r0, r0, #7
    e786:	bd08      	pop	{r3, pc}

0000e788 <set_off_state>:
	__asm__ volatile(
    e788:	f04f 0320 	mov.w	r3, #32
    e78c:	f3ef 8211 	mrs	r2, BASEPRI
    e790:	f383 8812 	msr	BASEPRI_MAX, r3
    e794:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e798:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    e79a:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    e79e:	d001      	beq.n	e7a4 <set_off_state+0x1c>
    e7a0:	428b      	cmp	r3, r1
    e7a2:	d107      	bne.n	e7b4 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    e7a4:	2301      	movs	r3, #1
    e7a6:	6003      	str	r3, [r0, #0]
	int err = 0;
    e7a8:	2000      	movs	r0, #0
	__asm__ volatile(
    e7aa:	f382 8811 	msr	BASEPRI, r2
    e7ae:	f3bf 8f6f 	isb	sy
}
    e7b2:	4770      	bx	lr
		err = -EPERM;
    e7b4:	f04f 30ff 	mov.w	r0, #4294967295
    e7b8:	e7f7      	b.n	e7aa <set_off_state+0x22>

0000e7ba <set_starting_state>:
{
    e7ba:	b410      	push	{r4}
	__asm__ volatile(
    e7bc:	f04f 0320 	mov.w	r3, #32
    e7c0:	f3ef 8211 	mrs	r2, BASEPRI
    e7c4:	f383 8812 	msr	BASEPRI_MAX, r3
    e7c8:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e7cc:	6803      	ldr	r3, [r0, #0]
    e7ce:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    e7d2:	f003 0307 	and.w	r3, r3, #7
    e7d6:	2b01      	cmp	r3, #1
    e7d8:	d009      	beq.n	e7ee <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    e7da:	428c      	cmp	r4, r1
    e7dc:	d00a      	beq.n	e7f4 <set_starting_state+0x3a>
		err = -EPERM;
    e7de:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    e7e2:	f382 8811 	msr	BASEPRI, r2
    e7e6:	f3bf 8f6f 	isb	sy
}
    e7ea:	bc10      	pop	{r4}
    e7ec:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    e7ee:	6001      	str	r1, [r0, #0]
	int err = 0;
    e7f0:	2000      	movs	r0, #0
    e7f2:	e7f6      	b.n	e7e2 <set_starting_state+0x28>
		err = -EALREADY;
    e7f4:	f06f 0077 	mvn.w	r0, #119	; 0x77
    e7f8:	e7f3      	b.n	e7e2 <set_starting_state+0x28>

0000e7fa <set_on_state>:
	__asm__ volatile(
    e7fa:	f04f 0320 	mov.w	r3, #32
    e7fe:	f3ef 8211 	mrs	r2, BASEPRI
    e802:	f383 8812 	msr	BASEPRI_MAX, r3
    e806:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    e80a:	6803      	ldr	r3, [r0, #0]
    e80c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    e810:	f043 0302 	orr.w	r3, r3, #2
    e814:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    e816:	f382 8811 	msr	BASEPRI, r2
    e81a:	f3bf 8f6f 	isb	sy
}
    e81e:	4770      	bx	lr

0000e820 <clkstarted_handle>:
{
    e820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e822:	4606      	mov	r6, r0
    e824:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    e826:	f7ff ff98 	bl	e75a <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    e82a:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    e82c:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    e82e:	2300      	movs	r3, #0
    e830:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    e834:	f7ff ffe1 	bl	e7fa <set_on_state>
	if (callback) {
    e838:	b11d      	cbz	r5, e842 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    e83a:	463a      	mov	r2, r7
    e83c:	4621      	mov	r1, r4
    e83e:	4630      	mov	r0, r6
    e840:	47a8      	blx	r5
}
    e842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e844 <stop>:
{
    e844:	b570      	push	{r4, r5, r6, lr}
    e846:	4606      	mov	r6, r0
    e848:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e84a:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e84c:	4621      	mov	r1, r4
    e84e:	f7ff ff84 	bl	e75a <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    e852:	4629      	mov	r1, r5
    e854:	3008      	adds	r0, #8
    e856:	f7ff ff97 	bl	e788 <set_off_state>
	if (err < 0) {
    e85a:	2800      	cmp	r0, #0
    e85c:	db06      	blt.n	e86c <stop+0x28>
	get_sub_config(dev, type)->stop();
    e85e:	4621      	mov	r1, r4
    e860:	4630      	mov	r0, r6
    e862:	f7ff ff81 	bl	e768 <get_sub_config>
    e866:	6843      	ldr	r3, [r0, #4]
    e868:	4798      	blx	r3
	return 0;
    e86a:	2000      	movs	r0, #0
}
    e86c:	bd70      	pop	{r4, r5, r6, pc}

0000e86e <api_stop>:
{
    e86e:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    e870:	2280      	movs	r2, #128	; 0x80
    e872:	f7ff ffe7 	bl	e844 <stop>
}
    e876:	bd08      	pop	{r3, pc}

0000e878 <async_start>:
{
    e878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e87c:	4606      	mov	r6, r0
    e87e:	4690      	mov	r8, r2
    e880:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e882:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e884:	4629      	mov	r1, r5
    e886:	f7ff ff68 	bl	e75a <get_sub_data>
    e88a:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    e88c:	9906      	ldr	r1, [sp, #24]
    e88e:	3008      	adds	r0, #8
    e890:	f7ff ff93 	bl	e7ba <set_starting_state>
	if (err < 0) {
    e894:	2800      	cmp	r0, #0
    e896:	db09      	blt.n	e8ac <async_start+0x34>
	subdata->cb = cb;
    e898:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    e89c:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    e89e:	4629      	mov	r1, r5
    e8a0:	4630      	mov	r0, r6
    e8a2:	f7ff ff61 	bl	e768 <get_sub_config>
    e8a6:	6803      	ldr	r3, [r0, #0]
    e8a8:	4798      	blx	r3
	return 0;
    e8aa:	2000      	movs	r0, #0
}
    e8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e8b0 <api_start>:
{
    e8b0:	b510      	push	{r4, lr}
    e8b2:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    e8b4:	2480      	movs	r4, #128	; 0x80
    e8b6:	9400      	str	r4, [sp, #0]
    e8b8:	f7ff ffde 	bl	e878 <async_start>
}
    e8bc:	b002      	add	sp, #8
    e8be:	bd10      	pop	{r4, pc}

0000e8c0 <onoff_started_callback>:
{
    e8c0:	b510      	push	{r4, lr}
    e8c2:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    e8c4:	b2c9      	uxtb	r1, r1
    e8c6:	f7ff ff53 	bl	e770 <get_onoff_manager>
	notify(mgr, 0);
    e8ca:	2100      	movs	r1, #0
    e8cc:	47a0      	blx	r4
}
    e8ce:	bd10      	pop	{r4, pc}

0000e8d0 <hfclk_start>:
{
    e8d0:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    e8d2:	2001      	movs	r0, #1
    e8d4:	f7f7 f8c0 	bl	5a58 <nrfx_clock_start>
}
    e8d8:	bd08      	pop	{r3, pc}

0000e8da <hfclkaudio_start>:
{
    e8da:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    e8dc:	2003      	movs	r0, #3
    e8de:	f7f7 f8bb 	bl	5a58 <nrfx_clock_start>
}
    e8e2:	bd08      	pop	{r3, pc}

0000e8e4 <hfclk192m_start>:
{
    e8e4:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    e8e6:	2002      	movs	r0, #2
    e8e8:	f7f7 f8b6 	bl	5a58 <nrfx_clock_start>
}
    e8ec:	bd08      	pop	{r3, pc}

0000e8ee <lfclk_start>:
{
    e8ee:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    e8f0:	2000      	movs	r0, #0
    e8f2:	f7f7 f8b1 	bl	5a58 <nrfx_clock_start>
}
    e8f6:	bd08      	pop	{r3, pc}

0000e8f8 <hfclk_stop>:
{
    e8f8:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    e8fa:	2001      	movs	r0, #1
    e8fc:	f7f7 f906 	bl	5b0c <nrfx_clock_stop>
}
    e900:	bd08      	pop	{r3, pc}

0000e902 <hfclkaudio_stop>:
{
    e902:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    e904:	2003      	movs	r0, #3
    e906:	f7f7 f901 	bl	5b0c <nrfx_clock_stop>
}
    e90a:	bd08      	pop	{r3, pc}

0000e90c <hfclk192m_stop>:
{
    e90c:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    e90e:	2002      	movs	r0, #2
    e910:	f7f7 f8fc 	bl	5b0c <nrfx_clock_stop>
}
    e914:	bd08      	pop	{r3, pc}

0000e916 <lfclk_stop>:
{
    e916:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    e918:	2000      	movs	r0, #0
    e91a:	f7f7 f8f7 	bl	5b0c <nrfx_clock_stop>
}
    e91e:	bd08      	pop	{r3, pc}

0000e920 <blocking_start_callback>:
{
    e920:	b508      	push	{r3, lr}
    e922:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    e924:	f7fc ff50 	bl	b7c8 <z_impl_k_sem_give>
}
    e928:	bd08      	pop	{r3, pc}

0000e92a <debug_hook_out_nop>:
}
    e92a:	2000      	movs	r0, #0
    e92c:	4770      	bx	lr

0000e92e <gpio_nrfx_port_get_raw>:
	return port->config;
    e92e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e930:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    e932:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    e934:	600b      	str	r3, [r1, #0]
}
    e936:	2000      	movs	r0, #0
    e938:	4770      	bx	lr

0000e93a <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    e93a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e93c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    e93e:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    e940:	4042      	eors	r2, r0
    e942:	400a      	ands	r2, r1
    e944:	4042      	eors	r2, r0
    p_reg->OUT = value;
    e946:	605a      	str	r2, [r3, #4]
}
    e948:	2000      	movs	r0, #0
    e94a:	4770      	bx	lr

0000e94c <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    e94c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e94e:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    e950:	6099      	str	r1, [r3, #8]
}
    e952:	2000      	movs	r0, #0
    e954:	4770      	bx	lr

0000e956 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    e956:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e958:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    e95a:	60d9      	str	r1, [r3, #12]
}
    e95c:	2000      	movs	r0, #0
    e95e:	4770      	bx	lr

0000e960 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    e960:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e962:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    e964:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
    e966:	404b      	eors	r3, r1
    p_reg->OUT = value;
    e968:	6053      	str	r3, [r2, #4]
}
    e96a:	2000      	movs	r0, #0
    e96c:	4770      	bx	lr

0000e96e <gpio_nrfx_manage_callback>:
{
    e96e:	b470      	push	{r4, r5, r6}
	return port->data;
    e970:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    e972:	1d05      	adds	r5, r0, #4
	return list->head;
    e974:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
    e976:	b1db      	cbz	r3, e9b0 <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    e978:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e97a:	2400      	movs	r4, #0
    e97c:	e00a      	b.n	e994 <gpio_nrfx_manage_callback+0x26>
	return node->next;
    e97e:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    e980:	6043      	str	r3, [r0, #4]
	return list->tail;
    e982:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e984:	42a1      	cmp	r1, r4
    e986:	d10f      	bne.n	e9a8 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e988:	606b      	str	r3, [r5, #4]
}
    e98a:	e00d      	b.n	e9a8 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    e98c:	606c      	str	r4, [r5, #4]
}
    e98e:	e00b      	b.n	e9a8 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e990:	461c      	mov	r4, r3
    e992:	681b      	ldr	r3, [r3, #0]
    e994:	b15b      	cbz	r3, e9ae <gpio_nrfx_manage_callback+0x40>
    e996:	429e      	cmp	r6, r3
    e998:	d1fa      	bne.n	e990 <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    e99a:	2c00      	cmp	r4, #0
    e99c:	d0ef      	beq.n	e97e <gpio_nrfx_manage_callback+0x10>
	return node->next;
    e99e:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    e9a0:	6023      	str	r3, [r4, #0]
	return list->tail;
    e9a2:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    e9a4:	4299      	cmp	r1, r3
    e9a6:	d0f1      	beq.n	e98c <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    e9a8:	2300      	movs	r3, #0
    e9aa:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    e9ac:	e000      	b.n	e9b0 <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    e9ae:	b152      	cbz	r2, e9c6 <gpio_nrfx_manage_callback+0x58>
	if (set) {
    e9b0:	b162      	cbz	r2, e9cc <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    e9b2:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    e9b4:	600b      	str	r3, [r1, #0]
	list->head = node;
    e9b6:	6041      	str	r1, [r0, #4]
	return list->tail;
    e9b8:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    e9ba:	b10b      	cbz	r3, e9c0 <gpio_nrfx_manage_callback+0x52>
	return 0;
    e9bc:	2000      	movs	r0, #0
    e9be:	e006      	b.n	e9ce <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    e9c0:	6069      	str	r1, [r5, #4]
    e9c2:	2000      	movs	r0, #0
}
    e9c4:	e003      	b.n	e9ce <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    e9c6:	f06f 0015 	mvn.w	r0, #21
    e9ca:	e000      	b.n	e9ce <gpio_nrfx_manage_callback+0x60>
	return 0;
    e9cc:	2000      	movs	r0, #0
}
    e9ce:	bc70      	pop	{r4, r5, r6}
    e9d0:	4770      	bx	lr

0000e9d2 <endtx_isr>:
	return dev->config;
    e9d2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e9d4:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    e9d6:	f04f 0120 	mov.w	r1, #32
    e9da:	f3ef 8211 	mrs	r2, BASEPRI
    e9de:	f381 8812 	msr	BASEPRI_MAX, r1
    e9e2:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e9e6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    e9ea:	b131      	cbz	r1, e9fa <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e9ec:	2100      	movs	r1, #0
    e9ee:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    e9f2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e9f6:	2101      	movs	r1, #1
    e9f8:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    e9fa:	f382 8811 	msr	BASEPRI, r2
    e9fe:	f3bf 8f6f 	isb	sy
}
    ea02:	4770      	bx	lr

0000ea04 <uarte_nrfx_isr_int>:
{
    ea04:	b538      	push	{r3, r4, r5, lr}
    ea06:	4604      	mov	r4, r0
	return dev->config;
    ea08:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea0a:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    ea0c:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    ea10:	f413 7f80 	tst.w	r3, #256	; 0x100
    ea14:	d003      	beq.n	ea1e <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ea16:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
    ea1a:	2b00      	cmp	r3, #0
    ea1c:	d139      	bne.n	ea92 <uarte_nrfx_isr_int+0x8e>
	return dev->config;
    ea1e:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    ea20:	685b      	ldr	r3, [r3, #4]
    ea22:	f013 0f10 	tst.w	r3, #16
    ea26:	d01a      	beq.n	ea5e <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
    ea28:	f04f 0320 	mov.w	r3, #32
    ea2c:	f3ef 8211 	mrs	r2, BASEPRI
    ea30:	f383 8812 	msr	BASEPRI_MAX, r3
    ea34:	f3bf 8f6f 	isb	sy
    ea38:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    ea3c:	b113      	cbz	r3, ea44 <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    ea3e:	2300      	movs	r3, #0
    ea40:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
    ea44:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
    ea46:	68db      	ldr	r3, [r3, #12]
    ea48:	b10b      	cbz	r3, ea4e <uarte_nrfx_isr_int+0x4a>
    ea4a:	691b      	ldr	r3, [r3, #16]
    ea4c:	b91b      	cbnz	r3, ea56 <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
    ea4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    ea52:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
    ea56:	f382 8811 	msr	BASEPRI, r2
    ea5a:	f3bf 8f6f 	isb	sy
	return dev->data;
    ea5e:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
    ea60:	68da      	ldr	r2, [r3, #12]
    ea62:	b1aa      	cbz	r2, ea90 <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ea64:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    ea68:	b121      	cbz	r1, ea74 <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
    ea6a:	2100      	movs	r1, #0
    ea6c:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
    ea6e:	68da      	ldr	r2, [r3, #12]
    ea70:	7b92      	ldrb	r2, [r2, #14]
    ea72:	b98a      	cbnz	r2, ea98 <uarte_nrfx_isr_int+0x94>
    ea74:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    ea78:	b122      	cbz	r2, ea84 <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ea7a:	2200      	movs	r2, #0
    ea7c:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
    ea80:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
    ea84:	68da      	ldr	r2, [r3, #12]
    ea86:	6813      	ldr	r3, [r2, #0]
    ea88:	b113      	cbz	r3, ea90 <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
    ea8a:	6851      	ldr	r1, [r2, #4]
    ea8c:	4620      	mov	r0, r4
    ea8e:	4798      	blx	r3
}
    ea90:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    ea92:	f7ff ff9e 	bl	e9d2 <endtx_isr>
    ea96:	e7c2      	b.n	ea1e <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
    ea98:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    ea9c:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
    eaa0:	68db      	ldr	r3, [r3, #12]
    eaa2:	7399      	strb	r1, [r3, #14]
			return;
    eaa4:	e7f4      	b.n	ea90 <uarte_nrfx_isr_int+0x8c>

0000eaa6 <uarte_nrfx_configure>:
{
    eaa6:	b530      	push	{r4, r5, lr}
    eaa8:	b083      	sub	sp, #12
    eaaa:	4605      	mov	r5, r0
    eaac:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    eaae:	794b      	ldrb	r3, [r1, #5]
    eab0:	2b01      	cmp	r3, #1
    eab2:	d006      	beq.n	eac2 <uarte_nrfx_configure+0x1c>
    eab4:	2b03      	cmp	r3, #3
    eab6:	d011      	beq.n	eadc <uarte_nrfx_configure+0x36>
    eab8:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    eabc:	4610      	mov	r0, r2
    eabe:	b003      	add	sp, #12
    eac0:	bd30      	pop	{r4, r5, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    eac2:	2300      	movs	r3, #0
    eac4:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    eac8:	79a3      	ldrb	r3, [r4, #6]
    eaca:	2b03      	cmp	r3, #3
    eacc:	d14f      	bne.n	eb6e <uarte_nrfx_configure+0xc8>
	switch (cfg->flow_ctrl) {
    eace:	79e3      	ldrb	r3, [r4, #7]
    ead0:	b143      	cbz	r3, eae4 <uarte_nrfx_configure+0x3e>
    ead2:	2b01      	cmp	r3, #1
    ead4:	d015      	beq.n	eb02 <uarte_nrfx_configure+0x5c>
    ead6:	f06f 0285 	mvn.w	r2, #133	; 0x85
    eada:	e7ef      	b.n	eabc <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    eadc:	2310      	movs	r3, #16
    eade:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    eae2:	e7f1      	b.n	eac8 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    eae4:	2300      	movs	r3, #0
    eae6:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    eaea:	2300      	movs	r3, #0
    eaec:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    eaf0:	7923      	ldrb	r3, [r4, #4]
    eaf2:	2b01      	cmp	r3, #1
    eaf4:	d033      	beq.n	eb5e <uarte_nrfx_configure+0xb8>
    eaf6:	2b02      	cmp	r3, #2
    eaf8:	d02d      	beq.n	eb56 <uarte_nrfx_configure+0xb0>
    eafa:	b173      	cbz	r3, eb1a <uarte_nrfx_configure+0x74>
    eafc:	f06f 0285 	mvn.w	r2, #133	; 0x85
    eb00:	e7dc      	b.n	eabc <uarte_nrfx_configure+0x16>
	return dev->config;
    eb02:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
    eb04:	685b      	ldr	r3, [r3, #4]
    eb06:	f003 0201 	and.w	r2, r3, #1
    eb0a:	f003 0302 	and.w	r3, r3, #2
    eb0e:	4313      	orrs	r3, r2
    eb10:	d030      	beq.n	eb74 <uarte_nrfx_configure+0xce>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    eb12:	2301      	movs	r3, #1
    eb14:	f88d 3000 	strb.w	r3, [sp]
		break;
    eb18:	e7e7      	b.n	eaea <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    eb1a:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    eb1e:	6821      	ldr	r1, [r4, #0]
    eb20:	4628      	mov	r0, r5
    eb22:	f7f6 fa47 	bl	4fb4 <baudrate_set>
    eb26:	4602      	mov	r2, r0
    eb28:	bb38      	cbnz	r0, eb7a <uarte_nrfx_configure+0xd4>
	return dev->config;
    eb2a:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    eb2c:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    eb2e:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    eb32:	f89d 0002 	ldrb.w	r0, [sp, #2]
    eb36:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    eb38:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    eb3c:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    eb3e:	f89d 0000 	ldrb.w	r0, [sp]
    eb42:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    eb44:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	return dev->data;
    eb48:	692b      	ldr	r3, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
    eb4a:	3304      	adds	r3, #4
    eb4c:	e894 0003 	ldmia.w	r4, {r0, r1}
    eb50:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
    eb54:	e7b2      	b.n	eabc <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    eb56:	230e      	movs	r3, #14
    eb58:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    eb5c:	e7df      	b.n	eb1e <uarte_nrfx_configure+0x78>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    eb5e:	230e      	movs	r3, #14
    eb60:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    eb64:	f44f 7380 	mov.w	r3, #256	; 0x100
    eb68:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    eb6c:	e7d7      	b.n	eb1e <uarte_nrfx_configure+0x78>
		return -ENOTSUP;
    eb6e:	f06f 0285 	mvn.w	r2, #133	; 0x85
    eb72:	e7a3      	b.n	eabc <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
    eb74:	f06f 0285 	mvn.w	r2, #133	; 0x85
    eb78:	e7a0      	b.n	eabc <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    eb7a:	f06f 0285 	mvn.w	r2, #133	; 0x85
    eb7e:	e79d      	b.n	eabc <uarte_nrfx_configure+0x16>

0000eb80 <uarte_nrfx_config_get>:
{
    eb80:	460b      	mov	r3, r1
	return dev->data;
    eb82:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
    eb84:	6891      	ldr	r1, [r2, #8]
    eb86:	6850      	ldr	r0, [r2, #4]
    eb88:	e883 0003 	stmia.w	r3, {r0, r1}
}
    eb8c:	2000      	movs	r0, #0
    eb8e:	4770      	bx	lr

0000eb90 <uarte_nrfx_err_check>:
	return dev->config;
    eb90:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eb92:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    eb94:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    eb98:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    eb9c:	4770      	bx	lr

0000eb9e <is_tx_ready>:
	return dev->config;
    eb9e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    eba0:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    eba2:	685b      	ldr	r3, [r3, #4]
    eba4:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    eba8:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    ebac:	b929      	cbnz	r1, ebba <is_tx_ready+0x1c>
    ebae:	b933      	cbnz	r3, ebbe <is_tx_ready+0x20>
    ebb0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    ebb4:	b92b      	cbnz	r3, ebc2 <is_tx_ready+0x24>
    ebb6:	2000      	movs	r0, #0
    ebb8:	4770      	bx	lr
    ebba:	2001      	movs	r0, #1
    ebbc:	4770      	bx	lr
    ebbe:	2000      	movs	r0, #0
    ebc0:	4770      	bx	lr
    ebc2:	2001      	movs	r0, #1
}
    ebc4:	4770      	bx	lr

0000ebc6 <uarte_enable>:
	return dev->config;
    ebc6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebc8:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    ebca:	2208      	movs	r2, #8
    ebcc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    ebd0:	4770      	bx	lr

0000ebd2 <tx_start>:
{
    ebd2:	b510      	push	{r4, lr}
	return dev->config;
    ebd4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ebd6:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    ebd8:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    ebdc:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ebe0:	2300      	movs	r3, #0
    ebe2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    ebe6:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    ebea:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    ebee:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
    ebf2:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    ebf4:	685b      	ldr	r3, [r3, #4]
    ebf6:	f013 0f10 	tst.w	r3, #16
    ebfa:	d102      	bne.n	ec02 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ebfc:	2301      	movs	r3, #1
    ebfe:	60a3      	str	r3, [r4, #8]
}
    ec00:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    ec02:	2101      	movs	r1, #1
    ec04:	f7ff ffdf 	bl	ebc6 <uarte_enable>
    p_reg->INTENSET = mask;
    ec08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    ec0c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    ec10:	e7f4      	b.n	ebfc <tx_start+0x2a>

0000ec12 <uarte_nrfx_poll_in>:
{
    ec12:	b410      	push	{r4}
	return dev->data;
    ec14:	6904      	ldr	r4, [r0, #16]
	return dev->config;
    ec16:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ec18:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ec1a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    ec1e:	b152      	cbz	r2, ec36 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    ec20:	7d62      	ldrb	r2, [r4, #21]
    ec22:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ec24:	2000      	movs	r0, #0
    ec26:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    ec2a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ec2e:	2201      	movs	r2, #1
    ec30:	601a      	str	r2, [r3, #0]
}
    ec32:	bc10      	pop	{r4}
    ec34:	4770      	bx	lr
		return -1;
    ec36:	f04f 30ff 	mov.w	r0, #4294967295
    ec3a:	e7fa      	b.n	ec32 <uarte_nrfx_poll_in+0x20>

0000ec3c <uarte_nrfx_fifo_fill>:
{
    ec3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ec40:	4680      	mov	r8, r0
	return dev->data;
    ec42:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
    ec44:	68fb      	ldr	r3, [r7, #12]
    ec46:	899e      	ldrh	r6, [r3, #12]
    ec48:	4296      	cmp	r6, r2
    ec4a:	bfa8      	it	ge
    ec4c:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
    ec4e:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    ec50:	2201      	movs	r2, #1
    ec52:	e8d3 0fef 	ldaex	r0, [r3]
    ec56:	2800      	cmp	r0, #0
    ec58:	d103      	bne.n	ec62 <uarte_nrfx_fifo_fill+0x26>
    ec5a:	e8c3 2fe4 	stlex	r4, r2, [r3]
    ec5e:	2c00      	cmp	r4, #0
    ec60:	d1f7      	bne.n	ec52 <uarte_nrfx_fifo_fill+0x16>
    ec62:	d101      	bne.n	ec68 <uarte_nrfx_fifo_fill+0x2c>
	for (int i = 0; i < len; i++) {
    ec64:	2300      	movs	r3, #0
    ec66:	e006      	b.n	ec76 <uarte_nrfx_fifo_fill+0x3a>
		return 0;
    ec68:	2600      	movs	r6, #0
    ec6a:	e019      	b.n	eca0 <uarte_nrfx_fifo_fill+0x64>
		data->int_driven->tx_buffer[i] = tx_data[i];
    ec6c:	68fc      	ldr	r4, [r7, #12]
    ec6e:	68a4      	ldr	r4, [r4, #8]
    ec70:	5ccd      	ldrb	r5, [r1, r3]
    ec72:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
    ec74:	3301      	adds	r3, #1
    ec76:	42b3      	cmp	r3, r6
    ec78:	dbf8      	blt.n	ec6c <uarte_nrfx_fifo_fill+0x30>
	__asm__ volatile(
    ec7a:	f04f 0320 	mov.w	r3, #32
    ec7e:	f3ef 8411 	mrs	r4, BASEPRI
    ec82:	f383 8812 	msr	BASEPRI_MAX, r3
    ec86:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
    ec8a:	4640      	mov	r0, r8
    ec8c:	f7ff ff87 	bl	eb9e <is_tx_ready>
    ec90:	b948      	cbnz	r0, eca6 <uarte_nrfx_fifo_fill+0x6a>
		data->int_driven->fifo_fill_lock = 0;
    ec92:	68fb      	ldr	r3, [r7, #12]
    ec94:	2600      	movs	r6, #0
    ec96:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
    ec98:	f384 8811 	msr	BASEPRI, r4
    ec9c:	f3bf 8f6f 	isb	sy
}
    eca0:	4630      	mov	r0, r6
    eca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
    eca6:	68fb      	ldr	r3, [r7, #12]
    eca8:	4632      	mov	r2, r6
    ecaa:	6899      	ldr	r1, [r3, #8]
    ecac:	4640      	mov	r0, r8
    ecae:	f7ff ff90 	bl	ebd2 <tx_start>
    ecb2:	e7f1      	b.n	ec98 <uarte_nrfx_fifo_fill+0x5c>

0000ecb4 <uarte_nrfx_fifo_read>:
	return dev->config;
    ecb4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ecb6:	681b      	ldr	r3, [r3, #0]
	return dev->data;
    ecb8:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    ecba:	2a00      	cmp	r2, #0
    ecbc:	dd0c      	ble.n	ecd8 <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ecbe:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    ecc2:	b15a      	cbz	r2, ecdc <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ecc4:	2200      	movs	r2, #0
    ecc6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    ecca:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
    ecce:	7d42      	ldrb	r2, [r0, #21]
    ecd0:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ecd2:	2001      	movs	r0, #1
    ecd4:	6018      	str	r0, [r3, #0]
}
    ecd6:	4770      	bx	lr
	int num_rx = 0;
    ecd8:	2000      	movs	r0, #0
    ecda:	4770      	bx	lr
    ecdc:	2000      	movs	r0, #0
}
    ecde:	4770      	bx	lr

0000ece0 <uarte_nrfx_irq_tx_enable>:
	return dev->config;
    ece0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ece2:	681a      	ldr	r2, [r3, #0]
	return dev->data;
    ece4:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
    ece6:	f04f 0020 	mov.w	r0, #32
    ecea:	f3ef 8311 	mrs	r3, BASEPRI
    ecee:	f380 8812 	msr	BASEPRI_MAX, r0
    ecf2:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
    ecf6:	68c9      	ldr	r1, [r1, #12]
    ecf8:	2000      	movs	r0, #0
    ecfa:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
    ecfc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    ed00:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
    ed04:	f383 8811 	msr	BASEPRI, r3
    ed08:	f3bf 8f6f 	isb	sy
}
    ed0c:	4770      	bx	lr

0000ed0e <uarte_nrfx_irq_tx_disable>:
	return dev->data;
    ed0e:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
    ed10:	68db      	ldr	r3, [r3, #12]
    ed12:	2201      	movs	r2, #1
    ed14:	739a      	strb	r2, [r3, #14]
}
    ed16:	4770      	bx	lr

0000ed18 <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
    ed18:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed1a:	6819      	ldr	r1, [r3, #0]
	return dev->data;
    ed1c:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
    ed1e:	68db      	ldr	r3, [r3, #12]
    ed20:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ed22:	b94a      	cbnz	r2, ed38 <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ed24:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
    ed28:	b15a      	cbz	r2, ed42 <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
    ed2a:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ed2e:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    ed32:	d008      	beq.n	ed46 <uarte_nrfx_irq_tx_ready_complete+0x2e>
    ed34:	2001      	movs	r0, #1
    ed36:	e000      	b.n	ed3a <uarte_nrfx_irq_tx_ready_complete+0x22>
    ed38:	2000      	movs	r0, #0
	if (ready) {
    ed3a:	b108      	cbz	r0, ed40 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
    ed3c:	2200      	movs	r2, #0
    ed3e:	611a      	str	r2, [r3, #16]
}
    ed40:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    ed42:	2000      	movs	r0, #0
    ed44:	e7f9      	b.n	ed3a <uarte_nrfx_irq_tx_ready_complete+0x22>
    ed46:	2000      	movs	r0, #0
    ed48:	e7f7      	b.n	ed3a <uarte_nrfx_irq_tx_ready_complete+0x22>

0000ed4a <uarte_nrfx_irq_rx_ready>:
	return dev->config;
    ed4a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed4c:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ed4e:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    ed52:	3800      	subs	r0, #0
    ed54:	bf18      	it	ne
    ed56:	2001      	movne	r0, #1
    ed58:	4770      	bx	lr

0000ed5a <uarte_nrfx_irq_rx_enable>:
	return dev->config;
    ed5a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed5c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ed5e:	2210      	movs	r2, #16
    ed60:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    ed64:	4770      	bx	lr

0000ed66 <uarte_nrfx_irq_rx_disable>:
	return dev->config;
    ed66:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed68:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    ed6a:	2210      	movs	r2, #16
    ed6c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    ed70:	4770      	bx	lr

0000ed72 <uarte_nrfx_irq_err_enable>:
	return dev->config;
    ed72:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed74:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ed76:	f44f 7200 	mov.w	r2, #512	; 0x200
    ed7a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    ed7e:	4770      	bx	lr

0000ed80 <uarte_nrfx_irq_err_disable>:
	return dev->config;
    ed80:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed82:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    ed84:	f44f 7200 	mov.w	r2, #512	; 0x200
    ed88:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    ed8c:	4770      	bx	lr

0000ed8e <uarte_nrfx_irq_is_pending>:
{
    ed8e:	b538      	push	{r3, r4, r5, lr}
    ed90:	4604      	mov	r4, r0
	return dev->config;
    ed92:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ed94:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    ed96:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
    ed9a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    ed9e:	d106      	bne.n	edae <uarte_nrfx_irq_is_pending+0x20>
    eda0:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
    eda4:	f013 0f10 	tst.w	r3, #16
    eda8:	d107      	bne.n	edba <uarte_nrfx_irq_is_pending+0x2c>
    edaa:	2000      	movs	r0, #0
}
    edac:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    edae:	f7ff ffb3 	bl	ed18 <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
    edb2:	2800      	cmp	r0, #0
    edb4:	d0f4      	beq.n	eda0 <uarte_nrfx_irq_is_pending+0x12>
		||
    edb6:	2001      	movs	r0, #1
    edb8:	e7f8      	b.n	edac <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
    edba:	4620      	mov	r0, r4
    edbc:	f7ff ffc5 	bl	ed4a <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    edc0:	2800      	cmp	r0, #0
    edc2:	d0f3      	beq.n	edac <uarte_nrfx_irq_is_pending+0x1e>
		||
    edc4:	2001      	movs	r0, #1
    edc6:	e7f1      	b.n	edac <uarte_nrfx_irq_is_pending+0x1e>

0000edc8 <uarte_nrfx_irq_update>:
}
    edc8:	2001      	movs	r0, #1
    edca:	4770      	bx	lr

0000edcc <uarte_nrfx_irq_callback_set>:
	return dev->data;
    edcc:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
    edce:	68d8      	ldr	r0, [r3, #12]
    edd0:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
    edd2:	68db      	ldr	r3, [r3, #12]
    edd4:	605a      	str	r2, [r3, #4]
}
    edd6:	4770      	bx	lr

0000edd8 <wait_tx_ready>:
{
    edd8:	b570      	push	{r4, r5, r6, lr}
    edda:	4606      	mov	r6, r0
    eddc:	e014      	b.n	ee08 <wait_tx_ready+0x30>
		if (res) {
    edde:	b17d      	cbz	r5, ee00 <wait_tx_ready+0x28>
	__asm__ volatile(
    ede0:	f04f 0320 	mov.w	r3, #32
    ede4:	f3ef 8411 	mrs	r4, BASEPRI
    ede8:	f383 8812 	msr	BASEPRI_MAX, r3
    edec:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    edf0:	4630      	mov	r0, r6
    edf2:	f7ff fed4 	bl	eb9e <is_tx_ready>
    edf6:	b9a0      	cbnz	r0, ee22 <wait_tx_ready+0x4a>
	__asm__ volatile(
    edf8:	f384 8811 	msr	BASEPRI, r4
    edfc:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    ee00:	2021      	movs	r0, #33	; 0x21
    ee02:	2100      	movs	r1, #0
    ee04:	f7fd f8c0 	bl	bf88 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    ee08:	2464      	movs	r4, #100	; 0x64
    ee0a:	4630      	mov	r0, r6
    ee0c:	f7ff fec7 	bl	eb9e <is_tx_ready>
    ee10:	4605      	mov	r5, r0
    ee12:	2800      	cmp	r0, #0
    ee14:	d1e3      	bne.n	edde <wait_tx_ready+0x6>
    ee16:	2001      	movs	r0, #1
    ee18:	f000 f8a1 	bl	ef5e <nrfx_busy_wait>
    ee1c:	3c01      	subs	r4, #1
    ee1e:	d1f4      	bne.n	ee0a <wait_tx_ready+0x32>
    ee20:	e7dd      	b.n	edde <wait_tx_ready+0x6>
}
    ee22:	4620      	mov	r0, r4
    ee24:	bd70      	pop	{r4, r5, r6, pc}

0000ee26 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    ee26:	b510      	push	{r4, lr}
    ee28:	4604      	mov	r4, r0
    ee2a:	2200      	movs	r2, #0
    ee2c:	2101      	movs	r1, #1
    ee2e:	2008      	movs	r0, #8
    ee30:	f7f4 ff66 	bl	3d00 <z_arm_irq_priority_set>
    ee34:	2008      	movs	r0, #8
    ee36:	f7f4 ff45 	bl	3cc4 <arch_irq_enable>
    ee3a:	2101      	movs	r1, #1
    ee3c:	4620      	mov	r0, r4
    ee3e:	f7f6 f9b9 	bl	51b4 <uarte_instance_init>
    ee42:	bd10      	pop	{r4, pc}

0000ee44 <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    ee44:	4770      	bx	lr

0000ee46 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    ee46:	4770      	bx	lr

0000ee48 <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
    ee48:	4770      	bx	lr

0000ee4a <counter_sub>:
	return (a - b) & COUNTER_MAX;
    ee4a:	1a40      	subs	r0, r0, r1
}
    ee4c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ee50:	4770      	bx	lr

0000ee52 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    ee52:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ee56:	009b      	lsls	r3, r3, #2
    ee58:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    ee5a:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    ee5e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    ee62:	2200      	movs	r2, #0
    ee64:	601a      	str	r2, [r3, #0]
    ee66:	681b      	ldr	r3, [r3, #0]
}
    ee68:	4770      	bx	lr

0000ee6a <absolute_time_to_cc>:
}
    ee6a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ee6e:	4770      	bx	lr

0000ee70 <full_int_lock>:
	__asm__ volatile(
    ee70:	f04f 0320 	mov.w	r3, #32
    ee74:	f3ef 8011 	mrs	r0, BASEPRI
    ee78:	f383 8812 	msr	BASEPRI_MAX, r3
    ee7c:	f3bf 8f6f 	isb	sy
}
    ee80:	4770      	bx	lr

0000ee82 <full_int_unlock>:
	__asm__ volatile(
    ee82:	f380 8811 	msr	BASEPRI, r0
    ee86:	f3bf 8f6f 	isb	sy
}
    ee8a:	4770      	bx	lr

0000ee8c <set_absolute_alarm>:
{
    ee8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ee8e:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    ee90:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    ee94:	f7f6 fa60 	bl	5358 <get_comparator>
    ee98:	4607      	mov	r7, r0
    ee9a:	e019      	b.n	eed0 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    ee9c:	2013      	movs	r0, #19
    ee9e:	f001 f99d 	bl	101dc <z_impl_k_busy_wait>
}
    eea2:	e022      	b.n	eeea <set_absolute_alarm+0x5e>
		event_clear(chan);
    eea4:	4630      	mov	r0, r6
    eea6:	f7ff ffd4 	bl	ee52 <event_clear>
		event_enable(chan);
    eeaa:	4630      	mov	r0, r6
    eeac:	f7f6 fa5c 	bl	5368 <event_enable>
		set_comparator(chan, cc_val);
    eeb0:	4629      	mov	r1, r5
    eeb2:	4630      	mov	r0, r6
    eeb4:	f7f6 fa46 	bl	5344 <set_comparator>
		now2 = counter();
    eeb8:	f7f6 fa6a 	bl	5390 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    eebc:	4284      	cmp	r4, r0
    eebe:	d01e      	beq.n	eefe <set_absolute_alarm+0x72>
    eec0:	1c81      	adds	r1, r0, #2
    eec2:	4628      	mov	r0, r5
    eec4:	f7ff ffc1 	bl	ee4a <counter_sub>
	} while ((now2 != now) &&
    eec8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    eecc:	d917      	bls.n	eefe <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    eece:	462f      	mov	r7, r5
		now = counter();
    eed0:	f7f6 fa5e 	bl	5390 <counter>
    eed4:	4604      	mov	r4, r0
		set_comparator(chan, now);
    eed6:	4601      	mov	r1, r0
    eed8:	4630      	mov	r0, r6
    eeda:	f7f6 fa33 	bl	5344 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    eede:	4621      	mov	r1, r4
    eee0:	4638      	mov	r0, r7
    eee2:	f7ff ffb2 	bl	ee4a <counter_sub>
    eee6:	2801      	cmp	r0, #1
    eee8:	d0d8      	beq.n	ee9c <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    eeea:	1ca7      	adds	r7, r4, #2
    eeec:	4639      	mov	r1, r7
    eeee:	4628      	mov	r0, r5
    eef0:	f7ff ffab 	bl	ee4a <counter_sub>
    eef4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    eef8:	d9d4      	bls.n	eea4 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    eefa:	463d      	mov	r5, r7
    eefc:	e7d2      	b.n	eea4 <set_absolute_alarm+0x18>
}
    eefe:	4628      	mov	r0, r5
    ef00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ef02 <compare_set>:
{
    ef02:	b5f0      	push	{r4, r5, r6, r7, lr}
    ef04:	b083      	sub	sp, #12
    ef06:	4604      	mov	r4, r0
    ef08:	4617      	mov	r7, r2
    ef0a:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    ef0c:	f7f6 fa46 	bl	539c <compare_int_lock>
    ef10:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    ef12:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ef14:	9301      	str	r3, [sp, #4]
    ef16:	9b08      	ldr	r3, [sp, #32]
    ef18:	9300      	str	r3, [sp, #0]
    ef1a:	463a      	mov	r2, r7
    ef1c:	462b      	mov	r3, r5
    ef1e:	4620      	mov	r0, r4
    ef20:	f7f6 fb1a 	bl	5558 <compare_set_nolocks>
    ef24:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    ef26:	4631      	mov	r1, r6
    ef28:	4620      	mov	r0, r4
    ef2a:	f7f6 fa91 	bl	5450 <compare_int_unlock>
}
    ef2e:	4628      	mov	r0, r5
    ef30:	b003      	add	sp, #12
    ef32:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ef34 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    ef34:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    ef36:	2000      	movs	r0, #0
    ef38:	f7f5 f936 	bl	41a8 <sys_arch_reboot>

0000ef3c <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    ef3c:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    ef3e:	f7fd fa2b 	bl	c398 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    ef42:	bd08      	pop	{r3, pc}

0000ef44 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    ef44:	b510      	push	{r4, lr}
    ef46:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    ef48:	f7f4 fdb4 	bl	3ab4 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    ef4c:	f7f4 fe88 	bl	3c60 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    ef50:	4620      	mov	r0, r4
    ef52:	f7ff fff3 	bl	ef3c <hw_cc3xx_init_internal>
	return res;
}
    ef56:	bd10      	pop	{r4, pc}

0000ef58 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    ef58:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    ef5a:	4780      	blx	r0
}
    ef5c:	bd08      	pop	{r3, pc}

0000ef5e <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    ef5e:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    ef60:	f001 f93c 	bl	101dc <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    ef64:	bd08      	pop	{r3, pc}

0000ef66 <nrfx_clock_enable>:
{
    ef66:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    ef68:	2005      	movs	r0, #5
    ef6a:	f7f4 febb 	bl	3ce4 <arch_irq_is_enabled>
    ef6e:	b138      	cbz	r0, ef80 <nrfx_clock_enable+0x1a>
    p_reg->HFCLKSRC = (uint32_t)(source);
    ef70:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ef74:	2201      	movs	r2, #1
    ef76:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    ef7a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
    ef7e:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    ef80:	2005      	movs	r0, #5
    ef82:	f7f4 fe9f 	bl	3cc4 <arch_irq_enable>
    ef86:	e7f3      	b.n	ef70 <nrfx_clock_enable+0xa>

0000ef88 <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
    ef88:	2301      	movs	r3, #1
    ef8a:	4083      	lsls	r3, r0
    ef8c:	f013 0fff 	tst.w	r3, #255	; 0xff
}
    ef90:	bf14      	ite	ne
    ef92:	2001      	movne	r0, #1
    ef94:	2000      	moveq	r0, #0
    ef96:	4770      	bx	lr

0000ef98 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    ef98:	4770      	bx	lr

0000ef9a <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
    ef9a:	6903      	ldr	r3, [r0, #16]
    ef9c:	6183      	str	r3, [r0, #24]
    ef9e:	4770      	bx	lr

0000efa0 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
    efa0:	b510      	push	{r4, lr}
    efa2:	4604      	mov	r4, r0
    efa4:	f001 f929 	bl	101fa <_ZdlPv>
    efa8:	4620      	mov	r0, r4
    efaa:	bd10      	pop	{r4, pc}

0000efac <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    efac:	b510      	push	{r4, lr}
    efae:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
    efb0:	4413      	add	r3, r2
    efb2:	f7f7 f867 	bl	6084 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
    efb6:	4620      	mov	r0, r4
    efb8:	bd10      	pop	{r4, pc}

0000efba <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
    efba:	6880      	ldr	r0, [r0, #8]
    efbc:	4770      	bx	lr

0000efbe <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
    efbe:	b570      	push	{r4, r5, r6, lr}
    efc0:	4604      	mov	r4, r0
    efc2:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
    efc4:	6980      	ldr	r0, [r0, #24]
    efc6:	f000 f81c 	bl	f002 <_ZN6tflite14AlignPointerUpEPhj>
    efca:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
    efcc:	4631      	mov	r1, r6
    efce:	6960      	ldr	r0, [r4, #20]
    efd0:	f000 f81e 	bl	f010 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
    efd4:	1b40      	subs	r0, r0, r5
    efd6:	bd70      	pop	{r4, r5, r6, pc}

0000efd8 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
    efd8:	b508      	push	{r3, lr}
    efda:	4608      	mov	r0, r1
  Log(format, args);
    efdc:	4611      	mov	r1, r2
    efde:	f7f7 f897 	bl	6110 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
    efe2:	2000      	movs	r0, #0
    efe4:	bd08      	pop	{r3, pc}

0000efe6 <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
    efe6:	b40f      	push	{r0, r1, r2, r3}
    efe8:	b500      	push	{lr}
    efea:	b083      	sub	sp, #12
    efec:	a904      	add	r1, sp, #16
    efee:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
    eff2:	9101      	str	r1, [sp, #4]
  Log(format, args);
    eff4:	f7f7 f88c 	bl	6110 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
    eff8:	b003      	add	sp, #12
    effa:	f85d eb04 	ldr.w	lr, [sp], #4
    effe:	b004      	add	sp, #16
    f000:	4770      	bx	lr

0000f002 <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
    f002:	4408      	add	r0, r1
    f004:	3801      	subs	r0, #1
    f006:	fbb0 f0f1 	udiv	r0, r0, r1
}
    f00a:	fb01 f000 	mul.w	r0, r1, r0
    f00e:	4770      	bx	lr

0000f010 <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
    f010:	fbb0 f0f1 	udiv	r0, r0, r1
}
    f014:	fb01 f000 	mul.w	r0, r1, r0
    f018:	4770      	bx	lr

0000f01a <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
    f01a:	4408      	add	r0, r1
    f01c:	3801      	subs	r0, #1
    f01e:	fbb0 f0f1 	udiv	r0, r0, r1
}
    f022:	fb01 f000 	mul.w	r0, r1, r0
    f026:	4770      	bx	lr

0000f028 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
    f028:	3801      	subs	r0, #1
    f02a:	280f      	cmp	r0, #15
    f02c:	d83d      	bhi.n	f0aa <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
    f02e:	e8df f000 	tbb	[pc, r0]
    f032:	180c      	.short	0x180c
    f034:	303c2820 	.word	0x303c2820
    f038:	08243414 	.word	0x08243414
    f03c:	3c2c3810 	.word	0x3c2c3810
    f040:	1c3c      	.short	0x1c3c
      *size = sizeof(int16_t);
    f042:	2302      	movs	r3, #2
    f044:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f046:	2000      	movs	r0, #0
      break;
    f048:	4770      	bx	lr
      *size = sizeof(float);
    f04a:	2304      	movs	r3, #4
    f04c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f04e:	2000      	movs	r0, #0
      break;
    f050:	4770      	bx	lr
      *size = sizeof(double);
    f052:	2308      	movs	r3, #8
    f054:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f056:	2000      	movs	r0, #0
      break;
    f058:	4770      	bx	lr
      *size = sizeof(int16_t);
    f05a:	2302      	movs	r3, #2
    f05c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f05e:	2000      	movs	r0, #0
      break;
    f060:	4770      	bx	lr
      *size = sizeof(int32_t);
    f062:	2304      	movs	r3, #4
    f064:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f066:	2000      	movs	r0, #0
      break;
    f068:	4770      	bx	lr
      *size = sizeof(uint32_t);
    f06a:	2304      	movs	r3, #4
    f06c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f06e:	2000      	movs	r0, #0
      break;
    f070:	4770      	bx	lr
      *size = sizeof(uint8_t);
    f072:	2301      	movs	r3, #1
    f074:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f076:	2000      	movs	r0, #0
      break;
    f078:	4770      	bx	lr
      *size = sizeof(int8_t);
    f07a:	2301      	movs	r3, #1
    f07c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f07e:	2000      	movs	r0, #0
      break;
    f080:	4770      	bx	lr
      *size = sizeof(int64_t);
    f082:	2308      	movs	r3, #8
    f084:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f086:	2000      	movs	r0, #0
      break;
    f088:	4770      	bx	lr
      *size = sizeof(uint64_t);
    f08a:	2308      	movs	r3, #8
    f08c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f08e:	2000      	movs	r0, #0
      break;
    f090:	4770      	bx	lr
      *size = sizeof(bool);
    f092:	2301      	movs	r3, #1
    f094:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f096:	2000      	movs	r0, #0
      break;
    f098:	4770      	bx	lr
      *size = sizeof(float) * 2;
    f09a:	2308      	movs	r3, #8
    f09c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f09e:	2000      	movs	r0, #0
      break;
    f0a0:	4770      	bx	lr
      *size = sizeof(double) * 2;
    f0a2:	2310      	movs	r3, #16
    f0a4:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
    f0a6:	2000      	movs	r0, #0
      break;
    f0a8:	4770      	bx	lr
  return kTfLiteOk;
    f0aa:	2001      	movs	r0, #1
}
    f0ac:	4770      	bx	lr

0000f0ae <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
    f0ae:	b530      	push	{r4, r5, lr}
    f0b0:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
    f0b2:	b129      	cbz	r1, f0c0 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
    f0b4:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
    f0b6:	6842      	ldr	r2, [r0, #4]
    f0b8:	b1c2      	cbz	r2, f0ec <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    f0ba:	2300      	movs	r3, #0
  int element_count = 1;
    f0bc:	2401      	movs	r4, #1
    f0be:	e007      	b.n	f0d0 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
    f0c0:	f001 f8b2 	bl	10228 <abort>
      element_count *= eval_tensor->dims->data[n];
    f0c4:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    f0c8:	6849      	ldr	r1, [r1, #4]
    f0ca:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
    f0ce:	3301      	adds	r3, #1
    f0d0:	6811      	ldr	r1, [r2, #0]
    f0d2:	4299      	cmp	r1, r3
    f0d4:	dcf6      	bgt.n	f0c4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
    f0d6:	a901      	add	r1, sp, #4
    f0d8:	7a00      	ldrb	r0, [r0, #8]
    f0da:	f7ff ffa5 	bl	f028 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    f0de:	b918      	cbnz	r0, f0e8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
    f0e0:	9b01      	ldr	r3, [sp, #4]
    f0e2:	fb03 f404 	mul.w	r4, r3, r4
    f0e6:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
    f0e8:	b003      	add	sp, #12
    f0ea:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
    f0ec:	2401      	movs	r4, #1
    f0ee:	e7f2      	b.n	f0d6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

0000f0f0 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
    f0f0:	4770      	bx	lr

0000f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
    f0f2:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    f0f4:	f990 0000 	ldrsb.w	r0, [r0]
    f0f8:	f7ff fffa 	bl	f0f0 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
    f0fc:	bd08      	pop	{r3, pc}

0000f0fe <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
    f0fe:	4770      	bx	lr

0000f100 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
    f100:	3901      	subs	r1, #1
  char* p1 = start;
    f102:	4603      	mov	r3, r0
  while (p1 < p2) {
    f104:	4288      	cmp	r0, r1
    f106:	d20a      	bcs.n	f11e <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
    f108:	b410      	push	{r4}
    char tmp = *p1;
    f10a:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
    f10c:	780c      	ldrb	r4, [r1, #0]
    f10e:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
    f112:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
    f116:	428b      	cmp	r3, r1
    f118:	d3f7      	bcc.n	f10a <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
    f11a:	bc10      	pop	{r4}
    f11c:	4770      	bx	lr
    f11e:	4770      	bx	lr

0000f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
    f120:	b410      	push	{r4}
    f122:	4604      	mov	r4, r0
  while (*current != 0) {
    f124:	7803      	ldrb	r3, [r0, #0]
    f126:	b10b      	cbz	r3, f12c <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
    f128:	3001      	adds	r0, #1
  while (*current != 0) {
    f12a:	e7fb      	b.n	f124 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
    f12c:	3901      	subs	r1, #1
    f12e:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
    f130:	7813      	ldrb	r3, [r2, #0]
    f132:	b12b      	cbz	r3, f140 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    f134:	4288      	cmp	r0, r1
    f136:	d203      	bcs.n	f140 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
    f138:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
    f13c:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
    f13e:	e7f7      	b.n	f130 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
    f140:	2300      	movs	r3, #0
    f142:	7003      	strb	r3, [r0, #0]
}
    f144:	bc10      	pop	{r4}
    f146:	4770      	bx	lr

0000f148 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
    f148:	b538      	push	{r3, r4, r5, lr}
    f14a:	4605      	mov	r5, r0
    f14c:	4608      	mov	r0, r1
    f14e:	460c      	mov	r4, r1
    f150:	e008      	b.n	f164 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
    f152:	3330      	adds	r3, #48	; 0x30
    f154:	b2db      	uxtb	r3, r3
    *buffer++ = character;
    f156:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
    f15a:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
    f15e:	42aa      	cmp	r2, r5
    f160:	d809      	bhi.n	f176 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
    f162:	461d      	mov	r5, r3
    int32_t digit = i % base;
    f164:	fbb5 f3f2 	udiv	r3, r5, r2
    f168:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
    f16c:	2b09      	cmp	r3, #9
    f16e:	ddf0      	ble.n	f152 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
    f170:	3357      	adds	r3, #87	; 0x57
    f172:	b2db      	uxtb	r3, r3
    f174:	e7ef      	b.n	f156 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
    f176:	2300      	movs	r3, #0
    f178:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
    f17a:	4621      	mov	r1, r4
    f17c:	f7ff ffc0 	bl	f100 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
    f180:	4620      	mov	r0, r4
    f182:	bd38      	pop	{r3, r4, r5, pc}

0000f184 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
    f184:	b508      	push	{r3, lr}
  if (i < 0) {
    f186:	2800      	cmp	r0, #0
    f188:	db03      	blt.n	f192 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
    f18a:	220a      	movs	r2, #10
    f18c:	f7ff ffdc 	bl	f148 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f190:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
    f192:	222d      	movs	r2, #45	; 0x2d
    f194:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
    f198:	4240      	negs	r0, r0
    f19a:	e7f6      	b.n	f18a <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

0000f19c <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
    f19c:	b530      	push	{r4, r5, lr}
    f19e:	b08d      	sub	sp, #52	; 0x34
    f1a0:	4604      	mov	r4, r0
    f1a2:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
    f1a4:	4669      	mov	r1, sp
    f1a6:	4610      	mov	r0, r2
    f1a8:	f7ff ffec 	bl	f184 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
    f1ac:	466a      	mov	r2, sp
    f1ae:	4629      	mov	r1, r5
    f1b0:	4620      	mov	r0, r4
    f1b2:	f7ff ffb5 	bl	f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    f1b6:	b00d      	add	sp, #52	; 0x34
    f1b8:	bd30      	pop	{r4, r5, pc}

0000f1ba <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
    f1ba:	b530      	push	{r4, r5, lr}
    f1bc:	b08d      	sub	sp, #52	; 0x34
    f1be:	4604      	mov	r4, r0
    f1c0:	460d      	mov	r5, r1
    f1c2:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
    f1c4:	461a      	mov	r2, r3
    f1c6:	4669      	mov	r1, sp
    f1c8:	f7ff ffbe 	bl	f148 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
    f1cc:	466a      	mov	r2, sp
    f1ce:	4629      	mov	r1, r5
    f1d0:	4620      	mov	r0, r4
    f1d2:	f7ff ffa5 	bl	f120 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
    f1d6:	b00d      	add	sp, #52	; 0x34
    f1d8:	bd30      	pop	{r4, r5, pc}

0000f1da <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
    f1da:	b510      	push	{r4, lr}
    f1dc:	4604      	mov	r4, r0
    f1de:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
    f1e0:	4621      	mov	r1, r4
    f1e2:	f7ff ffcf 	bl	f184 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
    f1e6:	1b00      	subs	r0, r0, r4
    f1e8:	bd10      	pop	{r4, pc}

0000f1ea <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
    f1ea:	b510      	push	{r4, lr}
    f1ec:	4604      	mov	r4, r0
    f1ee:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
    f1f0:	220a      	movs	r2, #10
    f1f2:	4621      	mov	r1, r4
    f1f4:	f7ff ffa8 	bl	f148 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f1f8:	1b00      	subs	r0, r0, r4
    f1fa:	bd10      	pop	{r4, pc}

0000f1fc <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
    f1fc:	b510      	push	{r4, lr}
    f1fe:	4604      	mov	r4, r0
    f200:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
    f202:	2210      	movs	r2, #16
    f204:	4621      	mov	r1, r4
    f206:	f7ff ff9f 	bl	f148 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
    f20a:	1b00      	subs	r0, r0, r4
    f20c:	bd10      	pop	{r4, pc}

0000f20e <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
    f20e:	b510      	push	{r4, lr}
    f210:	4604      	mov	r4, r0
    f212:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
    f214:	4621      	mov	r1, r4
    f216:	f7f7 f815 	bl	6244 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
    f21a:	1b00      	subs	r0, r0, r4
    f21c:	bd10      	pop	{r4, pc}

0000f21e <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
    f21e:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
    f220:	2300      	movs	r3, #0
  int result = 1;
    f222:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
    f224:	6811      	ldr	r1, [r2, #0]
    f226:	4299      	cmp	r1, r3
    f228:	dd06      	ble.n	f238 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
    f22a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
    f22e:	6849      	ldr	r1, [r1, #4]
    f230:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
    f234:	3301      	adds	r3, #1
    f236:	e7f5      	b.n	f224 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
    f238:	4770      	bx	lr

0000f23a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
    f23a:	b538      	push	{r3, r4, r5, lr}
    f23c:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    f23e:	f7fe fd35 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f242:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f244:	4628      	mov	r0, r5
    f246:	f7fe fd37 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f24a:	280a      	cmp	r0, #10
    f24c:	d90e      	bls.n	f26c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
    f24e:	f105 000a 	add.w	r0, r5, #10
    f252:	f7fe fd31 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f256:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f258:	b150      	cbz	r0, f270 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
    f25a:	4620      	mov	r0, r4
    f25c:	f7fe fd20 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f260:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
    f262:	b138      	cbz	r0, f274 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
    f264:	6800      	ldr	r0, [r0, #0]
    f266:	f7fe fd1a 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    f26a:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f26c:	2000      	movs	r0, #0
    f26e:	e7f2      	b.n	f256 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f270:	2000      	movs	r0, #0
    f272:	e7f6      	b.n	f262 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
    f274:	2000      	movs	r0, #0
    f276:	e7f8      	b.n	f26a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

0000f278 <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
    f278:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
    f27a:	7800      	ldrb	r0, [r0, #0]
    f27c:	f7ff ff3f 	bl	f0fe <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
    f280:	bd08      	pop	{r3, pc}

0000f282 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
    f282:	4770      	bx	lr

0000f284 <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
    f284:	4770      	bx	lr

0000f286 <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
    f286:	4770      	bx	lr

0000f288 <_ZN6tflite10MicroGraphD0Ev>:
    f288:	b510      	push	{r4, lr}
    f28a:	4604      	mov	r4, r0
    f28c:	f000 ffb5 	bl	101fa <_ZdlPv>
    f290:	4620      	mov	r0, r4
    f292:	bd10      	pop	{r4, pc}

0000f294 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
    f294:	6101      	str	r1, [r0, #16]
}
    f296:	4770      	bx	lr

0000f298 <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
    f298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f29c:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f29e:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f2a2:	2700      	movs	r7, #0
    f2a4:	e017      	b.n	f2d6 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
    f2a6:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
    f2a8:	2200      	movs	r2, #0
      if (registration->init) {
    f2aa:	681b      	ldr	r3, [r3, #0]
    f2ac:	b113      	cbz	r3, f2b4 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
    f2ae:	6870      	ldr	r0, [r6, #4]
    f2b0:	4798      	blx	r3
        node->user_data =
    f2b2:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
    f2b4:	3501      	adds	r5, #1
    f2b6:	4545      	cmp	r5, r8
    f2b8:	d20c      	bcs.n	f2d4 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f2ba:	6933      	ldr	r3, [r6, #16]
    f2bc:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
    f2c0:	242c      	movs	r4, #44	; 0x2c
    f2c2:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
    f2c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    f2c8:	695a      	ldr	r2, [r3, #20]
    f2ca:	2a20      	cmp	r2, #32
    f2cc:	d1eb      	bne.n	f2a6 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
    f2ce:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
    f2d0:	69e2      	ldr	r2, [r4, #28]
    f2d2:	e7ea      	b.n	f2aa <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f2d4:	3701      	adds	r7, #1
    f2d6:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    f2d8:	6818      	ldr	r0, [r3, #0]
    f2da:	f7fe fce0 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f2de:	4287      	cmp	r7, r0
    f2e0:	d207      	bcs.n	f2f2 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
    f2e2:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f2e4:	4639      	mov	r1, r7
    f2e6:	68b0      	ldr	r0, [r6, #8]
    f2e8:	f7f7 f902 	bl	64f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f2ec:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f2ee:	2500      	movs	r5, #0
    f2f0:	e7e1      	b.n	f2b6 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
    f2f2:	f8c6 9014 	str.w	r9, [r6, #20]
}
    f2f6:	2000      	movs	r0, #0
    f2f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000f2fc <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
    f2fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f300:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    f302:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f306:	2600      	movs	r6, #0
    f308:	e013      	b.n	f332 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
    f30a:	3401      	adds	r4, #1
    f30c:	42bc      	cmp	r4, r7
    f30e:	d20f      	bcs.n	f330 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    f310:	692b      	ldr	r3, [r5, #16]
    f312:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
    f316:	232c      	movs	r3, #44	; 0x2c
    f318:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
    f31c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
    f31e:	2a00      	cmp	r2, #0
    f320:	d0f3      	beq.n	f30a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
    f322:	6852      	ldr	r2, [r2, #4]
    f324:	2a00      	cmp	r2, #0
    f326:	d0f0      	beq.n	f30a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
    f328:	6919      	ldr	r1, [r3, #16]
    f32a:	6868      	ldr	r0, [r5, #4]
    f32c:	4790      	blx	r2
    f32e:	e7ec      	b.n	f30a <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    f330:	3601      	adds	r6, #1
    f332:	69ab      	ldr	r3, [r5, #24]
    f334:	6818      	ldr	r0, [r3, #0]
    f336:	f7fe fcb2 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f33a:	4286      	cmp	r6, r0
    f33c:	d207      	bcs.n	f34e <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
    f33e:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    f340:	4631      	mov	r1, r6
    f342:	68a8      	ldr	r0, [r5, #8]
    f344:	f7f7 f8d4 	bl	64f0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    f348:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    f34a:	2400      	movs	r4, #0
    f34c:	e7de      	b.n	f30c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
    f34e:	f8c5 8014 	str.w	r8, [r5, #20]
}
    f352:	2000      	movs	r0, #0
    f354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f358 <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
    f358:	b538      	push	{r3, r4, r5, lr}
    f35a:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    f35c:	4620      	mov	r0, r4
    f35e:	f7fe fca5 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    f362:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    f364:	4628      	mov	r0, r5
    f366:	f7fe fca7 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f36a:	2808      	cmp	r0, #8
    f36c:	d90d      	bls.n	f38a <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
    f36e:	f105 0008 	add.w	r0, r5, #8
    f372:	f7fe fca1 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    f376:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f378:	b148      	cbz	r0, f38e <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
    f37a:	4620      	mov	r0, r4
    f37c:	f7fe fc90 	bl	dca0 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    f380:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    f382:	6820      	ldr	r0, [r4, #0]
    f384:	f7fe fc8b 	bl	dc9e <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    f388:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    f38a:	2000      	movs	r0, #0
    f38c:	e7f3      	b.n	f376 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    f38e:	2400      	movs	r4, #0
    f390:	e7f7      	b.n	f382 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

0000f392 <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
    f392:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
    f394:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
    f396:	6e98      	ldr	r0, [r3, #104]	; 0x68
    f398:	6803      	ldr	r3, [r0, #0]
    f39a:	68db      	ldr	r3, [r3, #12]
    f39c:	4798      	blx	r3
}
    f39e:	bd08      	pop	{r3, pc}

0000f3a0 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
    f3a0:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
    f3a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
    f3a6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    f3aa:	4770      	bx	lr

0000f3ac <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
    f3ac:	b570      	push	{r4, r5, r6, lr}
    f3ae:	b082      	sub	sp, #8
    f3b0:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
    f3b2:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f3b4:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
    f3b6:	6802      	ldr	r2, [r0, #0]
    f3b8:	6855      	ldr	r5, [r2, #4]
    f3ba:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f3bc:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
    f3c0:	6821      	ldr	r1, [r4, #0]
    f3c2:	9600      	str	r6, [sp, #0]
    f3c4:	47a8      	blx	r5
}
    f3c6:	b002      	add	sp, #8
    f3c8:	bd70      	pop	{r4, r5, r6, pc}

0000f3ca <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
    f3ca:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f3cc:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
    f3ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
    f3d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
    f3d6:	6858      	ldr	r0, [r3, #4]
    f3d8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    f3dc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    f3e0:	4770      	bx	lr

0000f3e2 <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
    f3e2:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
    f3e4:	336c      	adds	r3, #108	; 0x6c
    f3e6:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
    f3e8:	2000      	movs	r0, #0
    f3ea:	4770      	bx	lr

0000f3ec <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
    f3ec:	b508      	push	{r3, lr}
    f3ee:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
    f3f0:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
    f3f2:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
    f3f6:	6e80      	ldr	r0, [r0, #104]	; 0x68
    f3f8:	f7f8 fa18 	bl	782c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
    f3fc:	bd08      	pop	{r3, pc}

0000f3fe <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
    f3fe:	b40e      	push	{r1, r2, r3}
    f400:	b500      	push	{lr}
    f402:	b082      	sub	sp, #8
    f404:	aa03      	add	r2, sp, #12
    f406:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
    f40a:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
    f40c:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
    f40e:	6898      	ldr	r0, [r3, #8]
    f410:	6803      	ldr	r3, [r0, #0]
    f412:	689b      	ldr	r3, [r3, #8]
    f414:	4798      	blx	r3
}
    f416:	b002      	add	sp, #8
    f418:	f85d eb04 	ldr.w	lr, [sp], #4
    f41c:	b003      	add	sp, #12
    f41e:	4770      	bx	lr

0000f420 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
    f420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f424:	4604      	mov	r4, r0
    f426:	460d      	mov	r5, r1
    f428:	461e      	mov	r6, r3
    f42a:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
    f42e:	6001      	str	r1, [r0, #0]
    f430:	6042      	str	r2, [r0, #4]
    f432:	f8c0 8008 	str.w	r8, [r0, #8]
    f436:	f100 070c 	add.w	r7, r0, #12
    f43a:	225c      	movs	r2, #92	; 0x5c
    f43c:	2100      	movs	r1, #0
    f43e:	4638      	mov	r0, r7
    f440:	f000 ff18 	bl	10274 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
    f444:	4642      	mov	r2, r8
    f446:	9906      	ldr	r1, [sp, #24]
    f448:	4630      	mov	r0, r6
    f44a:	f000 f90a 	bl	f662 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
    f44e:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
    f450:	66a0      	str	r0, [r4, #104]	; 0x68
    f452:	462a      	mov	r2, r5
    f454:	4639      	mov	r1, r7
    f456:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f45a:	f7f7 f93f 	bl	66dc <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
    f45e:	2300      	movs	r3, #0
    f460:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
    f464:	2201      	movs	r2, #1
    f466:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
    f46a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    f46e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    f472:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
    f476:	9908      	ldr	r1, [sp, #32]
    f478:	4620      	mov	r0, r4
    f47a:	f7f7 fbbf 	bl	6bfc <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
    f47e:	4620      	mov	r0, r4
    f480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f484 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
    f484:	b510      	push	{r4, lr}
    f486:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    f488:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
    f48a:	b113      	cbz	r3, f492 <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
    f48c:	306c      	adds	r0, #108	; 0x6c
    f48e:	f7ff ff35 	bl	f2fc <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
    f492:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    f496:	f7ff fef6 	bl	f286 <_ZN6tflite10MicroGraphD1Ev>
}
    f49a:	4620      	mov	r0, r4
    f49c:	bd10      	pop	{r4, pc}

0000f49e <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
    f49e:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
    f4a0:	306c      	adds	r0, #108	; 0x6c
    f4a2:	f7f7 fab7 	bl	6a14 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
    f4a6:	bd08      	pop	{r3, pc}

0000f4a8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
    f4a8:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
    f4aa:	6840      	ldr	r0, [r0, #4]
    f4ac:	6803      	ldr	r3, [r0, #0]
    f4ae:	68db      	ldr	r3, [r3, #12]
    f4b0:	4798      	blx	r3
  }
    f4b2:	bd08      	pop	{r3, pc}

0000f4b4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
    f4b4:	4770      	bx	lr

0000f4b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
    f4b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f4b8:	6844      	ldr	r4, [r0, #4]
    f4ba:	6843      	ldr	r3, [r0, #4]
    f4bc:	6885      	ldr	r5, [r0, #8]
    f4be:	441d      	add	r5, r3
    f4c0:	42a5      	cmp	r5, r4
    f4c2:	d91a      	bls.n	f4fa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
    f4c4:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
    f4c6:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
    f4ca:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
    f4ce:	6806      	ldr	r6, [r0, #0]
    f4d0:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    f4d4:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
    f4d8:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
    f4dc:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    f4e0:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
    f4e4:	f8dc 3004 	ldr.w	r3, [ip, #4]
    f4e8:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
    f4ea:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
    f4ec:	f04f 33ff 	mov.w	r3, #4294967295
    f4f0:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
    f4f2:	2301      	movs	r3, #1
    f4f4:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
    f4f6:	441c      	add	r4, r3
    f4f8:	e7df      	b.n	f4ba <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
    f4fa:	2000      	movs	r0, #0
    f4fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000f4fe <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f4fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f502:	b085      	sub	sp, #20
    f504:	9001      	str	r0, [sp, #4]
    f506:	4688      	mov	r8, r1
    f508:	4693      	mov	fp, r2
    f50a:	461f      	mov	r7, r3
    f50c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f510:	2400      	movs	r4, #0
  int planner_index = 0;
    f512:	4626      	mov	r6, r4
    f514:	e000      	b.n	f518 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f516:	3401      	adds	r4, #1
    f518:	454c      	cmp	r4, r9
    f51a:	d21a      	bcs.n	f552 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
    f51c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
    f520:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
    f524:	7d2b      	ldrb	r3, [r5, #20]
    f526:	2b00      	cmp	r3, #0
    f528:	d0f5      	beq.n	f516 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
    f52a:	f04f 33ff 	mov.w	r3, #4294967295
    f52e:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
    f530:	f8d8 3000 	ldr.w	r3, [r8]
    f534:	f8d3 a014 	ldr.w	sl, [r3, #20]
    f538:	ab03      	add	r3, sp, #12
    f53a:	4632      	mov	r2, r6
    f53c:	9901      	ldr	r1, [sp, #4]
    f53e:	4640      	mov	r0, r8
    f540:	47d0      	blx	sl
    f542:	4603      	mov	r3, r0
    f544:	b930      	cbnz	r0, f554 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
    f546:	686a      	ldr	r2, [r5, #4]
    f548:	9b03      	ldr	r3, [sp, #12]
    f54a:	445b      	add	r3, fp
    f54c:	6013      	str	r3, [r2, #0]
      ++planner_index;
    f54e:	3601      	adds	r6, #1
    f550:	e7e1      	b.n	f516 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
    f552:	2300      	movs	r3, #0
}
    f554:	4618      	mov	r0, r3
    f556:	b005      	add	sp, #20
    f558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f55c <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
    f55c:	4770      	bx	lr

0000f55e <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
    f55e:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
    f560:	6840      	ldr	r0, [r0, #4]
    f562:	6803      	ldr	r3, [r0, #0]
    f564:	68db      	ldr	r3, [r3, #12]
    f566:	2210      	movs	r2, #16
    f568:	4798      	blx	r3
}
    f56a:	bd08      	pop	{r3, pc}

0000f56c <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
    f56c:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
    f56e:	6840      	ldr	r0, [r0, #4]
    f570:	6803      	ldr	r3, [r0, #0]
    f572:	695b      	ldr	r3, [r3, #20]
    f574:	4798      	blx	r3
}
    f576:	bd08      	pop	{r3, pc}

0000f578 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
    f578:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f57a:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    f57c:	6803      	ldr	r3, [r0, #0]
    f57e:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
    f580:	2204      	movs	r2, #4
    f582:	2140      	movs	r1, #64	; 0x40
    f584:	4798      	blx	r3
}
    f586:	bd08      	pop	{r3, pc}

0000f588 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f588:	4770      	bx	lr

0000f58a <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
    f58a:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f58c:	b161      	cbz	r1, f5a8 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
    f58e:	4613      	mov	r3, r2
    f590:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
    f592:	6942      	ldr	r2, [r0, #20]
    f594:	b132      	cbz	r2, f5a4 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
    f596:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
    f598:	6802      	ldr	r2, [r0, #0]
    f59a:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
    f59c:	2204      	movs	r2, #4
    f59e:	0099      	lsls	r1, r3, #2
    f5a0:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
    f5a2:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
    f5a4:	2000      	movs	r0, #0
    f5a6:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
    f5a8:	f000 fe3e 	bl	10228 <abort>

0000f5ac <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
    f5ac:	b510      	push	{r4, lr}
    f5ae:	4604      	mov	r4, r0
    f5b0:	f000 fe23 	bl	101fa <_ZdlPv>
    f5b4:	4620      	mov	r0, r4
    f5b6:	bd10      	pop	{r4, pc}

0000f5b8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
    f5b8:	b510      	push	{r4, lr}
    f5ba:	4604      	mov	r4, r0
    f5bc:	f000 fe1d 	bl	101fa <_ZdlPv>
    f5c0:	4620      	mov	r0, r4
    f5c2:	bd10      	pop	{r4, pc}

0000f5c4 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
    f5c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f5c8:	b082      	sub	sp, #8
    f5ca:	4682      	mov	sl, r0
    f5cc:	4689      	mov	r9, r1
    f5ce:	4617      	mov	r7, r2
    f5d0:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f5d2:	2500      	movs	r5, #0
    f5d4:	e00a      	b.n	f5ec <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
    f5d6:	68e1      	ldr	r1, [r4, #12]
    f5d8:	9301      	str	r3, [sp, #4]
    f5da:	9100      	str	r1, [sp, #0]
    f5dc:	68a3      	ldr	r3, [r4, #8]
    f5de:	4651      	mov	r1, sl
    f5e0:	4648      	mov	r0, r9
    f5e2:	f000 f8c9 	bl	f778 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
    f5e6:	4603      	mov	r3, r0
    f5e8:	bb08      	cbnz	r0, f62e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
    f5ea:	3501      	adds	r5, #1
    f5ec:	4545      	cmp	r5, r8
    f5ee:	d21d      	bcs.n	f62c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
    f5f0:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    f5f4:	00e3      	lsls	r3, r4, #3
    f5f6:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
    f5fa:	7d26      	ldrb	r6, [r4, #20]
    f5fc:	2e00      	cmp	r6, #0
    f5fe:	d0f4      	beq.n	f5ea <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
    f600:	2110      	movs	r1, #16
    f602:	58f8      	ldr	r0, [r7, r3]
    f604:	f7ff fd09 	bl	f01a <_ZN6tflite11AlignSizeUpEjj>
    f608:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
    f60a:	6923      	ldr	r3, [r4, #16]
    f60c:	f1b3 3fff 	cmp.w	r3, #4294967295
    f610:	d1e1      	bne.n	f5d6 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
    f612:	f8d9 3000 	ldr.w	r3, [r9]
    f616:	689e      	ldr	r6, [r3, #8]
    f618:	68e3      	ldr	r3, [r4, #12]
    f61a:	9300      	str	r3, [sp, #0]
    f61c:	68a3      	ldr	r3, [r4, #8]
    f61e:	4651      	mov	r1, sl
    f620:	4648      	mov	r0, r9
    f622:	47b0      	blx	r6
    f624:	4603      	mov	r3, r0
    f626:	2800      	cmp	r0, #0
    f628:	d0df      	beq.n	f5ea <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
    f62a:	e000      	b.n	f62e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
    f62c:	2300      	movs	r3, #0
}
    f62e:	4618      	mov	r0, r3
    f630:	b002      	add	sp, #8
    f632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000f636 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f636:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f638:	b178      	cbz	r0, f65a <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
    f63a:	460c      	mov	r4, r1
    f63c:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
    f63e:	b171      	cbz	r1, f65e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
    f640:	6803      	ldr	r3, [r0, #0]
    f642:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
    f644:	2204      	movs	r2, #4
    f646:	211c      	movs	r1, #28
    f648:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
    f64a:	4606      	mov	r6, r0
    f64c:	b118      	cbz	r0, f656 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
    f64e:	4622      	mov	r2, r4
    f650:	4629      	mov	r1, r5
    f652:	f7f8 f8dd 	bl	7810 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f656:	4630      	mov	r0, r6
    f658:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
    f65a:	f000 fde5 	bl	10228 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    f65e:	f000 fde3 	bl	10228 <abort>

0000f662 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
    f662:	b570      	push	{r4, r5, r6, lr}
    f664:	4604      	mov	r4, r0
    f666:	460e      	mov	r6, r1
    f668:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
    f66a:	2110      	movs	r1, #16
    f66c:	f7ff fcc9 	bl	f002 <_ZN6tflite14AlignPointerUpEPhj>
    f670:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
    f672:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
    f674:	1a22      	subs	r2, r4, r0
    f676:	4628      	mov	r0, r5
    f678:	f7f6 fd12 	bl	60a0 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
    f67c:	4629      	mov	r1, r5
    f67e:	f7ff ffda 	bl	f636 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
    f682:	bd70      	pop	{r4, r5, r6, pc}

0000f684 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
    f684:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
    f686:	2300      	movs	r3, #0
    f688:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f68a:	6840      	ldr	r0, [r0, #4]
    f68c:	6803      	ldr	r3, [r0, #0]
    f68e:	689b      	ldr	r3, [r3, #8]
    f690:	2204      	movs	r2, #4
    f692:	2160      	movs	r1, #96	; 0x60
    f694:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
    f696:	bd08      	pop	{r3, pc}

0000f698 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
    f698:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
    f69a:	6840      	ldr	r0, [r0, #4]
    f69c:	f7ff fc8d 	bl	efba <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    f6a0:	2104      	movs	r1, #4
    f6a2:	f7ff fcae 	bl	f002 <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
    f6a6:	bd08      	pop	{r3, pc}

0000f6a8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
    f6a8:	b570      	push	{r4, r5, r6, lr}
    f6aa:	4605      	mov	r5, r0
    f6ac:	460e      	mov	r6, r1
  ResetTempAllocations();
    f6ae:	6803      	ldr	r3, [r0, #0]
    f6b0:	689b      	ldr	r3, [r3, #8]
    f6b2:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    f6b4:	4628      	mov	r0, r5
    f6b6:	f7ff ffef 	bl	f698 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    f6ba:	2300      	movs	r3, #0
    f6bc:	e000      	b.n	f6c0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
    f6be:	3301      	adds	r3, #1
    f6c0:	6969      	ldr	r1, [r5, #20]
    f6c2:	4299      	cmp	r1, r3
    f6c4:	d907      	bls.n	f6d6 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    f6c6:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
    f6ca:	6854      	ldr	r4, [r2, #4]
    f6cc:	f1b4 3fff 	cmp.w	r4, #4294967295
    f6d0:	d1f5      	bne.n	f6be <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
    f6d2:	6056      	str	r6, [r2, #4]
    f6d4:	e7f3      	b.n	f6be <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    f6d6:	6868      	ldr	r0, [r5, #4]
    f6d8:	6803      	ldr	r3, [r0, #0]
    f6da:	689b      	ldr	r3, [r3, #8]
    f6dc:	310c      	adds	r1, #12
    f6de:	2204      	movs	r2, #4
    f6e0:	00c9      	lsls	r1, r1, #3
    f6e2:	4798      	blx	r3
}
    f6e4:	bd70      	pop	{r4, r5, r6, pc}

0000f6e6 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
    f6e6:	6880      	ldr	r0, [r0, #8]
    f6e8:	4770      	bx	lr

0000f6ea <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f6ea:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f6ec:	b119      	cbz	r1, f6f6 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f6ee:	b122      	cbz	r2, f6fa <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f6f0:	601a      	str	r2, [r3, #0]
}
    f6f2:	2000      	movs	r0, #0
    f6f4:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f6f6:	f000 fd97 	bl	10228 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f6fa:	f000 fd95 	bl	10228 <abort>

0000f6fe <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
    f6fe:	b508      	push	{r3, lr}
    f700:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
    f702:	460a      	mov	r2, r1
    f704:	68c1      	ldr	r1, [r0, #12]
    f706:	6840      	ldr	r0, [r0, #4]
    f708:	f7ff ffef 	bl	f6ea <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
    f70c:	bd08      	pop	{r3, pc}

0000f70e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
    f70e:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
    f710:	b119      	cbz	r1, f71a <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f712:	b122      	cbz	r2, f71e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
    f714:	601a      	str	r2, [r3, #0]
}
    f716:	2000      	movs	r0, #0
    f718:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    f71a:	f000 fd85 	bl	10228 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
    f71e:	f000 fd83 	bl	10228 <abort>

0000f722 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
    f722:	4770      	bx	lr

0000f724 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
    f724:	6880      	ldr	r0, [r0, #8]
    f726:	4770      	bx	lr

0000f728 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
    f728:	b510      	push	{r4, lr}
    f72a:	4604      	mov	r4, r0
}
    f72c:	f000 fd65 	bl	101fa <_ZdlPv>
    f730:	4620      	mov	r0, r4
    f732:	bd10      	pop	{r4, pc}

0000f734 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
    f734:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
    f736:	2301      	movs	r3, #1
    any_swapped = false;
    f738:	2700      	movs	r7, #0
    f73a:	e000      	b.n	f73e <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
    f73c:	3301      	adds	r3, #1
    f73e:	4293      	cmp	r3, r2
    f740:	da16      	bge.n	f770 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
    f742:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
    f746:	3c01      	subs	r4, #1
    f748:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    f74c:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
    f750:	42b5      	cmp	r5, r6
    f752:	daf3      	bge.n	f73c <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
    f754:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
    f758:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
    f75c:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
    f760:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
    f764:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
    f768:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
    f76c:	2701      	movs	r7, #1
    f76e:	e7e5      	b.n	f73c <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
    f770:	2f00      	cmp	r7, #0
    f772:	d1e0      	bne.n	f736 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
    f774:	bcf0      	pop	{r4, r5, r6, r7}
    f776:	4770      	bx	lr

0000f778 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
    f778:	b570      	push	{r4, r5, r6, lr}
    f77a:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
    f77c:	68c5      	ldr	r5, [r0, #12]
    f77e:	6886      	ldr	r6, [r0, #8]
    f780:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
    f784:	6804      	ldr	r4, [r0, #0]
    f786:	68a4      	ldr	r4, [r4, #8]
    f788:	9e06      	ldr	r6, [sp, #24]
    f78a:	9600      	str	r6, [sp, #0]
    f78c:	47a0      	blx	r4
    f78e:	b918      	cbnz	r0, f798 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
    f790:	9b07      	ldr	r3, [sp, #28]
    f792:	606b      	str	r3, [r5, #4]
}
    f794:	b002      	add	sp, #8
    f796:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
    f798:	2001      	movs	r0, #1
    f79a:	e7fb      	b.n	f794 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

0000f79c <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
    f79c:	68c0      	ldr	r0, [r0, #12]
    f79e:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
    f7a0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
    f7a4:	6888      	ldr	r0, [r1, #8]
    f7a6:	4298      	cmp	r0, r3
    f7a8:	dc04      	bgt.n	f7b4 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
    f7aa:	68cb      	ldr	r3, [r1, #12]
    f7ac:	4293      	cmp	r3, r2
    f7ae:	db03      	blt.n	f7b8 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
    f7b0:	2001      	movs	r0, #1
    f7b2:	4770      	bx	lr
    return false;
    f7b4:	2000      	movs	r0, #0
    f7b6:	4770      	bx	lr
    return false;
    f7b8:	2000      	movs	r0, #0
}
    f7ba:	4770      	bx	lr

0000f7bc <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
    f7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f7be:	4605      	mov	r5, r0
    f7c0:	4616      	mov	r6, r2
    f7c2:	461f      	mov	r7, r3
  if (start == nullptr) {
    f7c4:	b1c9      	cbz	r1, f7fa <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
    f7c6:	688b      	ldr	r3, [r1, #8]
    f7c8:	f1b3 3fff 	cmp.w	r3, #4294967295
    f7cc:	d01c      	beq.n	f808 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
    f7ce:	6984      	ldr	r4, [r0, #24]
    f7d0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f7d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f7d8:	463b      	mov	r3, r7
    f7da:	4632      	mov	r2, r6
    f7dc:	4621      	mov	r1, r4
    f7de:	4628      	mov	r0, r5
    f7e0:	f7ff ffdc 	bl	f79c <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
    f7e4:	b998      	cbnz	r0, f80e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
    f7e6:	68a4      	ldr	r4, [r4, #8]
    f7e8:	f1b4 3fff 	cmp.w	r4, #4294967295
    f7ec:	d00e      	beq.n	f80c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
    f7ee:	69a9      	ldr	r1, [r5, #24]
    f7f0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
    f7f4:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
    f7f8:	e7ee      	b.n	f7d8 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f7fa:	6984      	ldr	r4, [r0, #24]
    f7fc:	6a03      	ldr	r3, [r0, #32]
    f7fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f802:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    f806:	e7e7      	b.n	f7d8 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
    f808:	2400      	movs	r4, #0
    f80a:	e000      	b.n	f80e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
    f80c:	2400      	movs	r4, #0
}
    f80e:	4620      	mov	r0, r4
    f810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f812 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f812:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
    f816:	2b00      	cmp	r3, #0
    f818:	f000 80d5 	beq.w	f9c6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
    f81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f820:	b083      	sub	sp, #12
    f822:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
    f824:	6886      	ldr	r6, [r0, #8]
    f826:	2e00      	cmp	r6, #0
    f828:	f000 80ca 	beq.w	f9c0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
    f82c:	2000      	movs	r0, #0
    f82e:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
    f832:	4603      	mov	r3, r0
    f834:	e00e      	b.n	f854 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
    f836:	6925      	ldr	r5, [r4, #16]
    f838:	5852      	ldr	r2, [r2, r1]
    f83a:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
    f83e:	6962      	ldr	r2, [r4, #20]
    f840:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
    f844:	68e2      	ldr	r2, [r4, #12]
    f846:	4411      	add	r1, r2
    f848:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f84a:	6849      	ldr	r1, [r1, #4]
    f84c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
    f850:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
    f852:	3301      	adds	r3, #1
    f854:	68a2      	ldr	r2, [r4, #8]
    f856:	429a      	cmp	r2, r3
    f858:	dd15      	ble.n	f886 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
    f85a:	68e2      	ldr	r2, [r4, #12]
    f85c:	0119      	lsls	r1, r3, #4
    f85e:	eb02 1503 	add.w	r5, r2, r3, lsl #4
    f862:	686d      	ldr	r5, [r5, #4]
    f864:	f1b5 3fff 	cmp.w	r5, #4294967295
    f868:	d1e5      	bne.n	f836 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
    f86a:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
    f86c:	6925      	ldr	r5, [r4, #16]
    f86e:	5852      	ldr	r2, [r2, r1]
    f870:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
    f874:	6962      	ldr	r2, [r4, #20]
    f876:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
    f87a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f87c:	f04f 31ff 	mov.w	r1, #4294967295
    f880:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f884:	e7e5      	b.n	f852 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f886:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
    f888:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
    f88a:	1a12      	subs	r2, r2, r0
    f88c:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    f890:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f894:	f7ff ff4e 	bl	f734 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
    f898:	2300      	movs	r3, #0
    f89a:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
    f89c:	2301      	movs	r3, #1
    f89e:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
    f8a0:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
    f8a4:	f04f 33ff 	mov.w	r3, #4294967295
    f8a8:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
    f8ac:	6963      	ldr	r3, [r4, #20]
    f8ae:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
    f8b0:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
    f8b4:	68e2      	ldr	r2, [r4, #12]
    f8b6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    f8ba:	6852      	ldr	r2, [r2, #4]
    f8bc:	f1b2 3fff 	cmp.w	r2, #4294967295
    f8c0:	d007      	beq.n	f8d2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
    f8c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f8c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f8c8:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
    f8cc:	f04f 0901 	mov.w	r9, #1
    f8d0:	e036      	b.n	f940 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
    f8d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    f8d4:	2100      	movs	r1, #0
    f8d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f8da:	e7f2      	b.n	f8c2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
    f8dc:	2100      	movs	r1, #0
    int candidate_offset = 0;
    f8de:	460d      	mov	r5, r1
    f8e0:	f8cd a000 	str.w	sl, [sp]
    f8e4:	f8cd 9004 	str.w	r9, [sp, #4]
    f8e8:	4681      	mov	r9, r0
    f8ea:	4692      	mov	sl, r2
    f8ec:	e004      	b.n	f8f8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
    f8ee:	b1d9      	cbz	r1, f928 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
    f8f0:	680b      	ldr	r3, [r1, #0]
    f8f2:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
    f8f4:	459b      	cmp	fp, r3
    f8f6:	dd12      	ble.n	f91e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
    f8f8:	460e      	mov	r6, r1
    f8fa:	4653      	mov	r3, sl
    f8fc:	464a      	mov	r2, r9
    f8fe:	4620      	mov	r0, r4
    f900:	f7ff ff5c 	bl	f7bc <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
    f904:	4601      	mov	r1, r0
        if (prior_entry) {
    f906:	2e00      	cmp	r6, #0
    f908:	d0f1      	beq.n	f8ee <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
    f90a:	6873      	ldr	r3, [r6, #4]
    f90c:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
    f90e:	6833      	ldr	r3, [r6, #0]
    f910:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
    f914:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
    f916:	429d      	cmp	r5, r3
    f918:	dae9      	bge.n	f8ee <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
    f91a:	461d      	mov	r5, r3
    f91c:	e7e7      	b.n	f8ee <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
    f91e:	f8dd a000 	ldr.w	sl, [sp]
    f922:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f926:	e01f      	b.n	f968 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
    f928:	f8dd a000 	ldr.w	sl, [sp]
    f92c:	f8dd 9004 	ldr.w	r9, [sp, #4]
    f930:	e01a      	b.n	f968 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
    f932:	6a23      	ldr	r3, [r4, #32]
    f934:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
    f938:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
    f93a:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
    f93c:	f109 0901 	add.w	r9, r9, #1
    f940:	68a3      	ldr	r3, [r4, #8]
    f942:	454b      	cmp	r3, r9
    f944:	dd3c      	ble.n	f9c0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
    f946:	6963      	ldr	r3, [r4, #20]
    f948:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
    f94c:	f8d4 800c 	ldr.w	r8, [r4, #12]
    f950:	013a      	lsls	r2, r7, #4
    f952:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
    f956:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
    f95a:	689a      	ldr	r2, [r3, #8]
    f95c:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
    f95e:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
    f960:	685d      	ldr	r5, [r3, #4]
    f962:	f1b5 3fff 	cmp.w	r5, #4294967295
    f966:	d0b9      	beq.n	f8dc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
    f968:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f96a:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
    f96e:	69a2      	ldr	r2, [r4, #24]
    f970:	69e3      	ldr	r3, [r4, #28]
    f972:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f976:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
    f97a:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
    f97e:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
    f982:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
    f984:	1c7b      	adds	r3, r7, #1
    f986:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
    f988:	f8da 3000 	ldr.w	r3, [sl]
    f98c:	42ab      	cmp	r3, r5
    f98e:	dcd0      	bgt.n	f932 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
    f990:	4650      	mov	r0, sl
    f992:	e000      	b.n	f996 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
    f994:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
    f996:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
    f998:	f1b3 3fff 	cmp.w	r3, #4294967295
    f99c:	d00c      	beq.n	f9b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
    f99e:	69a2      	ldr	r2, [r4, #24]
    f9a0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    f9a4:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
    f9a8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    f9ac:	42aa      	cmp	r2, r5
    f9ae:	ddf1      	ble.n	f994 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
    f9b0:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
    f9b4:	6087      	str	r7, [r0, #8]
          break;
    f9b6:	e7c1      	b.n	f93c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
    f9b8:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
    f9ba:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
    f9be:	e7bd      	b.n	f93c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
    f9c0:	b003      	add	sp, #12
    f9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f9c6:	4770      	bx	lr

0000f9c8 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
    f9c8:	b570      	push	{r4, r5, r6, lr}
    f9ca:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
    f9cc:	f7ff ff21 	bl	f812 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
    f9d0:	68a3      	ldr	r3, [r4, #8]
    f9d2:	b1d3      	cbz	r3, fa0a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
    f9d4:	69a6      	ldr	r6, [r4, #24]
    f9d6:	6a23      	ldr	r3, [r4, #32]
    f9d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f9dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
    f9e0:	2000      	movs	r0, #0
    f9e2:	e007      	b.n	f9f4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
    f9e4:	689b      	ldr	r3, [r3, #8]
    f9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9ea:	d00f      	beq.n	fa0c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
    f9ec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    f9f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
    f9f4:	b153      	cbz	r3, fa0c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
    f9f6:	68e5      	ldr	r5, [r4, #12]
    f9f8:	685a      	ldr	r2, [r3, #4]
    f9fa:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
    f9fc:	681a      	ldr	r2, [r3, #0]
    f9fe:	5869      	ldr	r1, [r5, r1]
    fa00:	440a      	add	r2, r1
    if (current_size > max_size) {
    fa02:	4290      	cmp	r0, r2
    fa04:	d2ee      	bcs.n	f9e4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
    fa06:	4610      	mov	r0, r2
    fa08:	e7ec      	b.n	f9e4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
    fa0a:	2000      	movs	r0, #0
}
    fa0c:	bd70      	pop	{r4, r5, r6, pc}

0000fa0e <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
    fa0e:	3001      	adds	r0, #1
}
    fa10:	0080      	lsls	r0, r0, #2
    fa12:	4770      	bx	lr

0000fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
    fa14:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    fa16:	680b      	ldr	r3, [r1, #0]
    fa18:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    fa1c:	2a00      	cmp	r2, #0
    fa1e:	db10      	blt.n	fa42 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
    fa20:	428a      	cmp	r2, r1
    fa22:	da10      	bge.n	fa46 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    fa24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    fa28:	f1b1 3fff 	cmp.w	r1, #4294967295
    fa2c:	d00d      	beq.n	fa4a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    fa2e:	2900      	cmp	r1, #0
    fa30:	db0d      	blt.n	fa4e <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    fa32:	6883      	ldr	r3, [r0, #8]
    fa34:	b113      	cbz	r3, fa3c <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    fa36:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    fa3a:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    fa3c:	6d03      	ldr	r3, [r0, #80]	; 0x50
    fa3e:	4798      	blx	r3
    fa40:	e7fb      	b.n	fa3a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    fa42:	2000      	movs	r0, #0
    fa44:	e7f9      	b.n	fa3a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    fa46:	2000      	movs	r0, #0
    fa48:	e7f7      	b.n	fa3a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    fa4a:	2000      	movs	r0, #0
    fa4c:	e7f5      	b.n	fa3a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    fa4e:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
    fa50:	e7f3      	b.n	fa3a <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

0000fa52 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
    fa52:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
    fa54:	684b      	ldr	r3, [r1, #4]
    fa56:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
    fa5a:	2a00      	cmp	r2, #0
    fa5c:	db10      	blt.n	fa80 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
    fa5e:	4291      	cmp	r1, r2
    fa60:	dd10      	ble.n	fa84 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
    fa62:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
    fa66:	f1b1 3fff 	cmp.w	r1, #4294967295
    fa6a:	d00d      	beq.n	fa88 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
    fa6c:	2900      	cmp	r1, #0
    fa6e:	db0d      	blt.n	fa8c <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
    fa70:	6883      	ldr	r3, [r0, #8]
    fa72:	b113      	cbz	r3, fa7a <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
    fa74:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
    fa78:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
    fa7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
    fa7c:	4798      	blx	r3
    fa7e:	e7fb      	b.n	fa78 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
    fa80:	2000      	movs	r0, #0
    fa82:	e7f9      	b.n	fa78 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    fa84:	2000      	movs	r0, #0
    fa86:	e7f7      	b.n	fa78 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    fa88:	2000      	movs	r0, #0
    fa8a:	e7f5      	b.n	fa78 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    fa8c:	2000      	movs	r0, #0
    fa8e:	e7f3      	b.n	fa78 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

0000fa90 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
    fa90:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
    fa92:	f7ff ffbf 	bl	fa14 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
    fa96:	bd08      	pop	{r3, pc}

0000fa98 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
    fa98:	1e43      	subs	r3, r0, #1
    fa9a:	2b04      	cmp	r3, #4
    fa9c:	d804      	bhi.n	faa8 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
    fa9e:	e8df f003 	tbb	[pc, r3]
    faa2:	0404      	.short	0x0404
    faa4:	0404      	.short	0x0404
    faa6:	04          	.byte	0x04
    faa7:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
    faa8:	2000      	movs	r0, #0
}
    faaa:	4770      	bx	lr

0000faac <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
    faac:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
    faae:	b118      	cbz	r0, fab8 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
    fab0:	b121      	cbz	r1, fabc <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
    fab2:	b12a      	cbz	r2, fac0 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
    fab4:	b133      	cbz	r3, fac4 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
    fab6:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
    fab8:	f000 fbb6 	bl	10228 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
    fabc:	f000 fbb4 	bl	10228 <abort>
  TFLITE_DCHECK(allocator != nullptr);
    fac0:	f000 fbb2 	bl	10228 <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
    fac4:	f000 fbb0 	bl	10228 <abort>

0000fac8 <_ZN6tflite15ParseDequantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}
    fac8:	2000      	movs	r0, #0
    faca:	4770      	bx	lr

0000facc <_ZN6tflite13ParseQuantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseQuantize(const Operator*, ErrorReporter*,
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}
    facc:	2000      	movs	r0, #0
    face:	4770      	bx	lr

0000fad0 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
    fad0:	b40e      	push	{r1, r2, r3}
    fad2:	b500      	push	{lr}
    fad4:	b082      	sub	sp, #8
    fad6:	aa03      	add	r2, sp, #12
    fad8:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    fadc:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    fade:	6803      	ldr	r3, [r0, #0]
    fae0:	689b      	ldr	r3, [r3, #8]
    fae2:	4798      	blx	r3
  va_end(args);
  return code;
}
    fae4:	b002      	add	sp, #8
    fae6:	f85d eb04 	ldr.w	lr, [sp], #4
    faea:	b003      	add	sp, #12
    faec:	4770      	bx	lr

0000faee <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
    faee:	b40c      	push	{r2, r3}
    faf0:	b500      	push	{lr}
    faf2:	b083      	sub	sp, #12
    faf4:	aa04      	add	r2, sp, #16
    faf6:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
    fafa:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
    fafc:	6803      	ldr	r3, [r0, #0]
    fafe:	689b      	ldr	r3, [r3, #8]
    fb00:	4798      	blx	r3
  va_end(args);
  return code;
}
    fb02:	b003      	add	sp, #12
    fb04:	f85d eb04 	ldr.w	lr, [sp], #4
    fb08:	b002      	add	sp, #8
    fb0a:	4770      	bx	lr

0000fb0c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
    fb0c:	b570      	push	{r4, r5, r6, lr}
    fb0e:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
    fb10:	b368      	cbz	r0, fb6e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
    fb12:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    fb14:	f7fe f8ca 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    fb18:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    fb1a:	4628      	mov	r0, r5
    fb1c:	f7fe f8cc 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fb20:	280a      	cmp	r0, #10
    fb22:	d926      	bls.n	fb72 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
    fb24:	f105 000a 	add.w	r0, r5, #10
    fb28:	f7fe f8c6 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fb2c:	b318      	cbz	r0, fb76 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
    fb2e:	4420      	add	r0, r4
    fb30:	f7fe f8bc 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
    fb34:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
    fb36:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
    fb3a:	4620      	mov	r0, r4
    fb3c:	f7fe f8b6 	bl	dcac <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    fb40:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    fb42:	4630      	mov	r0, r6
    fb44:	f7fe f8b8 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fb48:	2804      	cmp	r0, #4
    fb4a:	d916      	bls.n	fb7a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
    fb4c:	1d30      	adds	r0, r6, #4
    fb4e:	f7fe f8b3 	bl	dcb8 <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fb52:	b1a0      	cbz	r0, fb7e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
    fb54:	4420      	add	r0, r4
    fb56:	f7ff facc 	bl	f0f2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
    fb5a:	b2c0      	uxtb	r0, r0
    fb5c:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
    fb60:	42a8      	cmp	r0, r5
    fb62:	d80e      	bhi.n	fb82 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
    fb64:	f10d 0306 	add.w	r3, sp, #6
}
    fb68:	7818      	ldrb	r0, [r3, #0]
    fb6a:	b002      	add	sp, #8
    fb6c:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
    fb6e:	f000 fb5b 	bl	10228 <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fb72:	2000      	movs	r0, #0
    fb74:	e7da      	b.n	fb2c <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fb76:	2000      	movs	r0, #0
    fb78:	e7dc      	b.n	fb34 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    fb7a:	2000      	movs	r0, #0
    fb7c:	e7e9      	b.n	fb52 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    fb7e:	2000      	movs	r0, #0
    fb80:	e7eb      	b.n	fb5a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
    fb82:	f10d 0307 	add.w	r3, sp, #7
    fb86:	e7ef      	b.n	fb68 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

0000fb88 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fb88:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fb8a:	b108      	cbz	r0, fb90 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
    fb8c:	6800      	ldr	r0, [r0, #0]
    fb8e:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fb90:	f000 fb4a 	bl	10228 <abort>

0000fb94 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fb94:	b108      	cbz	r0, fb9a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
    fb96:	6800      	ldr	r0, [r0, #0]
    fb98:	4770      	bx	lr
}
    fb9a:	4770      	bx	lr

0000fb9c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fb9c:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fb9e:	b108      	cbz	r0, fba4 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fba0:	6800      	ldr	r0, [r0, #0]
    fba2:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fba4:	f000 fb40 	bl	10228 <abort>

0000fba8 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fba8:	b108      	cbz	r0, fbae <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
    fbaa:	6800      	ldr	r0, [r0, #0]
    fbac:	4770      	bx	lr
}
    fbae:	4770      	bx	lr

0000fbb0 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
    fbb0:	4770      	bx	lr

0000fbb2 <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
    fbb2:	4008      	ands	r0, r1
    fbb4:	4770      	bx	lr

0000fbb6 <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
    fbb6:	4108      	asrs	r0, r1
    fbb8:	4770      	bx	lr

0000fbba <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
    fbba:	4408      	add	r0, r1
    fbbc:	4770      	bx	lr

0000fbbe <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
    fbbe:	43c0      	mvns	r0, r0
    fbc0:	4770      	bx	lr

0000fbc2 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
    fbc2:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
    fbc4:	b110      	cbz	r0, fbcc <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
    fbc6:	2000      	movs	r0, #0
    fbc8:	f7ff fff9 	bl	fbbe <_ZN8gemmlowp6BitNotIiEET_S1_>
}
    fbcc:	bd08      	pop	{r3, pc}

0000fbce <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
    fbce:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
    fbd0:	4288      	cmp	r0, r1
    fbd2:	bfac      	ite	ge
    fbd4:	2000      	movge	r0, #0
    fbd6:	2001      	movlt	r0, #1
    fbd8:	f7ff fff3 	bl	fbc2 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    fbdc:	bd08      	pop	{r3, pc}

0000fbde <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
    fbde:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
    fbe0:	4288      	cmp	r0, r1
    fbe2:	bfd4      	ite	le
    fbe4:	2000      	movle	r0, #0
    fbe6:	2001      	movgt	r0, #1
    fbe8:	f7ff ffeb 	bl	fbc2 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
    fbec:	bd08      	pop	{r3, pc}

0000fbee <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fbee:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fbf0:	b108      	cbz	r0, fbf6 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fbf2:	6800      	ldr	r0, [r0, #0]
    fbf4:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fbf6:	f000 fb17 	bl	10228 <abort>

0000fbfa <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fbfa:	b108      	cbz	r0, fc00 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
    fbfc:	6800      	ldr	r0, [r0, #0]
    fbfe:	4770      	bx	lr
}
    fc00:	4770      	bx	lr

0000fc02 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fc02:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fc04:	b108      	cbz	r0, fc0a <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fc06:	6800      	ldr	r0, [r0, #0]
    fc08:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fc0a:	f000 fb0d 	bl	10228 <abort>

0000fc0e <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    fc0e:	b108      	cbz	r0, fc14 <_ZN6tflite5micro13GetTensorDataIiEEPT_P16TfLiteEvalTensor+0x6>
    fc10:	6800      	ldr	r0, [r0, #0]
    fc12:	4770      	bx	lr
}
    fc14:	4770      	bx	lr

0000fc16 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
    fc16:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
    fc18:	b108      	cbz	r0, fc1e <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x8>
}
    fc1a:	6800      	ldr	r0, [r0, #0]
    fc1c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
    fc1e:	f000 fb03 	bl	10228 <abort>

0000fc22 <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fc22:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fc24:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fc26:	b113      	cbz	r3, fc2e <_ZN6tflite3ops5micro10dequantize4InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
    fc28:	2120      	movs	r1, #32
    fc2a:	4798      	blx	r3
}
    fc2c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fc2e:	f000 fafb 	bl	10228 <abort>

0000fc32 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fc32:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fc34:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fc36:	b113      	cbz	r3, fc3e <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    fc38:	2120      	movs	r1, #32
    fc3a:	4798      	blx	r3
}
    fc3c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fc3e:	f000 faf3 	bl	10228 <abort>

0000fc42 <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
    fc42:	694a      	ldr	r2, [r1, #20]
    fc44:	4252      	negs	r2, r2
    fc46:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
    fc48:	698a      	ldr	r2, [r1, #24]
    fc4a:	4252      	negs	r2, r2
    fc4c:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
    fc4e:	69ca      	ldr	r2, [r1, #28]
    fc50:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
    fc52:	680a      	ldr	r2, [r1, #0]
    fc54:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
    fc56:	684a      	ldr	r2, [r1, #4]
    fc58:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
    fc5a:	688a      	ldr	r2, [r1, #8]
    fc5c:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
    fc5e:	68ca      	ldr	r2, [r1, #12]
    fc60:	6182      	str	r2, [r0, #24]
  return op_params;
}
    fc62:	4770      	bx	lr

0000fc64 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
    fc64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fc68:	b084      	sub	sp, #16
    fc6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    fc6c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
    fc6e:	2a01      	cmp	r2, #1
    fc70:	d103      	bne.n	fc7a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
    fc72:	2000      	movs	r0, #0
}
    fc74:	b004      	add	sp, #16
    fc76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fc7a:	4604      	mov	r4, r0
    fc7c:	4688      	mov	r8, r1
    fc7e:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
    fc80:	2200      	movs	r2, #0
    fc82:	2300      	movs	r3, #0
    fc84:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    fc88:	ab02      	add	r3, sp, #8
    fc8a:	9301      	str	r3, [sp, #4]
    fc8c:	9600      	str	r6, [sp, #0]
    fc8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fc90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fc92:	4639      	mov	r1, r7
    fc94:	f7f1 fc28 	bl	14e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    fc98:	2800      	cmp	r0, #0
    fc9a:	d1eb      	bne.n	fc74 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
    fc9c:	1d2b      	adds	r3, r5, #4
    fc9e:	462a      	mov	r2, r5
    fca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    fca4:	f7f9 f920 	bl	8ee8 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
    fca8:	693b      	ldr	r3, [r7, #16]
    fcaa:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
    fcac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fcae:	691b      	ldr	r3, [r3, #16]
    fcb0:	b96b      	cbnz	r3, fcce <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
    fcb2:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
    fcb4:	6933      	ldr	r3, [r6, #16]
    fcb6:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
    fcb8:	f105 030c 	add.w	r3, r5, #12
    fcbc:	9300      	str	r3, [sp, #0]
    fcbe:	f105 0308 	add.w	r3, r5, #8
    fcc2:	4632      	mov	r2, r6
    fcc4:	4641      	mov	r1, r8
    fcc6:	4620      	mov	r0, r4
    fcc8:	f7f9 fabc 	bl	9244 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
    fccc:	e7d2      	b.n	fc74 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
    fcce:	f000 faab 	bl	10228 <abort>

0000fcd2 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
    fcd2:	b510      	push	{r4, lr}
    fcd4:	4604      	mov	r4, r0
    fcd6:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
    fcd8:	f104 0220 	add.w	r2, r4, #32
    fcdc:	f104 011c 	add.w	r1, r4, #28
    fce0:	f7f9 fc84 	bl	95ec <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
    fce4:	4620      	mov	r0, r4
    fce6:	bd10      	pop	{r4, pc}

0000fce8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
    fce8:	b570      	push	{r4, r5, r6, lr}
    fcea:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
    fcec:	b1b9      	cbz	r1, fd1e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    fcee:	684d      	ldr	r5, [r1, #4]
    fcf0:	b1ad      	cbz	r5, fd1e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
    fcf2:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
    fcf6:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
    fcf8:	2e05      	cmp	r6, #5
    fcfa:	dd07      	ble.n	fd0c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
    fcfc:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
    fd00:	429e      	cmp	r6, r3
    fd02:	d210      	bcs.n	fd26 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
    fd04:	00b0      	lsls	r0, r6, #2
    fd06:	f000 fa8d 	bl	10224 <_Znaj>
    fd0a:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fd0c:	6823      	ldr	r3, [r4, #0]
    fd0e:	2b05      	cmp	r3, #5
    fd10:	dd0c      	ble.n	fd2c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
    fd12:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
    fd14:	00b2      	lsls	r2, r6, #2
    fd16:	4629      	mov	r1, r5
    fd18:	f000 fa9f 	bl	1025a <memcpy>
  }
    fd1c:	e001      	b.n	fd22 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
    fd1e:	2300      	movs	r3, #0
    fd20:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
    fd22:	4620      	mov	r0, r4
    fd24:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
    fd26:	f04f 30ff 	mov.w	r0, #4294967295
    fd2a:	e7ec      	b.n	fd06 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    fd2c:	1d20      	adds	r0, r4, #4
    fd2e:	e7f1      	b.n	fd14 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

0000fd30 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
    fd30:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fd32:	6b83      	ldr	r3, [r0, #56]	; 0x38
    fd34:	b113      	cbz	r3, fd3c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
    fd36:	2120      	movs	r1, #32
    fd38:	4798      	blx	r3
}
    fd3a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
    fd3c:	f000 fa74 	bl	10228 <abort>

0000fd40 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    fd40:	b148      	cbz	r0, fd56 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    fd42:	68c3      	ldr	r3, [r0, #12]
    fd44:	8818      	ldrh	r0, [r3, #0]
    fd46:	f3c0 0008 	ubfx	r0, r0, #0, #9
    fd4a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    fd4e:	bf14      	ite	ne
    fd50:	2000      	movne	r0, #0
    fd52:	2001      	moveq	r0, #1
    fd54:	4770      	bx	lr
		return false;
    fd56:	2000      	movs	r0, #0
}
    fd58:	4770      	bx	lr

0000fd5a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    fd5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fd5c:	4605      	mov	r5, r0
    fd5e:	460e      	mov	r6, r1
	__asm__ volatile(
    fd60:	f04f 0320 	mov.w	r3, #32
    fd64:	f3ef 8711 	mrs	r7, BASEPRI
    fd68:	f383 8812 	msr	BASEPRI_MAX, r3
    fd6c:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    fd70:	f7fc f936 	bl	bfe0 <z_impl_z_current_get>
    fd74:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    fd76:	4631      	mov	r1, r6
    fd78:	4628      	mov	r0, r5
    fd7a:	f7ff f8db 	bl	ef34 <k_sys_fatal_error_handler>
	__asm__ volatile(
    fd7e:	f387 8811 	msr	BASEPRI, r7
    fd82:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    fd86:	4620      	mov	r0, r4
    fd88:	f7f4 fa5a 	bl	4240 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    fd8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000fd8e <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    fd8e:	6902      	ldr	r2, [r0, #16]
    fd90:	6943      	ldr	r3, [r0, #20]
    fd92:	431a      	orrs	r2, r3
    fd94:	f012 0203 	ands.w	r2, r2, #3
    fd98:	d10d      	bne.n	fdb6 <create_free_list+0x28>
	slab->free_list = NULL;
    fd9a:	2100      	movs	r1, #0
    fd9c:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    fd9e:	e005      	b.n	fdac <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    fda0:	6981      	ldr	r1, [r0, #24]
    fda2:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    fda4:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
    fda6:	6901      	ldr	r1, [r0, #16]
    fda8:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    fdaa:	3201      	adds	r2, #1
    fdac:	68c1      	ldr	r1, [r0, #12]
    fdae:	4291      	cmp	r1, r2
    fdb0:	d8f6      	bhi.n	fda0 <create_free_list+0x12>
	return 0;
    fdb2:	2000      	movs	r0, #0
    fdb4:	4770      	bx	lr
		return -EINVAL;
    fdb6:	f06f 0015 	mvn.w	r0, #21
}
    fdba:	4770      	bx	lr

0000fdbc <k_mem_slab_init>:
{
    fdbc:	b510      	push	{r4, lr}
    fdbe:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    fdc0:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
    fdc2:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
    fdc4:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
    fdc6:	2300      	movs	r3, #0
    fdc8:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    fdca:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
    fdcc:	f7ff ffdf 	bl	fd8e <create_free_list>
	if (rc < 0) {
    fdd0:	2800      	cmp	r0, #0
    fdd2:	db01      	blt.n	fdd8 <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
    fdd4:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    fdd6:	6064      	str	r4, [r4, #4]
}
    fdd8:	bd10      	pop	{r4, pc}

0000fdda <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    fdda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fddc:	4604      	mov	r4, r0
    fdde:	460d      	mov	r5, r1
	__asm__ volatile(
    fde0:	f04f 0320 	mov.w	r3, #32
    fde4:	f3ef 8611 	mrs	r6, BASEPRI
    fde8:	f383 8812 	msr	BASEPRI_MAX, r3
    fdec:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    fdf0:	6983      	ldr	r3, [r0, #24]
    fdf2:	b163      	cbz	r3, fe0e <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    fdf4:	682b      	ldr	r3, [r5, #0]
    fdf6:	69a2      	ldr	r2, [r4, #24]
    fdf8:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    fdfa:	682b      	ldr	r3, [r5, #0]
    fdfc:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    fdfe:	69e3      	ldr	r3, [r4, #28]
    fe00:	3b01      	subs	r3, #1
    fe02:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
    fe04:	f386 8811 	msr	BASEPRI, r6
    fe08:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    fe0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fe0e:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    fe12:	f000 f93a 	bl	1008a <z_unpend_first_thread>
		if (pending_thread != NULL) {
    fe16:	2800      	cmp	r0, #0
    fe18:	d0ec      	beq.n	fdf4 <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    fe1a:	682a      	ldr	r2, [r5, #0]
    fe1c:	2100      	movs	r1, #0
    fe1e:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    fe22:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    fe24:	f000 f896 	bl	ff54 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    fe28:	4631      	mov	r1, r6
    fe2a:	4638      	mov	r0, r7
    fe2c:	f7fb fd7c 	bl	b928 <z_reschedule>
			return;
    fe30:	e7ec      	b.n	fe0c <k_mem_slab_free+0x32>

0000fe32 <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    fe32:	3207      	adds	r2, #7
    fe34:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    fe38:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    fe3c:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    fe40:	2300      	movs	r3, #0
    fe42:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
    fe46:	1888      	adds	r0, r1, r2
    fe48:	4770      	bx	lr

0000fe4a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    fe4a:	f3ef 8005 	mrs	r0, IPSR
}
    fe4e:	3800      	subs	r0, #0
    fe50:	bf18      	it	ne
    fe52:	2001      	movne	r0, #1
    fe54:	4770      	bx	lr

0000fe56 <z_impl_k_thread_start>:
{
    fe56:	b508      	push	{r3, lr}
	z_sched_start(thread);
    fe58:	f7fb fe90 	bl	bb7c <z_sched_start>
}
    fe5c:	bd08      	pop	{r3, pc}

0000fe5e <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    fe5e:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    fe60:	2400      	movs	r4, #0
    fe62:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    fe64:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    fe66:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    fe68:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    fe6a:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    fe6c:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    fe6e:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    fe70:	bc10      	pop	{r4}
    fe72:	4770      	bx	lr

0000fe74 <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
    fe74:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
    fe76:	f7f3 fd79 	bl	396c <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
    fe7a:	f7fe ffe4 	bl	ee46 <sys_clock_idle_exit>
}
    fe7e:	bd08      	pop	{r3, pc}

0000fe80 <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
    fe80:	b508      	push	{r3, lr}
	__asm__ volatile(
    fe82:	f04f 0220 	mov.w	r2, #32
    fe86:	f3ef 8311 	mrs	r3, BASEPRI
    fe8a:	f382 8812 	msr	BASEPRI_MAX, r2
    fe8e:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
    fe92:	f7fb fbbd 	bl	b610 <pm_save_idle>
    fe96:	e7f4      	b.n	fe82 <idle+0x2>

0000fe98 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    fe98:	4288      	cmp	r0, r1
    fe9a:	da00      	bge.n	fe9e <new_prio_for_inheritance+0x6>
    fe9c:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    fe9e:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    fea2:	db01      	blt.n	fea8 <new_prio_for_inheritance+0x10>
    fea4:	4608      	mov	r0, r1
    fea6:	4770      	bx	lr
    fea8:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    feac:	4770      	bx	lr

0000feae <adjust_owner_prio>:
{
    feae:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    feb0:	6880      	ldr	r0, [r0, #8]
    feb2:	f990 300e 	ldrsb.w	r3, [r0, #14]
    feb6:	428b      	cmp	r3, r1
    feb8:	d101      	bne.n	febe <adjust_owner_prio+0x10>
	return false;
    feba:	2000      	movs	r0, #0
}
    febc:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    febe:	f7fb feab 	bl	bc18 <z_set_prio>
    fec2:	e7fb      	b.n	febc <adjust_owner_prio+0xe>

0000fec4 <z_impl_k_mutex_init>:
{
    fec4:	4603      	mov	r3, r0
	mutex->owner = NULL;
    fec6:	2000      	movs	r0, #0
    fec8:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    feca:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    fecc:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    fece:	605b      	str	r3, [r3, #4]
}
    fed0:	4770      	bx	lr

0000fed2 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    fed2:	b13a      	cbz	r2, fee4 <z_impl_k_sem_init+0x12>
    fed4:	428a      	cmp	r2, r1
    fed6:	d308      	bcc.n	feea <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
    fed8:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
    feda:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
    fedc:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
    fede:	6040      	str	r0, [r0, #4]
	return 0;
    fee0:	2000      	movs	r0, #0
    fee2:	4770      	bx	lr
		return -EINVAL;
    fee4:	f06f 0015 	mvn.w	r0, #21
    fee8:	4770      	bx	lr
    feea:	f06f 0015 	mvn.w	r0, #21
}
    feee:	4770      	bx	lr

0000fef0 <thread_active_elsewhere>:
}
    fef0:	2000      	movs	r0, #0
    fef2:	4770      	bx	lr

0000fef4 <pended_on_thread>:
}
    fef4:	6880      	ldr	r0, [r0, #8]
    fef6:	4770      	bx	lr

0000fef8 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    fef8:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    fefc:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    ff00:	4283      	cmp	r3, r0
    ff02:	d001      	beq.n	ff08 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    ff04:	1ac0      	subs	r0, r0, r3
    ff06:	4770      	bx	lr
	return 0;
    ff08:	2000      	movs	r0, #0
}
    ff0a:	4770      	bx	lr

0000ff0c <z_reschedule_irqlock>:
{
    ff0c:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    ff0e:	4603      	mov	r3, r0
    ff10:	b920      	cbnz	r0, ff1c <z_reschedule_irqlock+0x10>
    ff12:	f3ef 8205 	mrs	r2, IPSR
    ff16:	b942      	cbnz	r2, ff2a <z_reschedule_irqlock+0x1e>
    ff18:	2201      	movs	r2, #1
    ff1a:	e000      	b.n	ff1e <z_reschedule_irqlock+0x12>
    ff1c:	2200      	movs	r2, #0
	if (resched(key)) {
    ff1e:	b932      	cbnz	r2, ff2e <z_reschedule_irqlock+0x22>
	__asm__ volatile(
    ff20:	f383 8811 	msr	BASEPRI, r3
    ff24:	f3bf 8f6f 	isb	sy
}
    ff28:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    ff2a:	2200      	movs	r2, #0
    ff2c:	e7f7      	b.n	ff1e <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    ff2e:	4618      	mov	r0, r3
    ff30:	f7f3 ff1c 	bl	3d6c <arch_swap>
	return ret;
    ff34:	e7f8      	b.n	ff28 <z_reschedule_irqlock+0x1c>

0000ff36 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    ff36:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    ff38:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    ff3a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    ff3c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    ff3e:	2300      	movs	r3, #0
    ff40:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    ff42:	604b      	str	r3, [r1, #4]
}
    ff44:	4770      	bx	lr

0000ff46 <z_priq_dumb_best>:
{
    ff46:	4603      	mov	r3, r0
	return list->head == list;
    ff48:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ff4a:	4283      	cmp	r3, r0
    ff4c:	d000      	beq.n	ff50 <z_priq_dumb_best+0xa>
}
    ff4e:	4770      	bx	lr
	struct k_thread *thread = NULL;
    ff50:	2000      	movs	r0, #0
	return thread;
    ff52:	e7fc      	b.n	ff4e <z_priq_dumb_best+0x8>

0000ff54 <z_ready_thread>:
{
    ff54:	b538      	push	{r3, r4, r5, lr}
    ff56:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    ff58:	2300      	movs	r3, #0
	__asm__ volatile(
    ff5a:	f04f 0220 	mov.w	r2, #32
    ff5e:	f3ef 8511 	mrs	r5, BASEPRI
    ff62:	f382 8812 	msr	BASEPRI_MAX, r2
    ff66:	f3bf 8f6f 	isb	sy
    ff6a:	e007      	b.n	ff7c <z_ready_thread+0x28>
			ready_thread(thread);
    ff6c:	4620      	mov	r0, r4
    ff6e:	f7fb fdc5 	bl	bafc <ready_thread>
	__asm__ volatile(
    ff72:	f385 8811 	msr	BASEPRI, r5
    ff76:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ff7a:	2301      	movs	r3, #1
    ff7c:	b92b      	cbnz	r3, ff8a <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    ff7e:	4620      	mov	r0, r4
    ff80:	f7ff ffb6 	bl	fef0 <thread_active_elsewhere>
    ff84:	2800      	cmp	r0, #0
    ff86:	d1f4      	bne.n	ff72 <z_ready_thread+0x1e>
    ff88:	e7f0      	b.n	ff6c <z_ready_thread+0x18>
}
    ff8a:	bd38      	pop	{r3, r4, r5, pc}

0000ff8c <z_thread_timeout>:
{
    ff8c:	b570      	push	{r4, r5, r6, lr}
    ff8e:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    ff90:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    ff94:	2300      	movs	r3, #0
	__asm__ volatile(
    ff96:	f04f 0220 	mov.w	r2, #32
    ff9a:	f3ef 8611 	mrs	r6, BASEPRI
    ff9e:	f382 8812 	msr	BASEPRI_MAX, r2
    ffa2:	f3bf 8f6f 	isb	sy
    ffa6:	e019      	b.n	ffdc <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    ffa8:	4628      	mov	r0, r5
    ffaa:	f7ff ffa3 	bl	fef4 <pended_on_thread>
    ffae:	4629      	mov	r1, r5
    ffb0:	f7ff ffc1 	bl	ff36 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    ffb4:	7b6b      	ldrb	r3, [r5, #13]
    ffb6:	f023 0302 	bic.w	r3, r3, #2
    ffba:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    ffbc:	2300      	movs	r3, #0
    ffbe:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    ffc0:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    ffc4:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    ffc8:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    ffcc:	4628      	mov	r0, r5
    ffce:	f7fb fd95 	bl	bafc <ready_thread>
	__asm__ volatile(
    ffd2:	f386 8811 	msr	BASEPRI, r6
    ffd6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    ffda:	2301      	movs	r3, #1
    ffdc:	b94b      	cbnz	r3, fff2 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    ffde:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    ffe2:	f013 0f28 	tst.w	r3, #40	; 0x28
    ffe6:	d1f4      	bne.n	ffd2 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
    ffe8:	f854 3c10 	ldr.w	r3, [r4, #-16]
    ffec:	2b00      	cmp	r3, #0
    ffee:	d1db      	bne.n	ffa8 <z_thread_timeout+0x1c>
    fff0:	e7e6      	b.n	ffc0 <z_thread_timeout+0x34>
}
    fff2:	bd70      	pop	{r4, r5, r6, pc}

0000fff4 <add_to_waitq_locked>:
{
    fff4:	b570      	push	{r4, r5, r6, lr}
    fff6:	4605      	mov	r5, r0
    fff8:	460e      	mov	r6, r1
	unready_thread(thread);
    fffa:	f7fb fddd 	bl	bbb8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    fffe:	7b6b      	ldrb	r3, [r5, #13]
   10000:	f043 0302 	orr.w	r3, r3, #2
   10004:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
   10006:	b1b6      	cbz	r6, 10036 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
   10008:	60ae      	str	r6, [r5, #8]
	return list->head == list;
   1000a:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1000c:	42a6      	cmp	r6, r4
   1000e:	d019      	beq.n	10044 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   10010:	b164      	cbz	r4, 1002c <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
   10012:	4621      	mov	r1, r4
   10014:	4628      	mov	r0, r5
   10016:	f7ff ff6f 	bl	fef8 <z_sched_prio_cmp>
   1001a:	2800      	cmp	r0, #0
   1001c:	dc0c      	bgt.n	10038 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   1001e:	b12c      	cbz	r4, 1002c <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
   10020:	6873      	ldr	r3, [r6, #4]
   10022:	429c      	cmp	r4, r3
   10024:	d002      	beq.n	1002c <add_to_waitq_locked+0x38>
   10026:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   10028:	2c00      	cmp	r4, #0
   1002a:	d1f1      	bne.n	10010 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
   1002c:	6873      	ldr	r3, [r6, #4]
	node->next = list;
   1002e:	602e      	str	r6, [r5, #0]
	node->prev = tail;
   10030:	606b      	str	r3, [r5, #4]
	tail->next = node;
   10032:	601d      	str	r5, [r3, #0]
	list->tail = node;
   10034:	6075      	str	r5, [r6, #4]
}
   10036:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
   10038:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   1003a:	606b      	str	r3, [r5, #4]
	node->next = successor;
   1003c:	602c      	str	r4, [r5, #0]
	prev->next = node;
   1003e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   10040:	6065      	str	r5, [r4, #4]
}
   10042:	e7f8      	b.n	10036 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   10044:	2400      	movs	r4, #0
   10046:	e7e3      	b.n	10010 <add_to_waitq_locked+0x1c>

00010048 <pend>:
{
   10048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1004c:	4605      	mov	r5, r0
   1004e:	460f      	mov	r7, r1
   10050:	4691      	mov	r9, r2
   10052:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
   10054:	2400      	movs	r4, #0
	__asm__ volatile(
   10056:	f04f 0320 	mov.w	r3, #32
   1005a:	f3ef 8611 	mrs	r6, BASEPRI
   1005e:	f383 8812 	msr	BASEPRI_MAX, r3
   10062:	f3bf 8f6f 	isb	sy
   10066:	b94c      	cbnz	r4, 1007c <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
   10068:	4639      	mov	r1, r7
   1006a:	4628      	mov	r0, r5
   1006c:	f7ff ffc2 	bl	fff4 <add_to_waitq_locked>
	__asm__ volatile(
   10070:	f386 8811 	msr	BASEPRI, r6
   10074:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   10078:	2401      	movs	r4, #1
   1007a:	e7f4      	b.n	10066 <pend+0x1e>
	add_thread_timeout(thread, timeout);
   1007c:	464a      	mov	r2, r9
   1007e:	4643      	mov	r3, r8
   10080:	4628      	mov	r0, r5
   10082:	f7fb fbef 	bl	b864 <add_thread_timeout>
}
   10086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001008a <z_unpend_first_thread>:
{
   1008a:	b570      	push	{r4, r5, r6, lr}
   1008c:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
   1008e:	2300      	movs	r3, #0
	__asm__ volatile(
   10090:	f04f 0220 	mov.w	r2, #32
   10094:	f3ef 8511 	mrs	r5, BASEPRI
   10098:	f382 8812 	msr	BASEPRI_MAX, r2
   1009c:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
   100a0:	461c      	mov	r4, r3
   100a2:	e013      	b.n	100cc <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   100a4:	f7ff ff26 	bl	fef4 <pended_on_thread>
   100a8:	4621      	mov	r1, r4
   100aa:	f7ff ff44 	bl	ff36 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   100ae:	7b63      	ldrb	r3, [r4, #13]
   100b0:	f023 0302 	bic.w	r3, r3, #2
   100b4:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   100b6:	2300      	movs	r3, #0
   100b8:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
   100ba:	f104 0018 	add.w	r0, r4, #24
   100be:	f000 f826 	bl	1010e <z_abort_timeout>
	__asm__ volatile(
   100c2:	f385 8811 	msr	BASEPRI, r5
   100c6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   100ca:	2301      	movs	r3, #1
   100cc:	b933      	cbnz	r3, 100dc <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
   100ce:	4630      	mov	r0, r6
   100d0:	f7ff ff39 	bl	ff46 <z_priq_dumb_best>
		if (thread != NULL) {
   100d4:	4604      	mov	r4, r0
   100d6:	2800      	cmp	r0, #0
   100d8:	d1e4      	bne.n	100a4 <z_unpend_first_thread+0x1a>
   100da:	e7f2      	b.n	100c2 <z_unpend_first_thread+0x38>
}
   100dc:	4620      	mov	r0, r4
   100de:	bd70      	pop	{r4, r5, r6, pc}

000100e0 <remove_timeout>:
{
   100e0:	b538      	push	{r3, r4, r5, lr}
   100e2:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   100e4:	f7fb ffce 	bl	c084 <next>
   100e8:	b148      	cbz	r0, 100fe <remove_timeout+0x1e>
   100ea:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   100ec:	6920      	ldr	r0, [r4, #16]
   100ee:	6965      	ldr	r5, [r4, #20]
   100f0:	6913      	ldr	r3, [r2, #16]
   100f2:	6951      	ldr	r1, [r2, #20]
   100f4:	181b      	adds	r3, r3, r0
   100f6:	eb45 0101 	adc.w	r1, r5, r1
   100fa:	6113      	str	r3, [r2, #16]
   100fc:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   100fe:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   10100:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   10102:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   10104:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   10106:	2300      	movs	r3, #0
   10108:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   1010a:	6063      	str	r3, [r4, #4]
}
   1010c:	bd38      	pop	{r3, r4, r5, pc}

0001010e <z_abort_timeout>:
{
   1010e:	b570      	push	{r4, r5, r6, lr}
   10110:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
   10112:	2300      	movs	r3, #0
	__asm__ volatile(
   10114:	f04f 0220 	mov.w	r2, #32
   10118:	f3ef 8611 	mrs	r6, BASEPRI
   1011c:	f382 8812 	msr	BASEPRI_MAX, r2
   10120:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
   10124:	f06f 0015 	mvn.w	r0, #21
   10128:	e008      	b.n	1013c <z_abort_timeout+0x2e>
			remove_timeout(to);
   1012a:	4620      	mov	r0, r4
   1012c:	f7ff ffd8 	bl	100e0 <remove_timeout>
			ret = 0;
   10130:	4628      	mov	r0, r5
	__asm__ volatile(
   10132:	f386 8811 	msr	BASEPRI, r6
   10136:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   1013a:	2301      	movs	r3, #1
   1013c:	461d      	mov	r5, r3
   1013e:	b91b      	cbnz	r3, 10148 <z_abort_timeout+0x3a>
	return node->next != NULL;
   10140:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
   10142:	2b00      	cmp	r3, #0
   10144:	d1f1      	bne.n	1012a <z_abort_timeout+0x1c>
   10146:	e7f4      	b.n	10132 <z_abort_timeout+0x24>
}
   10148:	bd70      	pop	{r4, r5, r6, pc}

0001014a <z_get_next_timeout_expiry>:
{
   1014a:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
   1014c:	2300      	movs	r3, #0
	__asm__ volatile(
   1014e:	f04f 0220 	mov.w	r2, #32
   10152:	f3ef 8411 	mrs	r4, BASEPRI
   10156:	f382 8812 	msr	BASEPRI_MAX, r2
   1015a:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
   1015e:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
   10162:	b93b      	cbnz	r3, 10174 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
   10164:	f7fb ffa6 	bl	c0b4 <next_timeout>
	__asm__ volatile(
   10168:	f384 8811 	msr	BASEPRI, r4
   1016c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   10170:	2301      	movs	r3, #1
   10172:	e7f6      	b.n	10162 <z_get_next_timeout_expiry+0x18>
}
   10174:	bd10      	pop	{r4, pc}

00010176 <z_set_timeout_expiry>:
{
   10176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10178:	4606      	mov	r6, r0
   1017a:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   1017c:	2300      	movs	r3, #0
	__asm__ volatile(
   1017e:	f04f 0220 	mov.w	r2, #32
   10182:	f3ef 8511 	mrs	r5, BASEPRI
   10186:	f382 8812 	msr	BASEPRI_MAX, r2
   1018a:	f3bf 8f6f 	isb	sy
   1018e:	e00a      	b.n	101a6 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   10190:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   10192:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   10196:	2801      	cmp	r0, #1
   10198:	dd00      	ble.n	1019c <z_set_timeout_expiry+0x26>
   1019a:	b97c      	cbnz	r4, 101bc <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   1019c:	f385 8811 	msr	BASEPRI, r5
   101a0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   101a4:	2301      	movs	r3, #1
   101a6:	461c      	mov	r4, r3
   101a8:	b97b      	cbnz	r3, 101ca <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   101aa:	f7fb ff83 	bl	c0b4 <next_timeout>
			      || (ticks <= next_to);
   101ae:	f1b0 3fff 	cmp.w	r0, #4294967295
   101b2:	d0ed      	beq.n	10190 <z_set_timeout_expiry+0x1a>
   101b4:	42b0      	cmp	r0, r6
   101b6:	dbec      	blt.n	10192 <z_set_timeout_expiry+0x1c>
   101b8:	2401      	movs	r4, #1
   101ba:	e7ea      	b.n	10192 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   101bc:	4639      	mov	r1, r7
   101be:	42b0      	cmp	r0, r6
   101c0:	bfa8      	it	ge
   101c2:	4630      	movge	r0, r6
   101c4:	f7f5 fac2 	bl	574c <sys_clock_set_timeout>
   101c8:	e7e8      	b.n	1019c <z_set_timeout_expiry+0x26>
}
   101ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000101cc <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   101cc:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   101ce:	f7fc f8a3 	bl	c318 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   101d2:	bd08      	pop	{r3, pc}

000101d4 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
   101d4:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
   101d6:	f7fc f89f 	bl	c318 <sys_clock_tick_get>
}
   101da:	bd08      	pop	{r3, pc}

000101dc <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   101dc:	b900      	cbnz	r0, 101e0 <z_impl_k_busy_wait+0x4>
   101de:	4770      	bx	lr
{
   101e0:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   101e2:	f7f3 fb19 	bl	3818 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   101e6:	bd08      	pop	{r3, pc}

000101e8 <k_heap_init>:
{
   101e8:	b510      	push	{r4, lr}
   101ea:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   101ee:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   101f0:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   101f2:	f7fd ff9a 	bl	e12a <sys_heap_init>
}
   101f6:	bd10      	pop	{r4, pc}

000101f8 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   101f8:	4770      	bx	lr

000101fa <_ZdlPv>:
   101fa:	f7fc bb1f 	b.w	c83c <free>

000101fe <_ZdaPv>:
   101fe:	f7ff bffc 	b.w	101fa <_ZdlPv>

00010202 <_Znwj>:
   10202:	2801      	cmp	r0, #1
   10204:	bf38      	it	cc
   10206:	2001      	movcc	r0, #1
   10208:	b510      	push	{r4, lr}
   1020a:	4604      	mov	r4, r0
   1020c:	4620      	mov	r0, r4
   1020e:	f7fc fb0d 	bl	c82c <malloc>
   10212:	b930      	cbnz	r0, 10222 <_Znwj+0x20>
   10214:	f7fc fa30 	bl	c678 <_ZSt15get_new_handlerv>
   10218:	b908      	cbnz	r0, 1021e <_Znwj+0x1c>
   1021a:	f000 f805 	bl	10228 <abort>
   1021e:	4780      	blx	r0
   10220:	e7f4      	b.n	1020c <_Znwj+0xa>
   10222:	bd10      	pop	{r4, pc}

00010224 <_Znaj>:
   10224:	f7ff bfed 	b.w	10202 <_Znwj>

00010228 <abort>:
   10228:	2006      	movs	r0, #6
   1022a:	b508      	push	{r3, lr}
   1022c:	f7fd f846 	bl	d2bc <raise>
   10230:	2001      	movs	r0, #1
   10232:	f7f4 f9e9 	bl	4608 <_exit>

00010236 <atoi>:
   10236:	220a      	movs	r2, #10
   10238:	2100      	movs	r1, #0
   1023a:	f7fd b8fb 	b.w	d434 <strtol>

0001023e <memchr>:
   1023e:	b2c9      	uxtb	r1, r1
   10240:	4603      	mov	r3, r0
   10242:	4402      	add	r2, r0
   10244:	b510      	push	{r4, lr}
   10246:	4293      	cmp	r3, r2
   10248:	4618      	mov	r0, r3
   1024a:	d101      	bne.n	10250 <memchr+0x12>
   1024c:	2000      	movs	r0, #0
   1024e:	e003      	b.n	10258 <memchr+0x1a>
   10250:	7804      	ldrb	r4, [r0, #0]
   10252:	3301      	adds	r3, #1
   10254:	428c      	cmp	r4, r1
   10256:	d1f6      	bne.n	10246 <memchr+0x8>
   10258:	bd10      	pop	{r4, pc}

0001025a <memcpy>:
   1025a:	440a      	add	r2, r1
   1025c:	1e43      	subs	r3, r0, #1
   1025e:	4291      	cmp	r1, r2
   10260:	d100      	bne.n	10264 <memcpy+0xa>
   10262:	4770      	bx	lr
   10264:	b510      	push	{r4, lr}
   10266:	f811 4b01 	ldrb.w	r4, [r1], #1
   1026a:	4291      	cmp	r1, r2
   1026c:	f803 4f01 	strb.w	r4, [r3, #1]!
   10270:	d1f9      	bne.n	10266 <memcpy+0xc>
   10272:	bd10      	pop	{r4, pc}

00010274 <memset>:
   10274:	4402      	add	r2, r0
   10276:	4603      	mov	r3, r0
   10278:	4293      	cmp	r3, r2
   1027a:	d100      	bne.n	1027e <memset+0xa>
   1027c:	4770      	bx	lr
   1027e:	f803 1b01 	strb.w	r1, [r3], #1
   10282:	e7f9      	b.n	10278 <memset+0x4>

00010284 <__sfputc_r>:
   10284:	6893      	ldr	r3, [r2, #8]
   10286:	3b01      	subs	r3, #1
   10288:	2b00      	cmp	r3, #0
   1028a:	6093      	str	r3, [r2, #8]
   1028c:	b410      	push	{r4}
   1028e:	da07      	bge.n	102a0 <__sfputc_r+0x1c>
   10290:	6994      	ldr	r4, [r2, #24]
   10292:	42a3      	cmp	r3, r4
   10294:	db01      	blt.n	1029a <__sfputc_r+0x16>
   10296:	290a      	cmp	r1, #10
   10298:	d102      	bne.n	102a0 <__sfputc_r+0x1c>
   1029a:	bc10      	pop	{r4}
   1029c:	f7fd b8ea 	b.w	d474 <__swbuf_r>
   102a0:	6813      	ldr	r3, [r2, #0]
   102a2:	1c58      	adds	r0, r3, #1
   102a4:	6010      	str	r0, [r2, #0]
   102a6:	4608      	mov	r0, r1
   102a8:	7019      	strb	r1, [r3, #0]
   102aa:	bc10      	pop	{r4}
   102ac:	4770      	bx	lr

000102ae <__sfputs_r>:
   102ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   102b0:	4606      	mov	r6, r0
   102b2:	460f      	mov	r7, r1
   102b4:	4614      	mov	r4, r2
   102b6:	18d5      	adds	r5, r2, r3
   102b8:	42ac      	cmp	r4, r5
   102ba:	d101      	bne.n	102c0 <__sfputs_r+0x12>
   102bc:	2000      	movs	r0, #0
   102be:	e007      	b.n	102d0 <__sfputs_r+0x22>
   102c0:	463a      	mov	r2, r7
   102c2:	f814 1b01 	ldrb.w	r1, [r4], #1
   102c6:	4630      	mov	r0, r6
   102c8:	f7ff ffdc 	bl	10284 <__sfputc_r>
   102cc:	1c43      	adds	r3, r0, #1
   102ce:	d1f3      	bne.n	102b8 <__sfputs_r+0xa>
   102d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000102d2 <__cvt>:
   102d2:	2b00      	cmp	r3, #0
   102d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   102d8:	461f      	mov	r7, r3
   102da:	b088      	sub	sp, #32
   102dc:	bfb4      	ite	lt
   102de:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   102e2:	2300      	movge	r3, #0
   102e4:	4614      	mov	r4, r2
   102e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
   102e8:	bfbc      	itt	lt
   102ea:	461f      	movlt	r7, r3
   102ec:	232d      	movlt	r3, #45	; 0x2d
   102ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
   102f0:	7013      	strb	r3, [r2, #0]
   102f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   102f4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   102f8:	f023 0820 	bic.w	r8, r3, #32
   102fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   10300:	d005      	beq.n	1030e <__cvt+0x3c>
   10302:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   10306:	d100      	bne.n	1030a <__cvt+0x38>
   10308:	3501      	adds	r5, #1
   1030a:	2302      	movs	r3, #2
   1030c:	e000      	b.n	10310 <__cvt+0x3e>
   1030e:	2303      	movs	r3, #3
   10310:	aa07      	add	r2, sp, #28
   10312:	9204      	str	r2, [sp, #16]
   10314:	aa06      	add	r2, sp, #24
   10316:	e9cd 3500 	strd	r3, r5, [sp]
   1031a:	e9cd a202 	strd	sl, r2, [sp, #8]
   1031e:	463b      	mov	r3, r7
   10320:	4622      	mov	r2, r4
   10322:	f7f1 f939 	bl	1598 <_dtoa_r>
   10326:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   1032a:	4606      	mov	r6, r0
   1032c:	d102      	bne.n	10334 <__cvt+0x62>
   1032e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   10330:	07db      	lsls	r3, r3, #31
   10332:	d522      	bpl.n	1037a <__cvt+0xa8>
   10334:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   10338:	eb06 0905 	add.w	r9, r6, r5
   1033c:	d110      	bne.n	10360 <__cvt+0x8e>
   1033e:	7833      	ldrb	r3, [r6, #0]
   10340:	2b30      	cmp	r3, #48	; 0x30
   10342:	d10a      	bne.n	1035a <__cvt+0x88>
   10344:	2200      	movs	r2, #0
   10346:	2300      	movs	r3, #0
   10348:	4620      	mov	r0, r4
   1034a:	4639      	mov	r1, r7
   1034c:	f7f0 fb28 	bl	9a0 <__aeabi_dcmpeq>
   10350:	b918      	cbnz	r0, 1035a <__cvt+0x88>
   10352:	f1c5 0501 	rsb	r5, r5, #1
   10356:	f8ca 5000 	str.w	r5, [sl]
   1035a:	f8da 3000 	ldr.w	r3, [sl]
   1035e:	4499      	add	r9, r3
   10360:	2200      	movs	r2, #0
   10362:	2300      	movs	r3, #0
   10364:	4620      	mov	r0, r4
   10366:	4639      	mov	r1, r7
   10368:	f7f0 fb1a 	bl	9a0 <__aeabi_dcmpeq>
   1036c:	b108      	cbz	r0, 10372 <__cvt+0xa0>
   1036e:	f8cd 901c 	str.w	r9, [sp, #28]
   10372:	2230      	movs	r2, #48	; 0x30
   10374:	9b07      	ldr	r3, [sp, #28]
   10376:	454b      	cmp	r3, r9
   10378:	d307      	bcc.n	1038a <__cvt+0xb8>
   1037a:	9b07      	ldr	r3, [sp, #28]
   1037c:	4630      	mov	r0, r6
   1037e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10380:	1b9b      	subs	r3, r3, r6
   10382:	6013      	str	r3, [r2, #0]
   10384:	b008      	add	sp, #32
   10386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1038a:	1c59      	adds	r1, r3, #1
   1038c:	9107      	str	r1, [sp, #28]
   1038e:	701a      	strb	r2, [r3, #0]
   10390:	e7f0      	b.n	10374 <__cvt+0xa2>

00010392 <__exponent>:
   10392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10394:	2900      	cmp	r1, #0
   10396:	4603      	mov	r3, r0
   10398:	bfb8      	it	lt
   1039a:	4249      	neglt	r1, r1
   1039c:	f803 2b02 	strb.w	r2, [r3], #2
   103a0:	bfb4      	ite	lt
   103a2:	222d      	movlt	r2, #45	; 0x2d
   103a4:	222b      	movge	r2, #43	; 0x2b
   103a6:	2909      	cmp	r1, #9
   103a8:	7042      	strb	r2, [r0, #1]
   103aa:	dd2a      	ble.n	10402 <__exponent+0x70>
   103ac:	f10d 0407 	add.w	r4, sp, #7
   103b0:	270a      	movs	r7, #10
   103b2:	46a4      	mov	ip, r4
   103b4:	460a      	mov	r2, r1
   103b6:	46a6      	mov	lr, r4
   103b8:	3c01      	subs	r4, #1
   103ba:	2a63      	cmp	r2, #99	; 0x63
   103bc:	fb91 f6f7 	sdiv	r6, r1, r7
   103c0:	fb07 1516 	mls	r5, r7, r6, r1
   103c4:	4631      	mov	r1, r6
   103c6:	f105 0530 	add.w	r5, r5, #48	; 0x30
   103ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
   103ce:	dcf1      	bgt.n	103b4 <__exponent+0x22>
   103d0:	3130      	adds	r1, #48	; 0x30
   103d2:	f1ae 0502 	sub.w	r5, lr, #2
   103d6:	f804 1c01 	strb.w	r1, [r4, #-1]
   103da:	1c44      	adds	r4, r0, #1
   103dc:	4629      	mov	r1, r5
   103de:	4561      	cmp	r1, ip
   103e0:	d30a      	bcc.n	103f8 <__exponent+0x66>
   103e2:	f10d 0209 	add.w	r2, sp, #9
   103e6:	eba2 020e 	sub.w	r2, r2, lr
   103ea:	4565      	cmp	r5, ip
   103ec:	bf88      	it	hi
   103ee:	2200      	movhi	r2, #0
   103f0:	4413      	add	r3, r2
   103f2:	1a18      	subs	r0, r3, r0
   103f4:	b003      	add	sp, #12
   103f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   103f8:	f811 2b01 	ldrb.w	r2, [r1], #1
   103fc:	f804 2f01 	strb.w	r2, [r4, #1]!
   10400:	e7ed      	b.n	103de <__exponent+0x4c>
   10402:	2330      	movs	r3, #48	; 0x30
   10404:	3130      	adds	r1, #48	; 0x30
   10406:	7083      	strb	r3, [r0, #2]
   10408:	1d03      	adds	r3, r0, #4
   1040a:	70c1      	strb	r1, [r0, #3]
   1040c:	e7f1      	b.n	103f2 <__exponent+0x60>

0001040e <_printf_common>:
   1040e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10412:	4616      	mov	r6, r2
   10414:	4699      	mov	r9, r3
   10416:	688a      	ldr	r2, [r1, #8]
   10418:	4607      	mov	r7, r0
   1041a:	690b      	ldr	r3, [r1, #16]
   1041c:	460c      	mov	r4, r1
   1041e:	f8dd 8020 	ldr.w	r8, [sp, #32]
   10422:	4293      	cmp	r3, r2
   10424:	bfb8      	it	lt
   10426:	4613      	movlt	r3, r2
   10428:	6033      	str	r3, [r6, #0]
   1042a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   1042e:	b10a      	cbz	r2, 10434 <_printf_common+0x26>
   10430:	3301      	adds	r3, #1
   10432:	6033      	str	r3, [r6, #0]
   10434:	6823      	ldr	r3, [r4, #0]
   10436:	0699      	lsls	r1, r3, #26
   10438:	bf42      	ittt	mi
   1043a:	6833      	ldrmi	r3, [r6, #0]
   1043c:	3302      	addmi	r3, #2
   1043e:	6033      	strmi	r3, [r6, #0]
   10440:	6825      	ldr	r5, [r4, #0]
   10442:	f015 0506 	ands.w	r5, r5, #6
   10446:	d106      	bne.n	10456 <_printf_common+0x48>
   10448:	f104 0a19 	add.w	sl, r4, #25
   1044c:	68e3      	ldr	r3, [r4, #12]
   1044e:	6832      	ldr	r2, [r6, #0]
   10450:	1a9b      	subs	r3, r3, r2
   10452:	42ab      	cmp	r3, r5
   10454:	dc29      	bgt.n	104aa <_printf_common+0x9c>
   10456:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   1045a:	1e13      	subs	r3, r2, #0
   1045c:	6822      	ldr	r2, [r4, #0]
   1045e:	bf18      	it	ne
   10460:	2301      	movne	r3, #1
   10462:	0692      	lsls	r2, r2, #26
   10464:	d42e      	bmi.n	104c4 <_printf_common+0xb6>
   10466:	f104 0243 	add.w	r2, r4, #67	; 0x43
   1046a:	4649      	mov	r1, r9
   1046c:	4638      	mov	r0, r7
   1046e:	47c0      	blx	r8
   10470:	3001      	adds	r0, #1
   10472:	d021      	beq.n	104b8 <_printf_common+0xaa>
   10474:	6823      	ldr	r3, [r4, #0]
   10476:	341a      	adds	r4, #26
   10478:	f854 5c0e 	ldr.w	r5, [r4, #-14]
   1047c:	f003 0306 	and.w	r3, r3, #6
   10480:	6832      	ldr	r2, [r6, #0]
   10482:	2600      	movs	r6, #0
   10484:	2b04      	cmp	r3, #4
   10486:	f854 3c12 	ldr.w	r3, [r4, #-18]
   1048a:	bf08      	it	eq
   1048c:	1aad      	subeq	r5, r5, r2
   1048e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   10492:	bf14      	ite	ne
   10494:	2500      	movne	r5, #0
   10496:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1049a:	4293      	cmp	r3, r2
   1049c:	bfc4      	itt	gt
   1049e:	1a9b      	subgt	r3, r3, r2
   104a0:	18ed      	addgt	r5, r5, r3
   104a2:	42b5      	cmp	r5, r6
   104a4:	d11a      	bne.n	104dc <_printf_common+0xce>
   104a6:	2000      	movs	r0, #0
   104a8:	e008      	b.n	104bc <_printf_common+0xae>
   104aa:	2301      	movs	r3, #1
   104ac:	4652      	mov	r2, sl
   104ae:	4649      	mov	r1, r9
   104b0:	4638      	mov	r0, r7
   104b2:	47c0      	blx	r8
   104b4:	3001      	adds	r0, #1
   104b6:	d103      	bne.n	104c0 <_printf_common+0xb2>
   104b8:	f04f 30ff 	mov.w	r0, #4294967295
   104bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   104c0:	3501      	adds	r5, #1
   104c2:	e7c3      	b.n	1044c <_printf_common+0x3e>
   104c4:	18e1      	adds	r1, r4, r3
   104c6:	1c5a      	adds	r2, r3, #1
   104c8:	2030      	movs	r0, #48	; 0x30
   104ca:	3302      	adds	r3, #2
   104cc:	4422      	add	r2, r4
   104ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   104d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   104d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   104da:	e7c4      	b.n	10466 <_printf_common+0x58>
   104dc:	2301      	movs	r3, #1
   104de:	4622      	mov	r2, r4
   104e0:	4649      	mov	r1, r9
   104e2:	4638      	mov	r0, r7
   104e4:	47c0      	blx	r8
   104e6:	3001      	adds	r0, #1
   104e8:	d0e6      	beq.n	104b8 <_printf_common+0xaa>
   104ea:	3601      	adds	r6, #1
   104ec:	e7d9      	b.n	104a2 <_printf_common+0x94>

000104ee <_raise_r>:
   104ee:	291f      	cmp	r1, #31
   104f0:	b538      	push	{r3, r4, r5, lr}
   104f2:	4604      	mov	r4, r0
   104f4:	460d      	mov	r5, r1
   104f6:	d904      	bls.n	10502 <_raise_r+0x14>
   104f8:	2316      	movs	r3, #22
   104fa:	6003      	str	r3, [r0, #0]
   104fc:	f04f 30ff 	mov.w	r0, #4294967295
   10500:	bd38      	pop	{r3, r4, r5, pc}
   10502:	6c42      	ldr	r2, [r0, #68]	; 0x44
   10504:	b112      	cbz	r2, 1050c <_raise_r+0x1e>
   10506:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   1050a:	b94b      	cbnz	r3, 10520 <_raise_r+0x32>
   1050c:	4620      	mov	r0, r4
   1050e:	f000 f816 	bl	1053e <_getpid_r>
   10512:	462a      	mov	r2, r5
   10514:	4601      	mov	r1, r0
   10516:	4620      	mov	r0, r4
   10518:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1051c:	f7fc bed6 	b.w	d2cc <_kill_r>
   10520:	2b01      	cmp	r3, #1
   10522:	d00a      	beq.n	1053a <_raise_r+0x4c>
   10524:	1c59      	adds	r1, r3, #1
   10526:	d103      	bne.n	10530 <_raise_r+0x42>
   10528:	2316      	movs	r3, #22
   1052a:	6003      	str	r3, [r0, #0]
   1052c:	2001      	movs	r0, #1
   1052e:	e7e7      	b.n	10500 <_raise_r+0x12>
   10530:	2400      	movs	r4, #0
   10532:	4628      	mov	r0, r5
   10534:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   10538:	4798      	blx	r3
   1053a:	2000      	movs	r0, #0
   1053c:	e7e0      	b.n	10500 <_raise_r+0x12>

0001053e <_getpid_r>:
   1053e:	f7fe b8ec 	b.w	e71a <_getpid>

00010542 <strncmp>:
   10542:	b510      	push	{r4, lr}
   10544:	b16a      	cbz	r2, 10562 <strncmp+0x20>
   10546:	3901      	subs	r1, #1
   10548:	1884      	adds	r4, r0, r2
   1054a:	f810 3b01 	ldrb.w	r3, [r0], #1
   1054e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   10552:	4293      	cmp	r3, r2
   10554:	d103      	bne.n	1055e <strncmp+0x1c>
   10556:	42a0      	cmp	r0, r4
   10558:	d001      	beq.n	1055e <strncmp+0x1c>
   1055a:	2b00      	cmp	r3, #0
   1055c:	d1f5      	bne.n	1054a <strncmp+0x8>
   1055e:	1a98      	subs	r0, r3, r2
   10560:	bd10      	pop	{r4, pc}
   10562:	4610      	mov	r0, r2
   10564:	e7fc      	b.n	10560 <strncmp+0x1e>

00010566 <strncpy>:
   10566:	3901      	subs	r1, #1
   10568:	4603      	mov	r3, r0
   1056a:	b510      	push	{r4, lr}
   1056c:	b132      	cbz	r2, 1057c <strncpy+0x16>
   1056e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   10572:	3a01      	subs	r2, #1
   10574:	f803 4b01 	strb.w	r4, [r3], #1
   10578:	2c00      	cmp	r4, #0
   1057a:	d1f7      	bne.n	1056c <strncpy+0x6>
   1057c:	441a      	add	r2, r3
   1057e:	2100      	movs	r1, #0
   10580:	4293      	cmp	r3, r2
   10582:	d100      	bne.n	10586 <strncpy+0x20>
   10584:	bd10      	pop	{r4, pc}
   10586:	f803 1b01 	strb.w	r1, [r3], #1
   1058a:	e7f9      	b.n	10580 <strncpy+0x1a>

0001058c <strnlen>:
   1058c:	4602      	mov	r2, r0
   1058e:	4401      	add	r1, r0
   10590:	b510      	push	{r4, lr}
   10592:	428a      	cmp	r2, r1
   10594:	4613      	mov	r3, r2
   10596:	d101      	bne.n	1059c <strnlen+0x10>
   10598:	1a18      	subs	r0, r3, r0
   1059a:	bd10      	pop	{r4, pc}
   1059c:	781c      	ldrb	r4, [r3, #0]
   1059e:	3201      	adds	r2, #1
   105a0:	2c00      	cmp	r4, #0
   105a2:	d1f6      	bne.n	10592 <strnlen+0x6>
   105a4:	e7f8      	b.n	10598 <strnlen+0xc>

000105a6 <__strtok_r>:
   105a6:	b5f0      	push	{r4, r5, r6, r7, lr}
   105a8:	b908      	cbnz	r0, 105ae <__strtok_r+0x8>
   105aa:	6810      	ldr	r0, [r2, #0]
   105ac:	b188      	cbz	r0, 105d2 <__strtok_r+0x2c>
   105ae:	4604      	mov	r4, r0
   105b0:	4620      	mov	r0, r4
   105b2:	460f      	mov	r7, r1
   105b4:	f814 5b01 	ldrb.w	r5, [r4], #1
   105b8:	f817 6b01 	ldrb.w	r6, [r7], #1
   105bc:	b91e      	cbnz	r6, 105c6 <__strtok_r+0x20>
   105be:	b965      	cbnz	r5, 105da <__strtok_r+0x34>
   105c0:	4628      	mov	r0, r5
   105c2:	6015      	str	r5, [r2, #0]
   105c4:	e005      	b.n	105d2 <__strtok_r+0x2c>
   105c6:	42b5      	cmp	r5, r6
   105c8:	d1f6      	bne.n	105b8 <__strtok_r+0x12>
   105ca:	2b00      	cmp	r3, #0
   105cc:	d1f0      	bne.n	105b0 <__strtok_r+0xa>
   105ce:	6014      	str	r4, [r2, #0]
   105d0:	7003      	strb	r3, [r0, #0]
   105d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   105d4:	461c      	mov	r4, r3
   105d6:	e00c      	b.n	105f2 <__strtok_r+0x4c>
   105d8:	b915      	cbnz	r5, 105e0 <__strtok_r+0x3a>
   105da:	f814 3b01 	ldrb.w	r3, [r4], #1
   105de:	460e      	mov	r6, r1
   105e0:	f816 5b01 	ldrb.w	r5, [r6], #1
   105e4:	42ab      	cmp	r3, r5
   105e6:	d1f7      	bne.n	105d8 <__strtok_r+0x32>
   105e8:	2b00      	cmp	r3, #0
   105ea:	d0f3      	beq.n	105d4 <__strtok_r+0x2e>
   105ec:	2300      	movs	r3, #0
   105ee:	f804 3c01 	strb.w	r3, [r4, #-1]
   105f2:	6014      	str	r4, [r2, #0]
   105f4:	e7ed      	b.n	105d2 <__strtok_r+0x2c>

000105f6 <quorem>:
   105f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   105fa:	6903      	ldr	r3, [r0, #16]
   105fc:	4607      	mov	r7, r0
   105fe:	690c      	ldr	r4, [r1, #16]
   10600:	42a3      	cmp	r3, r4
   10602:	f2c0 8085 	blt.w	10710 <quorem+0x11a>
   10606:	3c01      	subs	r4, #1
   10608:	f100 0514 	add.w	r5, r0, #20
   1060c:	f101 0814 	add.w	r8, r1, #20
   10610:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   10614:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   10618:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   1061c:	9301      	str	r3, [sp, #4]
   1061e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   10622:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   10626:	3301      	adds	r3, #1
   10628:	429a      	cmp	r2, r3
   1062a:	fbb2 f6f3 	udiv	r6, r2, r3
   1062e:	d333      	bcc.n	10698 <quorem+0xa2>
   10630:	f04f 0e00 	mov.w	lr, #0
   10634:	4640      	mov	r0, r8
   10636:	46ac      	mov	ip, r5
   10638:	46f2      	mov	sl, lr
   1063a:	f850 2b04 	ldr.w	r2, [r0], #4
   1063e:	b293      	uxth	r3, r2
   10640:	4581      	cmp	r9, r0
   10642:	ea4f 4212 	mov.w	r2, r2, lsr #16
   10646:	fb06 e303 	mla	r3, r6, r3, lr
   1064a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   1064e:	b29b      	uxth	r3, r3
   10650:	fb06 e202 	mla	r2, r6, r2, lr
   10654:	ebaa 0303 	sub.w	r3, sl, r3
   10658:	f8dc a000 	ldr.w	sl, [ip]
   1065c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   10660:	fa1f fa8a 	uxth.w	sl, sl
   10664:	4453      	add	r3, sl
   10666:	fa1f fa82 	uxth.w	sl, r2
   1066a:	f8dc 2000 	ldr.w	r2, [ip]
   1066e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   10672:	eb02 4223 	add.w	r2, r2, r3, asr #16
   10676:	b29b      	uxth	r3, r3
   10678:	ea4f 4a22 	mov.w	sl, r2, asr #16
   1067c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   10680:	f84c 3b04 	str.w	r3, [ip], #4
   10684:	d2d9      	bcs.n	1063a <quorem+0x44>
   10686:	f855 300b 	ldr.w	r3, [r5, fp]
   1068a:	b92b      	cbnz	r3, 10698 <quorem+0xa2>
   1068c:	9b01      	ldr	r3, [sp, #4]
   1068e:	3b04      	subs	r3, #4
   10690:	429d      	cmp	r5, r3
   10692:	461a      	mov	r2, r3
   10694:	d330      	bcc.n	106f8 <quorem+0x102>
   10696:	613c      	str	r4, [r7, #16]
   10698:	4638      	mov	r0, r7
   1069a:	f000 fa6f 	bl	10b7c <__mcmp>
   1069e:	2800      	cmp	r0, #0
   106a0:	db26      	blt.n	106f0 <quorem+0xfa>
   106a2:	3601      	adds	r6, #1
   106a4:	4628      	mov	r0, r5
   106a6:	f04f 0c00 	mov.w	ip, #0
   106aa:	f858 1b04 	ldr.w	r1, [r8], #4
   106ae:	f8d0 e000 	ldr.w	lr, [r0]
   106b2:	b28b      	uxth	r3, r1
   106b4:	45c1      	cmp	r9, r8
   106b6:	fa1f f28e 	uxth.w	r2, lr
   106ba:	ebac 0303 	sub.w	r3, ip, r3
   106be:	4413      	add	r3, r2
   106c0:	ea4f 4211 	mov.w	r2, r1, lsr #16
   106c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   106c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
   106cc:	b29b      	uxth	r3, r3
   106ce:	ea4f 4c22 	mov.w	ip, r2, asr #16
   106d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   106d6:	f840 3b04 	str.w	r3, [r0], #4
   106da:	d2e6      	bcs.n	106aa <quorem+0xb4>
   106dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   106e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   106e4:	b922      	cbnz	r2, 106f0 <quorem+0xfa>
   106e6:	3b04      	subs	r3, #4
   106e8:	429d      	cmp	r5, r3
   106ea:	461a      	mov	r2, r3
   106ec:	d30a      	bcc.n	10704 <quorem+0x10e>
   106ee:	613c      	str	r4, [r7, #16]
   106f0:	4630      	mov	r0, r6
   106f2:	b003      	add	sp, #12
   106f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   106f8:	6812      	ldr	r2, [r2, #0]
   106fa:	3b04      	subs	r3, #4
   106fc:	2a00      	cmp	r2, #0
   106fe:	d1ca      	bne.n	10696 <quorem+0xa0>
   10700:	3c01      	subs	r4, #1
   10702:	e7c5      	b.n	10690 <quorem+0x9a>
   10704:	6812      	ldr	r2, [r2, #0]
   10706:	3b04      	subs	r3, #4
   10708:	2a00      	cmp	r2, #0
   1070a:	d1f0      	bne.n	106ee <quorem+0xf8>
   1070c:	3c01      	subs	r4, #1
   1070e:	e7eb      	b.n	106e8 <quorem+0xf2>
   10710:	2000      	movs	r0, #0
   10712:	e7ee      	b.n	106f2 <quorem+0xfc>

00010714 <__sfmoreglue>:
   10714:	b570      	push	{r4, r5, r6, lr}
   10716:	1e4a      	subs	r2, r1, #1
   10718:	2568      	movs	r5, #104	; 0x68
   1071a:	460e      	mov	r6, r1
   1071c:	4355      	muls	r5, r2
   1071e:	f105 0174 	add.w	r1, r5, #116	; 0x74
   10722:	f7fc f8e1 	bl	c8e8 <_malloc_r>
   10726:	4604      	mov	r4, r0
   10728:	b140      	cbz	r0, 1073c <__sfmoreglue+0x28>
   1072a:	2100      	movs	r1, #0
   1072c:	f105 0268 	add.w	r2, r5, #104	; 0x68
   10730:	e9c0 1600 	strd	r1, r6, [r0]
   10734:	300c      	adds	r0, #12
   10736:	60a0      	str	r0, [r4, #8]
   10738:	f7ff fd9c 	bl	10274 <memset>
   1073c:	4620      	mov	r0, r4
   1073e:	bd70      	pop	{r4, r5, r6, pc}

00010740 <_fwalk_reent>:
   10740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   10744:	4606      	mov	r6, r0
   10746:	4688      	mov	r8, r1
   10748:	f100 0448 	add.w	r4, r0, #72	; 0x48
   1074c:	2700      	movs	r7, #0
   1074e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   10752:	f1b9 0901 	subs.w	r9, r9, #1
   10756:	d505      	bpl.n	10764 <_fwalk_reent+0x24>
   10758:	6824      	ldr	r4, [r4, #0]
   1075a:	2c00      	cmp	r4, #0
   1075c:	d1f7      	bne.n	1074e <_fwalk_reent+0xe>
   1075e:	4638      	mov	r0, r7
   10760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10764:	89ab      	ldrh	r3, [r5, #12]
   10766:	2b01      	cmp	r3, #1
   10768:	d907      	bls.n	1077a <_fwalk_reent+0x3a>
   1076a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   1076e:	3301      	adds	r3, #1
   10770:	d003      	beq.n	1077a <_fwalk_reent+0x3a>
   10772:	4629      	mov	r1, r5
   10774:	4630      	mov	r0, r6
   10776:	47c0      	blx	r8
   10778:	4307      	orrs	r7, r0
   1077a:	3568      	adds	r5, #104	; 0x68
   1077c:	e7e9      	b.n	10752 <_fwalk_reent+0x12>

0001077e <__swhatbuf_r>:
   1077e:	b570      	push	{r4, r5, r6, lr}
   10780:	460e      	mov	r6, r1
   10782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10786:	b096      	sub	sp, #88	; 0x58
   10788:	4614      	mov	r4, r2
   1078a:	2900      	cmp	r1, #0
   1078c:	461d      	mov	r5, r3
   1078e:	da07      	bge.n	107a0 <__swhatbuf_r+0x22>
   10790:	2300      	movs	r3, #0
   10792:	602b      	str	r3, [r5, #0]
   10794:	89b3      	ldrh	r3, [r6, #12]
   10796:	061a      	lsls	r2, r3, #24
   10798:	d410      	bmi.n	107bc <__swhatbuf_r+0x3e>
   1079a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1079e:	e00e      	b.n	107be <__swhatbuf_r+0x40>
   107a0:	466a      	mov	r2, sp
   107a2:	f7fd f967 	bl	da74 <_fstat_r>
   107a6:	2800      	cmp	r0, #0
   107a8:	dbf2      	blt.n	10790 <__swhatbuf_r+0x12>
   107aa:	9a01      	ldr	r2, [sp, #4]
   107ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   107b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   107b4:	425a      	negs	r2, r3
   107b6:	415a      	adcs	r2, r3
   107b8:	602a      	str	r2, [r5, #0]
   107ba:	e7ee      	b.n	1079a <__swhatbuf_r+0x1c>
   107bc:	2340      	movs	r3, #64	; 0x40
   107be:	2000      	movs	r0, #0
   107c0:	6023      	str	r3, [r4, #0]
   107c2:	b016      	add	sp, #88	; 0x58
   107c4:	bd70      	pop	{r4, r5, r6, pc}

000107c6 <_Balloc>:
   107c6:	b570      	push	{r4, r5, r6, lr}
   107c8:	6a46      	ldr	r6, [r0, #36]	; 0x24
   107ca:	4604      	mov	r4, r0
   107cc:	460d      	mov	r5, r1
   107ce:	b93e      	cbnz	r6, 107e0 <_Balloc+0x1a>
   107d0:	2010      	movs	r0, #16
   107d2:	f7fc f82b 	bl	c82c <malloc>
   107d6:	6260      	str	r0, [r4, #36]	; 0x24
   107d8:	6006      	str	r6, [r0, #0]
   107da:	60c6      	str	r6, [r0, #12]
   107dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
   107e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
   107e2:	68f3      	ldr	r3, [r6, #12]
   107e4:	b183      	cbz	r3, 10808 <_Balloc+0x42>
   107e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   107e8:	68db      	ldr	r3, [r3, #12]
   107ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   107ee:	b9b8      	cbnz	r0, 10820 <_Balloc+0x5a>
   107f0:	2101      	movs	r1, #1
   107f2:	4620      	mov	r0, r4
   107f4:	fa01 f605 	lsl.w	r6, r1, r5
   107f8:	1d72      	adds	r2, r6, #5
   107fa:	0092      	lsls	r2, r2, #2
   107fc:	f000 faa5 	bl	10d4a <_calloc_r>
   10800:	b160      	cbz	r0, 1081c <_Balloc+0x56>
   10802:	e9c0 5601 	strd	r5, r6, [r0, #4]
   10806:	e00e      	b.n	10826 <_Balloc+0x60>
   10808:	2221      	movs	r2, #33	; 0x21
   1080a:	2104      	movs	r1, #4
   1080c:	4620      	mov	r0, r4
   1080e:	f000 fa9c 	bl	10d4a <_calloc_r>
   10812:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10814:	60f0      	str	r0, [r6, #12]
   10816:	68db      	ldr	r3, [r3, #12]
   10818:	2b00      	cmp	r3, #0
   1081a:	d1e4      	bne.n	107e6 <_Balloc+0x20>
   1081c:	2000      	movs	r0, #0
   1081e:	bd70      	pop	{r4, r5, r6, pc}
   10820:	6802      	ldr	r2, [r0, #0]
   10822:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   10826:	2300      	movs	r3, #0
   10828:	e9c0 3303 	strd	r3, r3, [r0, #12]
   1082c:	e7f7      	b.n	1081e <_Balloc+0x58>

0001082e <_Bfree>:
   1082e:	b570      	push	{r4, r5, r6, lr}
   10830:	6a46      	ldr	r6, [r0, #36]	; 0x24
   10832:	4605      	mov	r5, r0
   10834:	460c      	mov	r4, r1
   10836:	b93e      	cbnz	r6, 10848 <_Bfree+0x1a>
   10838:	2010      	movs	r0, #16
   1083a:	f7fb fff7 	bl	c82c <malloc>
   1083e:	6268      	str	r0, [r5, #36]	; 0x24
   10840:	6006      	str	r6, [r0, #0]
   10842:	60c6      	str	r6, [r0, #12]
   10844:	e9c0 6601 	strd	r6, r6, [r0, #4]
   10848:	b13c      	cbz	r4, 1085a <_Bfree+0x2c>
   1084a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1084c:	6862      	ldr	r2, [r4, #4]
   1084e:	68db      	ldr	r3, [r3, #12]
   10850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   10854:	6021      	str	r1, [r4, #0]
   10856:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   1085a:	bd70      	pop	{r4, r5, r6, pc}

0001085c <__multadd>:
   1085c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10860:	4607      	mov	r7, r0
   10862:	4698      	mov	r8, r3
   10864:	460c      	mov	r4, r1
   10866:	690e      	ldr	r6, [r1, #16]
   10868:	f101 0014 	add.w	r0, r1, #20
   1086c:	2300      	movs	r3, #0
   1086e:	6805      	ldr	r5, [r0, #0]
   10870:	3301      	adds	r3, #1
   10872:	b2a9      	uxth	r1, r5
   10874:	429e      	cmp	r6, r3
   10876:	ea4f 4515 	mov.w	r5, r5, lsr #16
   1087a:	fb02 8101 	mla	r1, r2, r1, r8
   1087e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   10882:	b289      	uxth	r1, r1
   10884:	fb02 c505 	mla	r5, r2, r5, ip
   10888:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   1088c:	ea4f 4815 	mov.w	r8, r5, lsr #16
   10890:	f840 1b04 	str.w	r1, [r0], #4
   10894:	dceb      	bgt.n	1086e <__multadd+0x12>
   10896:	f1b8 0f00 	cmp.w	r8, #0
   1089a:	d01b      	beq.n	108d4 <__multadd+0x78>
   1089c:	68a3      	ldr	r3, [r4, #8]
   1089e:	42b3      	cmp	r3, r6
   108a0:	dc12      	bgt.n	108c8 <__multadd+0x6c>
   108a2:	6861      	ldr	r1, [r4, #4]
   108a4:	4638      	mov	r0, r7
   108a6:	3101      	adds	r1, #1
   108a8:	f7ff ff8d 	bl	107c6 <_Balloc>
   108ac:	6922      	ldr	r2, [r4, #16]
   108ae:	4605      	mov	r5, r0
   108b0:	f104 010c 	add.w	r1, r4, #12
   108b4:	3202      	adds	r2, #2
   108b6:	300c      	adds	r0, #12
   108b8:	0092      	lsls	r2, r2, #2
   108ba:	f7ff fcce 	bl	1025a <memcpy>
   108be:	4621      	mov	r1, r4
   108c0:	462c      	mov	r4, r5
   108c2:	4638      	mov	r0, r7
   108c4:	f7ff ffb3 	bl	1082e <_Bfree>
   108c8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   108cc:	3601      	adds	r6, #1
   108ce:	f8c3 8014 	str.w	r8, [r3, #20]
   108d2:	6126      	str	r6, [r4, #16]
   108d4:	4620      	mov	r0, r4
   108d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000108da <__hi0bits>:
   108da:	0c02      	lsrs	r2, r0, #16
   108dc:	4603      	mov	r3, r0
   108de:	0412      	lsls	r2, r2, #16
   108e0:	b9ca      	cbnz	r2, 10916 <__hi0bits+0x3c>
   108e2:	0403      	lsls	r3, r0, #16
   108e4:	2010      	movs	r0, #16
   108e6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   108ea:	bf04      	itt	eq
   108ec:	021b      	lsleq	r3, r3, #8
   108ee:	3008      	addeq	r0, #8
   108f0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   108f4:	bf04      	itt	eq
   108f6:	011b      	lsleq	r3, r3, #4
   108f8:	3004      	addeq	r0, #4
   108fa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   108fe:	bf04      	itt	eq
   10900:	009b      	lsleq	r3, r3, #2
   10902:	3002      	addeq	r0, #2
   10904:	2b00      	cmp	r3, #0
   10906:	db05      	blt.n	10914 <__hi0bits+0x3a>
   10908:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   1090c:	f100 0001 	add.w	r0, r0, #1
   10910:	bf08      	it	eq
   10912:	2020      	moveq	r0, #32
   10914:	4770      	bx	lr
   10916:	2000      	movs	r0, #0
   10918:	e7e5      	b.n	108e6 <__hi0bits+0xc>

0001091a <__lo0bits>:
   1091a:	6803      	ldr	r3, [r0, #0]
   1091c:	4602      	mov	r2, r0
   1091e:	f013 0007 	ands.w	r0, r3, #7
   10922:	d00b      	beq.n	1093c <__lo0bits+0x22>
   10924:	07d9      	lsls	r1, r3, #31
   10926:	d422      	bmi.n	1096e <__lo0bits+0x54>
   10928:	0798      	lsls	r0, r3, #30
   1092a:	bf47      	ittee	mi
   1092c:	085b      	lsrmi	r3, r3, #1
   1092e:	2001      	movmi	r0, #1
   10930:	089b      	lsrpl	r3, r3, #2
   10932:	2002      	movpl	r0, #2
   10934:	bf4c      	ite	mi
   10936:	6013      	strmi	r3, [r2, #0]
   10938:	6013      	strpl	r3, [r2, #0]
   1093a:	4770      	bx	lr
   1093c:	b299      	uxth	r1, r3
   1093e:	b909      	cbnz	r1, 10944 <__lo0bits+0x2a>
   10940:	0c1b      	lsrs	r3, r3, #16
   10942:	2010      	movs	r0, #16
   10944:	f013 0fff 	tst.w	r3, #255	; 0xff
   10948:	bf04      	itt	eq
   1094a:	0a1b      	lsreq	r3, r3, #8
   1094c:	3008      	addeq	r0, #8
   1094e:	0719      	lsls	r1, r3, #28
   10950:	bf04      	itt	eq
   10952:	091b      	lsreq	r3, r3, #4
   10954:	3004      	addeq	r0, #4
   10956:	0799      	lsls	r1, r3, #30
   10958:	bf04      	itt	eq
   1095a:	089b      	lsreq	r3, r3, #2
   1095c:	3002      	addeq	r0, #2
   1095e:	07d9      	lsls	r1, r3, #31
   10960:	d403      	bmi.n	1096a <__lo0bits+0x50>
   10962:	085b      	lsrs	r3, r3, #1
   10964:	f100 0001 	add.w	r0, r0, #1
   10968:	d003      	beq.n	10972 <__lo0bits+0x58>
   1096a:	6013      	str	r3, [r2, #0]
   1096c:	4770      	bx	lr
   1096e:	2000      	movs	r0, #0
   10970:	4770      	bx	lr
   10972:	2020      	movs	r0, #32
   10974:	4770      	bx	lr

00010976 <__i2b>:
   10976:	b510      	push	{r4, lr}
   10978:	460c      	mov	r4, r1
   1097a:	2101      	movs	r1, #1
   1097c:	f7ff ff23 	bl	107c6 <_Balloc>
   10980:	2201      	movs	r2, #1
   10982:	6144      	str	r4, [r0, #20]
   10984:	6102      	str	r2, [r0, #16]
   10986:	bd10      	pop	{r4, pc}

00010988 <__multiply>:
   10988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1098c:	4615      	mov	r5, r2
   1098e:	690a      	ldr	r2, [r1, #16]
   10990:	460c      	mov	r4, r1
   10992:	b085      	sub	sp, #20
   10994:	692b      	ldr	r3, [r5, #16]
   10996:	429a      	cmp	r2, r3
   10998:	bfbe      	ittt	lt
   1099a:	460b      	movlt	r3, r1
   1099c:	462c      	movlt	r4, r5
   1099e:	461d      	movlt	r5, r3
   109a0:	6927      	ldr	r7, [r4, #16]
   109a2:	68a3      	ldr	r3, [r4, #8]
   109a4:	f8d5 9010 	ldr.w	r9, [r5, #16]
   109a8:	6861      	ldr	r1, [r4, #4]
   109aa:	eb07 0609 	add.w	r6, r7, r9
   109ae:	42b3      	cmp	r3, r6
   109b0:	bfb8      	it	lt
   109b2:	3101      	addlt	r1, #1
   109b4:	f7ff ff07 	bl	107c6 <_Balloc>
   109b8:	f100 0114 	add.w	r1, r0, #20
   109bc:	2200      	movs	r2, #0
   109be:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   109c2:	460b      	mov	r3, r1
   109c4:	4543      	cmp	r3, r8
   109c6:	d31d      	bcc.n	10a04 <__multiply+0x7c>
   109c8:	f104 0314 	add.w	r3, r4, #20
   109cc:	f105 0214 	add.w	r2, r5, #20
   109d0:	f104 0515 	add.w	r5, r4, #21
   109d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   109d8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   109dc:	9302      	str	r3, [sp, #8]
   109de:	1b3b      	subs	r3, r7, r4
   109e0:	3b15      	subs	r3, #21
   109e2:	f023 0303 	bic.w	r3, r3, #3
   109e6:	3304      	adds	r3, #4
   109e8:	42af      	cmp	r7, r5
   109ea:	bf38      	it	cc
   109ec:	2304      	movcc	r3, #4
   109ee:	9301      	str	r3, [sp, #4]
   109f0:	9b02      	ldr	r3, [sp, #8]
   109f2:	9203      	str	r2, [sp, #12]
   109f4:	4293      	cmp	r3, r2
   109f6:	d808      	bhi.n	10a0a <__multiply+0x82>
   109f8:	2e00      	cmp	r6, #0
   109fa:	dc5a      	bgt.n	10ab2 <__multiply+0x12a>
   109fc:	6106      	str	r6, [r0, #16]
   109fe:	b005      	add	sp, #20
   10a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a04:	f843 2b04 	str.w	r2, [r3], #4
   10a08:	e7dc      	b.n	109c4 <__multiply+0x3c>
   10a0a:	f8b2 a000 	ldrh.w	sl, [r2]
   10a0e:	f1ba 0f00 	cmp.w	sl, #0
   10a12:	d024      	beq.n	10a5e <__multiply+0xd6>
   10a14:	f104 0e14 	add.w	lr, r4, #20
   10a18:	4689      	mov	r9, r1
   10a1a:	f04f 0c00 	mov.w	ip, #0
   10a1e:	f85e 5b04 	ldr.w	r5, [lr], #4
   10a22:	f8d9 b000 	ldr.w	fp, [r9]
   10a26:	b2ab      	uxth	r3, r5
   10a28:	4577      	cmp	r7, lr
   10a2a:	fa1f fb8b 	uxth.w	fp, fp
   10a2e:	fb0a b303 	mla	r3, sl, r3, fp
   10a32:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   10a36:	f8d9 5000 	ldr.w	r5, [r9]
   10a3a:	4463      	add	r3, ip
   10a3c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   10a40:	fb0a c50b 	mla	r5, sl, fp, ip
   10a44:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   10a48:	b29b      	uxth	r3, r3
   10a4a:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   10a4e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   10a52:	f849 3b04 	str.w	r3, [r9], #4
   10a56:	d8e2      	bhi.n	10a1e <__multiply+0x96>
   10a58:	9b01      	ldr	r3, [sp, #4]
   10a5a:	f841 c003 	str.w	ip, [r1, r3]
   10a5e:	9b03      	ldr	r3, [sp, #12]
   10a60:	3204      	adds	r2, #4
   10a62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   10a66:	f1b9 0f00 	cmp.w	r9, #0
   10a6a:	d020      	beq.n	10aae <__multiply+0x126>
   10a6c:	680b      	ldr	r3, [r1, #0]
   10a6e:	f104 0c14 	add.w	ip, r4, #20
   10a72:	468e      	mov	lr, r1
   10a74:	f04f 0a00 	mov.w	sl, #0
   10a78:	f8bc 5000 	ldrh.w	r5, [ip]
   10a7c:	b29b      	uxth	r3, r3
   10a7e:	f8be b002 	ldrh.w	fp, [lr, #2]
   10a82:	fb09 b505 	mla	r5, r9, r5, fp
   10a86:	44aa      	add	sl, r5
   10a88:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   10a8c:	f84e 3b04 	str.w	r3, [lr], #4
   10a90:	f85c 3b04 	ldr.w	r3, [ip], #4
   10a94:	f8be 5000 	ldrh.w	r5, [lr]
   10a98:	0c1b      	lsrs	r3, r3, #16
   10a9a:	4567      	cmp	r7, ip
   10a9c:	fb09 5303 	mla	r3, r9, r3, r5
   10aa0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   10aa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   10aa8:	d8e6      	bhi.n	10a78 <__multiply+0xf0>
   10aaa:	9d01      	ldr	r5, [sp, #4]
   10aac:	514b      	str	r3, [r1, r5]
   10aae:	3104      	adds	r1, #4
   10ab0:	e79e      	b.n	109f0 <__multiply+0x68>
   10ab2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   10ab6:	2b00      	cmp	r3, #0
   10ab8:	d1a0      	bne.n	109fc <__multiply+0x74>
   10aba:	3e01      	subs	r6, #1
   10abc:	e79c      	b.n	109f8 <__multiply+0x70>

00010abe <__lshift>:
   10abe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10ac2:	460c      	mov	r4, r1
   10ac4:	4607      	mov	r7, r0
   10ac6:	4691      	mov	r9, r2
   10ac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
   10acc:	6923      	ldr	r3, [r4, #16]
   10ace:	6849      	ldr	r1, [r1, #4]
   10ad0:	eb03 1862 	add.w	r8, r3, r2, asr #5
   10ad4:	68a3      	ldr	r3, [r4, #8]
   10ad6:	f108 0601 	add.w	r6, r8, #1
   10ada:	42b3      	cmp	r3, r6
   10adc:	db3f      	blt.n	10b5e <__lshift+0xa0>
   10ade:	4638      	mov	r0, r7
   10ae0:	f7ff fe71 	bl	107c6 <_Balloc>
   10ae4:	2300      	movs	r3, #0
   10ae6:	4605      	mov	r5, r0
   10ae8:	f100 0114 	add.w	r1, r0, #20
   10aec:	f100 0210 	add.w	r2, r0, #16
   10af0:	4618      	mov	r0, r3
   10af2:	4553      	cmp	r3, sl
   10af4:	db36      	blt.n	10b64 <__lshift+0xa6>
   10af6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   10afa:	f104 0314 	add.w	r3, r4, #20
   10afe:	6920      	ldr	r0, [r4, #16]
   10b00:	f019 091f 	ands.w	r9, r9, #31
   10b04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   10b08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   10b0c:	d02e      	beq.n	10b6c <__lshift+0xae>
   10b0e:	f1c9 0e20 	rsb	lr, r9, #32
   10b12:	468a      	mov	sl, r1
   10b14:	2200      	movs	r2, #0
   10b16:	6818      	ldr	r0, [r3, #0]
   10b18:	fa00 f009 	lsl.w	r0, r0, r9
   10b1c:	4302      	orrs	r2, r0
   10b1e:	f84a 2b04 	str.w	r2, [sl], #4
   10b22:	f853 2b04 	ldr.w	r2, [r3], #4
   10b26:	459c      	cmp	ip, r3
   10b28:	fa22 f20e 	lsr.w	r2, r2, lr
   10b2c:	d8f3      	bhi.n	10b16 <__lshift+0x58>
   10b2e:	ebac 0304 	sub.w	r3, ip, r4
   10b32:	f104 0015 	add.w	r0, r4, #21
   10b36:	3b15      	subs	r3, #21
   10b38:	f023 0303 	bic.w	r3, r3, #3
   10b3c:	3304      	adds	r3, #4
   10b3e:	4560      	cmp	r0, ip
   10b40:	bf88      	it	hi
   10b42:	2304      	movhi	r3, #4
   10b44:	50ca      	str	r2, [r1, r3]
   10b46:	b10a      	cbz	r2, 10b4c <__lshift+0x8e>
   10b48:	f108 0602 	add.w	r6, r8, #2
   10b4c:	3e01      	subs	r6, #1
   10b4e:	4638      	mov	r0, r7
   10b50:	4621      	mov	r1, r4
   10b52:	612e      	str	r6, [r5, #16]
   10b54:	f7ff fe6b 	bl	1082e <_Bfree>
   10b58:	4628      	mov	r0, r5
   10b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10b5e:	3101      	adds	r1, #1
   10b60:	005b      	lsls	r3, r3, #1
   10b62:	e7ba      	b.n	10ada <__lshift+0x1c>
   10b64:	3301      	adds	r3, #1
   10b66:	f842 0f04 	str.w	r0, [r2, #4]!
   10b6a:	e7c2      	b.n	10af2 <__lshift+0x34>
   10b6c:	3904      	subs	r1, #4
   10b6e:	f853 2b04 	ldr.w	r2, [r3], #4
   10b72:	459c      	cmp	ip, r3
   10b74:	f841 2f04 	str.w	r2, [r1, #4]!
   10b78:	d8f9      	bhi.n	10b6e <__lshift+0xb0>
   10b7a:	e7e7      	b.n	10b4c <__lshift+0x8e>

00010b7c <__mcmp>:
   10b7c:	4603      	mov	r3, r0
   10b7e:	690a      	ldr	r2, [r1, #16]
   10b80:	6900      	ldr	r0, [r0, #16]
   10b82:	1a80      	subs	r0, r0, r2
   10b84:	b530      	push	{r4, r5, lr}
   10b86:	d10d      	bne.n	10ba4 <__mcmp+0x28>
   10b88:	3314      	adds	r3, #20
   10b8a:	3114      	adds	r1, #20
   10b8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   10b90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   10b94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   10b98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   10b9c:	4295      	cmp	r5, r2
   10b9e:	d002      	beq.n	10ba6 <__mcmp+0x2a>
   10ba0:	d304      	bcc.n	10bac <__mcmp+0x30>
   10ba2:	2001      	movs	r0, #1
   10ba4:	bd30      	pop	{r4, r5, pc}
   10ba6:	42a3      	cmp	r3, r4
   10ba8:	d3f4      	bcc.n	10b94 <__mcmp+0x18>
   10baa:	e7fb      	b.n	10ba4 <__mcmp+0x28>
   10bac:	f04f 30ff 	mov.w	r0, #4294967295
   10bb0:	e7f8      	b.n	10ba4 <__mcmp+0x28>

00010bb2 <__mdiff>:
   10bb2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10bb6:	460c      	mov	r4, r1
   10bb8:	4606      	mov	r6, r0
   10bba:	4611      	mov	r1, r2
   10bbc:	4692      	mov	sl, r2
   10bbe:	4620      	mov	r0, r4
   10bc0:	f7ff ffdc 	bl	10b7c <__mcmp>
   10bc4:	1e05      	subs	r5, r0, #0
   10bc6:	d108      	bne.n	10bda <__mdiff+0x28>
   10bc8:	4629      	mov	r1, r5
   10bca:	4630      	mov	r0, r6
   10bcc:	f7ff fdfb 	bl	107c6 <_Balloc>
   10bd0:	2301      	movs	r3, #1
   10bd2:	e9c0 3504 	strd	r3, r5, [r0, #16]
   10bd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10bda:	bfa3      	ittte	ge
   10bdc:	4653      	movge	r3, sl
   10bde:	46a2      	movge	sl, r4
   10be0:	2500      	movge	r5, #0
   10be2:	2501      	movlt	r5, #1
   10be4:	bfa8      	it	ge
   10be6:	461c      	movge	r4, r3
   10be8:	f8da 1004 	ldr.w	r1, [sl, #4]
   10bec:	4630      	mov	r0, r6
   10bee:	f7ff fdea 	bl	107c6 <_Balloc>
   10bf2:	f104 0914 	add.w	r9, r4, #20
   10bf6:	f8da 7010 	ldr.w	r7, [sl, #16]
   10bfa:	f100 0814 	add.w	r8, r0, #20
   10bfe:	6926      	ldr	r6, [r4, #16]
   10c00:	f10a 0210 	add.w	r2, sl, #16
   10c04:	60c5      	str	r5, [r0, #12]
   10c06:	f10a 0514 	add.w	r5, sl, #20
   10c0a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
   10c0e:	46c2      	mov	sl, r8
   10c10:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
   10c14:	f04f 0c00 	mov.w	ip, #0
   10c18:	f852 bf04 	ldr.w	fp, [r2, #4]!
   10c1c:	f859 3b04 	ldr.w	r3, [r9], #4
   10c20:	fa1f f18b 	uxth.w	r1, fp
   10c24:	454e      	cmp	r6, r9
   10c26:	4461      	add	r1, ip
   10c28:	fa1f fc83 	uxth.w	ip, r3
   10c2c:	ea4f 4313 	mov.w	r3, r3, lsr #16
   10c30:	eba1 010c 	sub.w	r1, r1, ip
   10c34:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   10c38:	eb03 4321 	add.w	r3, r3, r1, asr #16
   10c3c:	b289      	uxth	r1, r1
   10c3e:	ea4f 4c23 	mov.w	ip, r3, asr #16
   10c42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
   10c46:	f84a 3b04 	str.w	r3, [sl], #4
   10c4a:	d8e5      	bhi.n	10c18 <__mdiff+0x66>
   10c4c:	1b33      	subs	r3, r6, r4
   10c4e:	3415      	adds	r4, #21
   10c50:	3b15      	subs	r3, #21
   10c52:	f023 0303 	bic.w	r3, r3, #3
   10c56:	3304      	adds	r3, #4
   10c58:	42a6      	cmp	r6, r4
   10c5a:	bf38      	it	cc
   10c5c:	2304      	movcc	r3, #4
   10c5e:	441d      	add	r5, r3
   10c60:	4443      	add	r3, r8
   10c62:	462c      	mov	r4, r5
   10c64:	461e      	mov	r6, r3
   10c66:	4574      	cmp	r4, lr
   10c68:	d30e      	bcc.n	10c88 <__mdiff+0xd6>
   10c6a:	f10e 0203 	add.w	r2, lr, #3
   10c6e:	1b52      	subs	r2, r2, r5
   10c70:	3d03      	subs	r5, #3
   10c72:	f022 0203 	bic.w	r2, r2, #3
   10c76:	45ae      	cmp	lr, r5
   10c78:	bf38      	it	cc
   10c7a:	2200      	movcc	r2, #0
   10c7c:	441a      	add	r2, r3
   10c7e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   10c82:	b18b      	cbz	r3, 10ca8 <__mdiff+0xf6>
   10c84:	6107      	str	r7, [r0, #16]
   10c86:	e7a6      	b.n	10bd6 <__mdiff+0x24>
   10c88:	f854 8b04 	ldr.w	r8, [r4], #4
   10c8c:	fa1f f288 	uxth.w	r2, r8
   10c90:	4462      	add	r2, ip
   10c92:	1411      	asrs	r1, r2, #16
   10c94:	b292      	uxth	r2, r2
   10c96:	eb01 4118 	add.w	r1, r1, r8, lsr #16
   10c9a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   10c9e:	ea4f 4c21 	mov.w	ip, r1, asr #16
   10ca2:	f846 2b04 	str.w	r2, [r6], #4
   10ca6:	e7de      	b.n	10c66 <__mdiff+0xb4>
   10ca8:	3f01      	subs	r7, #1
   10caa:	e7e8      	b.n	10c7e <__mdiff+0xcc>

00010cac <__d2b>:
   10cac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   10cb0:	461c      	mov	r4, r3
   10cb2:	2101      	movs	r1, #1
   10cb4:	4690      	mov	r8, r2
   10cb6:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   10cba:	f7ff fd84 	bl	107c6 <_Balloc>
   10cbe:	f3c4 0313 	ubfx	r3, r4, #0, #20
   10cc2:	f3c4 540a 	ubfx	r4, r4, #20, #11
   10cc6:	4607      	mov	r7, r0
   10cc8:	bb2c      	cbnz	r4, 10d16 <__d2b+0x6a>
   10cca:	9301      	str	r3, [sp, #4]
   10ccc:	f1b8 0300 	subs.w	r3, r8, #0
   10cd0:	d026      	beq.n	10d20 <__d2b+0x74>
   10cd2:	4668      	mov	r0, sp
   10cd4:	9300      	str	r3, [sp, #0]
   10cd6:	f7ff fe20 	bl	1091a <__lo0bits>
   10cda:	9900      	ldr	r1, [sp, #0]
   10cdc:	b1f0      	cbz	r0, 10d1c <__d2b+0x70>
   10cde:	9a01      	ldr	r2, [sp, #4]
   10ce0:	f1c0 0320 	rsb	r3, r0, #32
   10ce4:	fa02 f303 	lsl.w	r3, r2, r3
   10ce8:	40c2      	lsrs	r2, r0
   10cea:	430b      	orrs	r3, r1
   10cec:	9201      	str	r2, [sp, #4]
   10cee:	617b      	str	r3, [r7, #20]
   10cf0:	9b01      	ldr	r3, [sp, #4]
   10cf2:	2b00      	cmp	r3, #0
   10cf4:	61bb      	str	r3, [r7, #24]
   10cf6:	bf14      	ite	ne
   10cf8:	2102      	movne	r1, #2
   10cfa:	2101      	moveq	r1, #1
   10cfc:	6139      	str	r1, [r7, #16]
   10cfe:	b1c4      	cbz	r4, 10d32 <__d2b+0x86>
   10d00:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   10d04:	4404      	add	r4, r0
   10d06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   10d0a:	6034      	str	r4, [r6, #0]
   10d0c:	6028      	str	r0, [r5, #0]
   10d0e:	4638      	mov	r0, r7
   10d10:	b002      	add	sp, #8
   10d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10d16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   10d1a:	e7d6      	b.n	10cca <__d2b+0x1e>
   10d1c:	6179      	str	r1, [r7, #20]
   10d1e:	e7e7      	b.n	10cf0 <__d2b+0x44>
   10d20:	a801      	add	r0, sp, #4
   10d22:	f7ff fdfa 	bl	1091a <__lo0bits>
   10d26:	9b01      	ldr	r3, [sp, #4]
   10d28:	2101      	movs	r1, #1
   10d2a:	3020      	adds	r0, #32
   10d2c:	617b      	str	r3, [r7, #20]
   10d2e:	6139      	str	r1, [r7, #16]
   10d30:	e7e5      	b.n	10cfe <__d2b+0x52>
   10d32:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   10d36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   10d3a:	6030      	str	r0, [r6, #0]
   10d3c:	6918      	ldr	r0, [r3, #16]
   10d3e:	f7ff fdcc 	bl	108da <__hi0bits>
   10d42:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   10d46:	6029      	str	r1, [r5, #0]
   10d48:	e7e1      	b.n	10d0e <__d2b+0x62>

00010d4a <_calloc_r>:
   10d4a:	b538      	push	{r3, r4, r5, lr}
   10d4c:	fb02 f501 	mul.w	r5, r2, r1
   10d50:	4629      	mov	r1, r5
   10d52:	f7fb fdc9 	bl	c8e8 <_malloc_r>
   10d56:	4604      	mov	r4, r0
   10d58:	b118      	cbz	r0, 10d62 <_calloc_r+0x18>
   10d5a:	462a      	mov	r2, r5
   10d5c:	2100      	movs	r1, #0
   10d5e:	f7ff fa89 	bl	10274 <memset>
   10d62:	4620      	mov	r0, r4
   10d64:	bd38      	pop	{r3, r4, r5, pc}

00010d66 <__sread>:
   10d66:	b510      	push	{r4, lr}
   10d68:	460c      	mov	r4, r1
   10d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10d6e:	f7fc feb5 	bl	dadc <_read_r>
   10d72:	2800      	cmp	r0, #0
   10d74:	bfab      	itete	ge
   10d76:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   10d78:	89a3      	ldrhlt	r3, [r4, #12]
   10d7a:	181b      	addge	r3, r3, r0
   10d7c:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   10d80:	bfac      	ite	ge
   10d82:	6563      	strge	r3, [r4, #84]	; 0x54
   10d84:	81a3      	strhlt	r3, [r4, #12]
   10d86:	bd10      	pop	{r4, pc}

00010d88 <__swrite>:
   10d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10d8c:	461f      	mov	r7, r3
   10d8e:	898b      	ldrh	r3, [r1, #12]
   10d90:	4605      	mov	r5, r0
   10d92:	460c      	mov	r4, r1
   10d94:	05db      	lsls	r3, r3, #23
   10d96:	4616      	mov	r6, r2
   10d98:	d505      	bpl.n	10da6 <__swrite+0x1e>
   10d9a:	2302      	movs	r3, #2
   10d9c:	2200      	movs	r2, #0
   10d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10da2:	f7fc fe89 	bl	dab8 <_lseek_r>
   10da6:	89a3      	ldrh	r3, [r4, #12]
   10da8:	4632      	mov	r2, r6
   10daa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   10dae:	4628      	mov	r0, r5
   10db0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   10db4:	81a3      	strh	r3, [r4, #12]
   10db6:	463b      	mov	r3, r7
   10db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10dbc:	f7fc be38 	b.w	da30 <_write_r>

00010dc0 <__sseek>:
   10dc0:	b510      	push	{r4, lr}
   10dc2:	460c      	mov	r4, r1
   10dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10dc8:	f7fc fe76 	bl	dab8 <_lseek_r>
   10dcc:	1c43      	adds	r3, r0, #1
   10dce:	89a3      	ldrh	r3, [r4, #12]
   10dd0:	bf15      	itete	ne
   10dd2:	6560      	strne	r0, [r4, #84]	; 0x54
   10dd4:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   10dd8:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   10ddc:	81a3      	strheq	r3, [r4, #12]
   10dde:	bf18      	it	ne
   10de0:	81a3      	strhne	r3, [r4, #12]
   10de2:	bd10      	pop	{r4, pc}

00010de4 <__sclose>:
   10de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10de8:	f7fc be34 	b.w	da54 <_close_r>

00010dec <__ascii_mbtowc>:
   10dec:	b082      	sub	sp, #8
   10dee:	b901      	cbnz	r1, 10df2 <__ascii_mbtowc+0x6>
   10df0:	a901      	add	r1, sp, #4
   10df2:	b142      	cbz	r2, 10e06 <__ascii_mbtowc+0x1a>
   10df4:	b14b      	cbz	r3, 10e0a <__ascii_mbtowc+0x1e>
   10df6:	7813      	ldrb	r3, [r2, #0]
   10df8:	600b      	str	r3, [r1, #0]
   10dfa:	7812      	ldrb	r2, [r2, #0]
   10dfc:	1e10      	subs	r0, r2, #0
   10dfe:	bf18      	it	ne
   10e00:	2001      	movne	r0, #1
   10e02:	b002      	add	sp, #8
   10e04:	4770      	bx	lr
   10e06:	4610      	mov	r0, r2
   10e08:	e7fb      	b.n	10e02 <__ascii_mbtowc+0x16>
   10e0a:	f06f 0001 	mvn.w	r0, #1
   10e0e:	e7f8      	b.n	10e02 <__ascii_mbtowc+0x16>

00010e10 <__ascii_wctomb>:
   10e10:	4603      	mov	r3, r0
   10e12:	4608      	mov	r0, r1
   10e14:	b141      	cbz	r1, 10e28 <__ascii_wctomb+0x18>
   10e16:	2aff      	cmp	r2, #255	; 0xff
   10e18:	d904      	bls.n	10e24 <__ascii_wctomb+0x14>
   10e1a:	228a      	movs	r2, #138	; 0x8a
   10e1c:	f04f 30ff 	mov.w	r0, #4294967295
   10e20:	601a      	str	r2, [r3, #0]
   10e22:	4770      	bx	lr
   10e24:	2001      	movs	r0, #1
   10e26:	700a      	strb	r2, [r1, #0]
   10e28:	4770      	bx	lr
	...

00010e2c <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   10e2c:	f7f4 bd62 	b.w	58f4 <SystemInit>
