Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto fe1ef5680e5c4971b5c78d6724406d3a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sine_generator_tb_behav xil_defaultlib.sine_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture buttons_arch of entity xil_defaultlib.buttons [buttons_default]
Compiling architecture clk_gen_arch of entity xil_defaultlib.clk_gen [\clk_gen(base_sin_freq_hz=50000)...]
Compiling architecture sine_table_arch of entity xil_defaultlib.sine_table [sine_table_default]
Compiling architecture sine_generator_arch of entity xil_defaultlib.sine_generator [\sine_generator(base_sin_freq_hz...]
Compiling architecture sine_generator_tb_arch of entity xil_defaultlib.sine_generator_tb
Built simulation snapshot sine_generator_tb_behav
