# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name w_cache_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_8 \
    op interface \
    ports { w_cache_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name w_cache_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_7 \
    op interface \
    ports { w_cache_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name w_cache_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_6 \
    op interface \
    ports { w_cache_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name w_cache_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_5 \
    op interface \
    ports { w_cache_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name w_cache_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_4 \
    op interface \
    ports { w_cache_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name w_cache_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_3 \
    op interface \
    ports { w_cache_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name w_cache_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_2 \
    op interface \
    ports { w_cache_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name w_cache_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_1 \
    op interface \
    ports { w_cache_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name w_cache \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache \
    op interface \
    ports { w_cache { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name zext_ln181_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln181_3 \
    op interface \
    ports { zext_ln181_3 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name dw_weights \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dw_weights \
    op interface \
    ports { dw_weights { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name gmem_dw_w \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_dw_w \
    op interface \
    ports { m_axi_gmem_dw_w_0_AWVALID { O 1 bit } m_axi_gmem_dw_w_0_AWREADY { I 1 bit } m_axi_gmem_dw_w_0_AWADDR { O 64 vector } m_axi_gmem_dw_w_0_AWID { O 1 vector } m_axi_gmem_dw_w_0_AWLEN { O 32 vector } m_axi_gmem_dw_w_0_AWSIZE { O 3 vector } m_axi_gmem_dw_w_0_AWBURST { O 2 vector } m_axi_gmem_dw_w_0_AWLOCK { O 2 vector } m_axi_gmem_dw_w_0_AWCACHE { O 4 vector } m_axi_gmem_dw_w_0_AWPROT { O 3 vector } m_axi_gmem_dw_w_0_AWQOS { O 4 vector } m_axi_gmem_dw_w_0_AWREGION { O 4 vector } m_axi_gmem_dw_w_0_AWUSER { O 1 vector } m_axi_gmem_dw_w_0_WVALID { O 1 bit } m_axi_gmem_dw_w_0_WREADY { I 1 bit } m_axi_gmem_dw_w_0_WDATA { O 32 vector } m_axi_gmem_dw_w_0_WSTRB { O 4 vector } m_axi_gmem_dw_w_0_WLAST { O 1 bit } m_axi_gmem_dw_w_0_WID { O 1 vector } m_axi_gmem_dw_w_0_WUSER { O 1 vector } m_axi_gmem_dw_w_0_ARVALID { O 1 bit } m_axi_gmem_dw_w_0_ARREADY { I 1 bit } m_axi_gmem_dw_w_0_ARADDR { O 64 vector } m_axi_gmem_dw_w_0_ARID { O 1 vector } m_axi_gmem_dw_w_0_ARLEN { O 32 vector } m_axi_gmem_dw_w_0_ARSIZE { O 3 vector } m_axi_gmem_dw_w_0_ARBURST { O 2 vector } m_axi_gmem_dw_w_0_ARLOCK { O 2 vector } m_axi_gmem_dw_w_0_ARCACHE { O 4 vector } m_axi_gmem_dw_w_0_ARPROT { O 3 vector } m_axi_gmem_dw_w_0_ARQOS { O 4 vector } m_axi_gmem_dw_w_0_ARREGION { O 4 vector } m_axi_gmem_dw_w_0_ARUSER { O 1 vector } m_axi_gmem_dw_w_0_RVALID { I 1 bit } m_axi_gmem_dw_w_0_RREADY { O 1 bit } m_axi_gmem_dw_w_0_RDATA { I 32 vector } m_axi_gmem_dw_w_0_RLAST { I 1 bit } m_axi_gmem_dw_w_0_RID { I 1 vector } m_axi_gmem_dw_w_0_RFIFONUM { I 9 vector } m_axi_gmem_dw_w_0_RUSER { I 1 vector } m_axi_gmem_dw_w_0_RRESP { I 2 vector } m_axi_gmem_dw_w_0_BVALID { I 1 bit } m_axi_gmem_dw_w_0_BREADY { O 1 bit } m_axi_gmem_dw_w_0_BRESP { I 2 vector } m_axi_gmem_dw_w_0_BID { I 1 vector } m_axi_gmem_dw_w_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name w_cache_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_17_out \
    op interface \
    ports { w_cache_17_out { O 8 vector } w_cache_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name w_cache_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_16_out \
    op interface \
    ports { w_cache_16_out { O 8 vector } w_cache_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name w_cache_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_15_out \
    op interface \
    ports { w_cache_15_out { O 8 vector } w_cache_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name w_cache_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_14_out \
    op interface \
    ports { w_cache_14_out { O 8 vector } w_cache_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name w_cache_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_13_out \
    op interface \
    ports { w_cache_13_out { O 8 vector } w_cache_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name w_cache_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_12_out \
    op interface \
    ports { w_cache_12_out { O 8 vector } w_cache_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name w_cache_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_11_out \
    op interface \
    ports { w_cache_11_out { O 8 vector } w_cache_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name w_cache_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_10_out \
    op interface \
    ports { w_cache_10_out { O 8 vector } w_cache_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name w_cache_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_w_cache_9_out \
    op interface \
    ports { w_cache_9_out { O 8 vector } w_cache_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName mobilenet_block_accel_flow_control_loop_pipe_sequential_init_U
set CompName mobilenet_block_accel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix mobilenet_block_accel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


