#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 22 15:35:02 2018
# Process ID: 15836
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.runs/design_1_pspl_0_2_synth_1
# Command line: vivado.exe -log design_1_pspl_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pspl_0_2.tcl
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.runs/design_1_pspl_0_2_synth_1/design_1_pspl_0_2.vds
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.runs/design_1_pspl_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_pspl_0_2.tcl -notrace
Command: synth_design -top design_1_pspl_0_2 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9816 
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:124]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg1 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:125]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg2 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:126]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg3 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:127]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg4 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:128]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg5 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:129]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg6 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:130]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg7 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:131]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg8 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:132]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg9 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:133]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg10 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:134]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg11 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:135]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg12 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:136]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg13 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:137]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg14 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:138]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg15 is not allowed [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:139]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 409.391 ; gain = 110.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pspl_0_2' [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ip/design_1_pspl_0_2/synth/design_1_pspl_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'pspl_v1_0' [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pspl_v1_0_S00_AXI' [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:272]
INFO: [Synth 8-226] default block is never used [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:509]
INFO: [Synth 8-6155] done synthesizing module 'pspl_v1_0_S00_AXI' (1#1) [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pspl_v1_0' (2#1) [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ipshared/35ae/hdl/pspl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pspl_0_2' (3#1) [c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ip/design_1_pspl_0_2/synth/design_1_pspl_0_2.v:57]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 445.891 ; gain = 147.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 445.891 ; gain = 147.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 445.891 ; gain = 147.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 804.387 ; gain = 2.813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 804.387 ; gain = 505.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 804.387 ; gain = 505.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 804.387 ; gain = 505.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 804.387 ; gain = 505.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pspl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pspl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/pspl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/pspl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pspl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/pspl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/pspl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pspl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_pspl_0_2.
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_pspl_0_2.
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_pspl_0_2.
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_pspl_0_2.
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_pspl_0_2.
INFO: [Synth 8-3332] Sequential element (inst/pspl_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_pspl_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 804.387 ; gain = 505.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 805.090 ; gain = 506.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 805.676 ; gain = 507.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     4|
|5     |LUT6  |   194|
|6     |MUXF7 |    64|
|7     |MUXF8 |    32|
|8     |FDRE  |   557|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   855|
|2     |  inst                     |pspl_v1_0         |   855|
|3     |    pspl_v1_0_S00_AXI_inst |pspl_v1_0_S00_AXI |   851|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 817.684 ; gain = 160.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 817.684 ; gain = 519.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 827.434 ; gain = 536.547
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.runs/design_1_pspl_0_2_synth_1/design_1_pspl_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.srcs/sources_1/bd/design_1/ip/design_1_pspl_0_2/design_1_pspl_0_2.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Patel/Downloads/ECE527/exp/MP2/part1/part1.runs/design_1_pspl_0_2_synth_1/design_1_pspl_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pspl_0_2_utilization_synth.rpt -pb design_1_pspl_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 827.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 22 15:35:52 2018...
