// Seed: 1165987249
module module_0 (
    output tri id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_11,
    input uwire id_5,
    output wor id_6,
    output wor id_7,
    input supply0 id_8
    , id_12,
    input supply0 id_9
);
  logic id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd93,
    parameter id_4 = 32'd34
) (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire _id_3,
    output uwire _id_4,
    output wire id_5
);
  wire id_7;
  logic [1 : id_3  ==  id_4] id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_2,
      id_2,
      id_0,
      id_5,
      id_5,
      id_2,
      id_2
  );
  wire id_10;
endmodule
