// Seed: 4025734788
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd91,
    parameter id_26 = 32'd53
) (
    input tri1 id_0,
    output logic id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input supply1 id_7,
    output wor id_8,
    output wire id_9,
    output uwire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wor id_14,
    output tri1 id_15,
    input wor id_16,
    input uwire id_17,
    output wor _id_18,
    input uwire id_19
    , id_48,
    input wire id_20,
    output uwire id_21,
    output tri id_22,
    input supply1 id_23,
    input tri id_24,
    output tri0 id_25,
    output tri _id_26
    , id_49,
    input tri1 id_27[id_26 : !  1],
    output wire id_28,
    input wire id_29,
    input tri id_30,
    input tri1 id_31,
    output tri0 id_32,
    input supply1 id_33,
    input wire id_34,
    output wire id_35[1  ||  1 'b0 : -1 'h0],
    input tri1 id_36,
    output wire id_37,
    input wire id_38,
    output wand id_39,
    output wire id_40,
    input tri0 id_41,
    output wand id_42[-1 : -1  |  id_18],
    output tri1 id_43,
    input tri0 id_44
    , id_50,
    input wand id_45,
    output tri0 id_46
);
  always id_1 = -1;
  logic id_51, id_52, id_53, id_54;
  logic \id_55 ;
  module_0 modCall_1 ();
  wire id_56 = id_5;
endmodule
