
# RISC-X

This is an academic project to develop a RISC-V core. Its characteristics are:

- 32-bit;
- In-order;
- 5 pipeline stages;
- Implemented ISA extensions: Zicsr, C.

What's in plan for the future:

- Interrupts;
- Extensions M and F;
- Debug mode;
- AXI bus;
- SoC.

## Licensing

RISC-X is available under the Apache License, Version 2.0. Please refer to the [Apache License](LICENSE) file for further information.
