Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 19 14:36:41 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_2_top_level_timing_summary_routed.rpt -pb lab_2_top_level_timing_summary_routed.pb -rpx lab_2_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_2_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.917        0.000                      0                  123        0.179        0.000                      0                  123        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.917        0.000                      0                  123        0.179        0.000                      0                  123        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.940ns (24.685%)  route 2.868ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.638     8.959    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501    14.842    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    BCDer/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.940ns (24.685%)  route 2.868ns (75.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.638     8.959    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501    14.842    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    BCDer/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.384%)  route 2.763ns (74.616%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.533     8.854    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.940ns (25.444%)  route 2.754ns (74.556%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.525     8.846    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501    14.842    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.898    BCDer/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.940ns (25.444%)  route 2.754ns (74.556%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.630     5.151    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.914     6.522    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.152     6.674 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           1.315     7.989    BCDer/p_1_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.332     8.321 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.525     8.846    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501    14.842    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.898    BCDer/bcd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.143%)  route 0.110ns (36.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    BCDer/CLK
    SLICE_X62Y25         FDRE                                         r  BCDer/scratch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCDer/scratch_reg[25]/Q
                         net (fo=5, routed)           0.110     1.716    BCDer/scratch_reg_n_0_[25]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.048     1.764 r  BCDer/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.764    BCDer/bcd_out[9]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.107     1.585    BCDer/bcd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BCDer/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.503%)  route 0.098ns (34.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  BCDer/clkcnt_reg[1]/Q
                         net (fo=10, routed)          0.098     1.712    BCDer/clkcnt_reg_n_0_[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  BCDer/scratch[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    BCDer/next_scratch[0]
    SLICE_X59Y15         FDRE                                         r  BCDer/scratch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     1.985    BCDer/CLK
    SLICE_X59Y15         FDRE                                         r  BCDer/scratch_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.091     1.577    BCDer/scratch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.192ns (63.950%)  route 0.108ns (36.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    BCDer/CLK
    SLICE_X62Y25         FDRE                                         r  BCDer/scratch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCDer/scratch_reg[31]/Q
                         net (fo=4, routed)           0.108     1.714    BCDer/p_0_in[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.051     1.765 r  BCDer/bcd_out[15]_i_2/O
                         net (fo=1, routed)           0.000     1.765    BCDer/bcd_out[15]_i_2_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.107     1.585    BCDer/bcd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  BCDer/scratch_reg[19]/Q
                         net (fo=5, routed)           0.162     1.767    BCDer/scratch_reg_n_0_[19]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  BCDer/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    BCDer/bcd_out[3]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.597    BCDer/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  BCDer/scratch_reg[4]/Q
                         net (fo=1, routed)           0.086     1.686    BCDer/scratch_reg_n_0_[4]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.098     1.784 r  BCDer/scratch[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    BCDer/next_scratch[5]
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[5]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.092     1.564    BCDer/scratch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 BUTTONTOGGLE/pressed_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTONTOGGLE/toggle_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 6.953 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     6.442    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/pressed_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.146     6.588 r  BUTTONTOGGLE/pressed_reg/Q
                         net (fo=1, routed)           0.156     6.744    BUTTONTOGGLE/pressed
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.042     6.786 r  BUTTONTOGGLE/toggle_i_1/O
                         net (fo=1, routed)           0.000     6.786    BUTTONTOGGLE/toggle_i_1_n_0
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     6.953    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.114     6.556    BUTTONTOGGLE/toggle_reg
  -------------------------------------------------------------------
                         required time                         -6.556    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BCDer/scratch_reg[1]/Q
                         net (fo=1, routed)           0.156     1.769    BCDer/scratch_reg_n_0_[1]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.042     1.811 r  BCDer/scratch[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    BCDer/next_scratch[2]
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.107     1.579    BCDer/scratch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.482%)  route 0.116ns (33.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  BCDer/scratch_reg[20]/Q
                         net (fo=5, routed)           0.116     1.708    BCDer/scratch_reg_n_0_[20]
    SLICE_X61Y25         LUT5 (Prop_lut5_I2_O)        0.102     1.810 r  BCDer/scratch[24]_i_1/O
                         net (fo=1, routed)           0.000     1.810    BCDer/next_scratch[24]
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[24]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107     1.571    BCDer/scratch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  BCDer/scratch_reg[20]/Q
                         net (fo=5, routed)           0.116     1.708    BCDer/scratch_reg_n_0_[20]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.104     1.812 r  BCDer/scratch[22]_i_1/O
                         net (fo=1, routed)           0.000     1.812    BCDer/next_scratch[22]
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/scratch_reg[22]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107     1.571    BCDer/scratch_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=14, routed)          0.168     1.774    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.042     1.816 r  SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1_n_0
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDSE (Hold_fdse_C_D)         0.107     1.572    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   BCDer/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   BCDer/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   BCDer/bcd_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   BCDer/bcd_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   BCDer/bcd_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   BCDer/bcd_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   BCDer/bcd_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   BCDer/bcd_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   BCDer/bcd_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   BCDer/bcd_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   BCDer/bcd_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   BCDer/bcd_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   BCDer/bcd_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.873ns  (logic 5.566ns (43.240%)  route 7.307ns (56.760%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           3.662     5.126    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.250 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.952     6.202    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.630     6.957    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.120     7.077 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.062     9.139    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.873 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.873    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.851ns  (logic 5.607ns (43.634%)  route 7.243ns (56.366%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           3.662     5.126    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.250 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.952     6.202    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.821     7.148    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     7.300 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.808     9.107    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.851 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.851    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.838ns  (logic 5.340ns (41.598%)  route 7.497ns (58.402%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           3.662     5.126    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.250 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.952     6.202    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.326 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.025     7.352    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.476 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     9.333    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.838 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.838    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.506ns  (logic 5.356ns (42.826%)  route 7.150ns (57.174%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           3.662     5.126    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.250 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.952     6.202    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.630     6.957    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.081 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     8.986    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.506 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.506    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 5.579ns (44.678%)  route 6.908ns (55.322%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  switches_inputs_IBUF[5]_inst/O
                         net (fo=4, routed)           3.590     5.056    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[5]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.180 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.802     5.982    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.106 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.842     6.948    SEVEN_SEG/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.100 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     8.774    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.486 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.486    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.473ns  (logic 5.371ns (43.060%)  route 7.102ns (56.940%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           3.662     5.126    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.250 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.952     6.202    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_19_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.821     7.148    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.272 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.667     8.938    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.473 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.473    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.265ns  (logic 5.367ns (43.759%)  route 6.898ns (56.241%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=4, routed)           3.590     5.056    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[5]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.180 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.802     5.982    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X64Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.106 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.842     6.948    SEVEN_SEG/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     8.736    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.265 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.265    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 4.959ns (45.400%)  route 5.963ns (54.600%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_inputs[8] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_inputs_IBUF[8]_inst/O
                         net (fo=4, routed)           5.963     7.418    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.922 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.922    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  switches_inputs_IBUF[12]_inst/O
                         net (fo=4, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=16, routed)          3.065     4.521    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=4, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.425ns (75.388%)  route 0.465ns (24.612%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=4, routed)           0.465     0.683    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.890 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.890    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=3, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.429ns (75.474%)  route 0.464ns (24.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           0.464     0.691    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.893 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.893    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.430ns (75.489%)  route 0.464ns (24.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=4, routed)           0.464     0.685    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.894 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=3, routed)           0.487     0.703    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.434ns (74.719%)  route 0.485ns (25.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           0.485     0.717    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.919 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.919    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=4, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_inputs_IBUF[10]_inst/O
                         net (fo=4, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.437ns (72.106%)  route 0.556ns (27.894%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[11]_inst/O
                         net (fo=4, routed)           0.556     0.788    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.992 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.992    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.034ns  (logic 4.962ns (49.457%)  route 5.071ns (50.543%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 f  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.608    12.109    SEVEN_SEG/DIGIT_SELECTOR/toggle
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.325    12.434 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.749    13.183    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.328    13.511 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.653    14.164    SEVEN_SEG/DIGIT_SELECTOR/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153    14.317 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.062    16.379    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    20.113 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    20.113    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 4.741ns (48.130%)  route 5.109ns (51.870%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 r  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.664    12.165    BCDer/toggle
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.299    12.464 r  BCDer/CA_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.816    13.280    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_3
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.124    13.404 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.821    14.226    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152    14.378 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.808    16.185    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    19.929 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    19.929    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.473ns (45.479%)  route 5.363ns (54.521%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 f  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.664    12.165    BCDer/toggle
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.299    12.464 f  BCDer/CA_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.816    13.280    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_3
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.124    13.404 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.025    14.430    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.554 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858    16.411    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.916 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    19.916    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.710ns (48.796%)  route 4.942ns (51.204%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 f  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.809    12.310    BCDer/toggle
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.299    12.609 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.617    13.226    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.124    13.350 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.842    14.192    SEVEN_SEG/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152    14.344 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674    16.018    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    19.731 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    19.731    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.633ns  (logic 4.719ns (48.984%)  route 4.915ns (51.016%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 r  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.608    12.109    SEVEN_SEG/DIGIT_SELECTOR/toggle
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.325    12.434 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.749    13.183    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_14_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.328    13.511 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.653    14.164    SEVEN_SEG/DIGIT_SELECTOR/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124    14.288 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905    16.193    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.713 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    19.713    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 4.504ns (47.552%)  route 4.968ns (52.448%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 r  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.664    12.165    BCDer/toggle
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.299    12.464 r  BCDer/CA_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.816    13.280    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_3
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.124    13.404 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.821    14.226    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    14.350 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.667    16.016    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.551 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    19.551    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONTOGGLE/toggle_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.431ns  (logic 4.498ns (47.697%)  route 4.933ns (52.303%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558    10.079    BUTTONTOGGLE/CLK
    SLICE_X57Y20         FDRE                                         r  BUTTONTOGGLE/toggle_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.422    10.501 r  BUTTONTOGGLE/toggle_reg/Q
                         net (fo=17, routed)          1.809    12.310    BCDer/toggle
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.299    12.609 r  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.617    13.226    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.124    13.350 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.842    14.192    SEVEN_SEG/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    14.316 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664    15.981    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.510 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    19.510    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.313ns (57.981%)  route 3.126ns (42.019%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=14, routed)          1.174     6.769    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.152     6.921 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.952     8.873    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.578 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    12.578    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.217ns (60.724%)  route 2.728ns (39.276%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=14, routed)          0.822     6.380    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]_0
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.679 r  SEVEN_SEG/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.906     8.585    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.084 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000    12.084    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 4.103ns (63.539%)  route 2.354ns (36.461%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=12, routed)          0.465     6.061    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.185 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.889     8.074    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.597 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    11.597    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.410ns (69.033%)  route 0.632ns (30.967%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=12, routed)          0.188     1.794    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.444     2.284    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.508 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.508    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.397ns (68.287%)  route 0.649ns (31.713%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=12, routed)          0.316     1.923    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.968 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     2.301    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.512 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     3.512    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.427ns (64.762%)  route 0.777ns (35.238%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.128     1.593 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=14, routed)          0.331     1.924    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]_0
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.099     2.023 r  SEVEN_SEG/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.446     2.469    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.669 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.512ns (65.295%)  route 0.804ns (34.705%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=12, routed)          0.164     1.771    BCDer/d[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.816 f  BCDer/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.091     1.908    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_7
    SLICE_X60Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.953 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.214     2.166    SEVEN_SEG/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.211 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.546    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.782 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.547ns (66.022%)  route 0.796ns (33.978%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  BCDer/bcd_out_reg[2]/Q
                         net (fo=1, routed)           0.053     1.646    BCDer/bcd_out_reg_n_0_[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.099     1.745 r  BCDer/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.215     1.959    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_4
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.004 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.196     2.201    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.246 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     2.577    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.807 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.807    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.592ns (66.758%)  route 0.793ns (33.242%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  BCDer/bcd_out_reg[2]/Q
                         net (fo=1, routed)           0.053     1.646    BCDer/bcd_out_reg_n_0_[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.099     1.745 r  BCDer/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.215     1.959    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_4
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.004 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.196     2.201    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.046     2.247 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     2.575    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.849 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.849    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.451ns (60.444%)  route 0.950ns (39.556%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=14, routed)          0.469     2.075    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.044     2.119 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.481     2.600    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.866 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.866    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.522ns (62.626%)  route 0.908ns (37.374%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  BCDer/bcd_out_reg[13]/Q
                         net (fo=1, routed)           0.103     1.696    BCDer/bcd_out_reg_n_0_[13]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.098     1.794 r  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.220     2.014    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_5
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.045     2.059 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.166     2.226    SEVEN_SEG/DIGIT_SELECTOR/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.271 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     2.689    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.895 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.895    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.538ns (63.033%)  route 0.902ns (36.967%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  BCDer/bcd_out_reg[2]/Q
                         net (fo=1, routed)           0.053     1.646    BCDer/bcd_out_reg_n_0_[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.099     1.745 r  BCDer/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.215     1.959    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_4
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.004 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.215     2.220    SEVEN_SEG/DIGIT_SELECTOR/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.265 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     2.683    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.904 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.904    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.579ns (64.515%)  route 0.869ns (35.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X63Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=12, routed)          0.164     1.771    BCDer/d[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  BCDer/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.091     1.908    SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1_7
    SLICE_X60Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.953 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.214     2.166    SEVEN_SEG/DIGIT_SELECTOR/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.211 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.611    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.914 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.214ns  (logic 1.823ns (22.192%)  route 6.391ns (77.808%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.948     8.214    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y16         FDRE                                         r  BCDer/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X58Y16         FDRE                                         r  BCDer/scratch_reg[16]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[4]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[5]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[6]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[7]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/scratch_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.210ns  (logic 1.823ns (22.204%)  route 6.387ns (77.796%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.944     8.210    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511     4.852    BCDer/CLK
    SLICE_X59Y16         FDRE                                         r  BCDer/scratch_reg[8]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            BCDer/clkcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.172ns  (logic 1.823ns (22.307%)  route 6.349ns (77.693%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=4, routed)           3.836     5.295    BCDer/led_OBUF[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.419 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.977     6.395    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          0.630     7.150    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.116     7.266 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.906     8.172    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512     4.853    BCDer/CLK
    SLICE_X58Y15         FDRE                                         r  BCDer/clkcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            BCDer/bcd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.266ns (25.173%)  route 0.791ns (74.827%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=16, routed)          0.791     1.016    BCDer/led_OBUF[15]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.042     1.058 r  BCDer/bcd_out[15]_i_2/O
                         net (fo=1, routed)           0.000     1.058    BCDer/bcd_out[15]_i_2_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[15]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.268ns (25.361%)  route 0.790ns (74.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.790     1.013    BCDer/led_OBUF[14]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.058 r  BCDer/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.058    BCDer/bcd_out[1]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            BCDer/bcd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.269ns (25.384%)  route 0.791ns (74.616%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=16, routed)          0.791     1.016    BCDer/led_OBUF[15]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.061 r  BCDer/bcd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.061    BCDer/bcd_out[14]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.271ns (25.572%)  route 0.790ns (74.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.790     1.013    BCDer/led_OBUF[14]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.048     1.061 r  BCDer/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.061    BCDer/bcd_out[2]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y24         FDRE                                         r  BCDer/bcd_out_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.268ns (25.064%)  route 0.802ns (74.936%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.802     1.025    BCDer/led_OBUF[14]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.070 r  BCDer/bcd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.070    BCDer/bcd_out[11]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[11]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.272ns (25.343%)  route 0.802ns (74.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.802     1.025    BCDer/led_OBUF[14]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.049     1.074 r  BCDer/bcd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.074    BCDer/bcd_out[13]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[13]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            BCDer/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.267ns (24.161%)  route 0.839ns (75.839%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=16, routed)          0.839     1.063    BCDer/led_OBUF[15]
    SLICE_X60Y25         LUT4 (Prop_lut4_I3_O)        0.043     1.106 r  BCDer/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.106    BCDer/bcd_out[5]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            BCDer/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.269ns (24.298%)  route 0.839ns (75.702%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=16, routed)          0.839     1.063    BCDer/led_OBUF[15]
    SLICE_X60Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.108 r  BCDer/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.108    BCDer/bcd_out[3]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/bcd_out_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.268ns (23.903%)  route 0.854ns (76.097%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.854     1.077    BCDer/led_OBUF[14]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.122 r  BCDer/bcd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.122    BCDer/bcd_out[10]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.269ns (23.970%)  route 0.854ns (76.030%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=16, routed)          0.854     1.077    BCDer/led_OBUF[14]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.046     1.123 r  BCDer/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.123    BCDer/bcd_out[9]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[9]/C





