
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






struct intel_engine_cs {struct drm_i915_private* i915; } ;
struct i915_wa_list {int dummy; } ;
struct drm_i915_private {int dummy; } ;


 int CNL_FAST_ANISO_L1_BANKING_FIX ;
 int CNL_HDC_CHICKEN0 ;
 int CNL_REVID_B0 ;
 int COMMON_SLICE_CHICKEN2 ;
 int DISABLE_EARLY_EOT ;
 int GEN7_ROW_CHICKEN2 ;
 int GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE ;
 int GEN8_CS_CHICKEN1 ;
 int GEN8_ROW_CHICKEN ;
 int GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION ;
 int GEN9_PREEMPT_3D_OBJECT_LEVEL ;
 int GEN9_PREEMPT_GPGPU_COMMAND_LEVEL ;
 int GEN9_PREEMPT_GPGPU_LEVEL_MASK ;
 int HALF_SLICE_CHICKEN3 ;
 int HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT ;
 scalar_t__ IS_CNL_REVID (struct drm_i915_private*,int ,int ) ;
 int PUSH_CONSTANT_DEREF_DISABLE ;
 int THROTTLE_12_5 ;
 int WA_CLR_BIT_MASKED (int ,int ) ;
 int WA_SET_BIT_MASKED (int ,int ) ;
 int WA_SET_FIELD_MASKED (int ,int ,int ) ;

__attribute__((used)) static void cnl_ctx_workarounds_init(struct intel_engine_cs *engine,
         struct i915_wa_list *wal)
{
 struct drm_i915_private *i915 = engine->i915;


 WA_SET_BIT_MASKED(CNL_HDC_CHICKEN0,
     HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT);


 if (IS_CNL_REVID(i915, CNL_REVID_B0, CNL_REVID_B0))
  WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, THROTTLE_12_5);


 WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2,
     GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION);


 if (IS_CNL_REVID(i915, 0, CNL_REVID_B0))
  WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2,
      GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE);


 WA_SET_BIT_MASKED(GEN7_ROW_CHICKEN2, PUSH_CONSTANT_DEREF_DISABLE);


 WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3, CNL_FAST_ANISO_L1_BANKING_FIX);


 WA_CLR_BIT_MASKED(GEN8_CS_CHICKEN1, GEN9_PREEMPT_3D_OBJECT_LEVEL);


 WA_SET_FIELD_MASKED(GEN8_CS_CHICKEN1,
       GEN9_PREEMPT_GPGPU_LEVEL_MASK,
       GEN9_PREEMPT_GPGPU_COMMAND_LEVEL);


 WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, DISABLE_EARLY_EOT);
}
