
*** Running vivado
    with args -log p05_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source p05_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source p05_top.tcl -notrace
Command: synth_design -top p05_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p05_top' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_top.vhd:46]
	Parameter X_clkHz bound to: 100000000 - type: integer 
	Parameter debounce_max bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_module' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:34' bound to instance 'DEbounce' of component 'debounce_module' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'debounce_module' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:52]
	Parameter X_clkHz bound to: 100000000 - type: integer 
	Parameter debounce_max bound to: 10000000 - type: integer 
WARNING: [Synth 8-614] signal 'BTN_top_deb' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:61]
WARNING: [Synth 8-614] signal 'SW_top_deb' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:61]
WARNING: [Synth 8-614] signal 'input_circle_status' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'debounce_module' (1#1) [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/imports/new/debounce_module.vhd:52]
	Parameter mainCristal bound to: 100000000 - type: integer 
	Parameter spiCom_speedTYPE bound to: 2'b01 
INFO: [Synth 8-3491] module 'p05_I2C_ip' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:34' bound to instance 'I2C_ip' of component 'p05_I2C_ip' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'p05_I2C_ip' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:56]
	Parameter mainCristal bound to: 100000000 - type: integer 
	Parameter spiCom_speedTYPE bound to: 2'b01 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:100]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:102]
WARNING: [Synth 8-614] signal 'I2C_state' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:240]
WARNING: [Synth 8-614] signal 'S_Serial_Clk' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'p05_I2C_ip' (2#1) [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'p05_top' (3#1) [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.137 ; gain = 29.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.137 ; gain = 29.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.137 ; gain = 29.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1144.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/constrs_1/imports/WorkSpace/constr.xdc]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/constrs_1/imports/WorkSpace/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/constrs_1/imports/WorkSpace/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/p05_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/p05_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1259.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1259.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'S_Serial_Clk_reg' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:245]
WARNING: [Synth 8-327] inferring latch for variable 'spiPeriode_count_reg' [C:/Users/arify/WorkSpace/Basys3_T2209/project_05_I2C_ssd1306oled_basic/project_05_I2C_ssd1306oled_basic.srcs/sources_1/new/p05_I2C_ip.vhd:244]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.895 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.844 ; gain = 152.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-2910] pin SDA has multiple drivers
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.844 ; gain = 37.207
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 9 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 20:28:37 2025...
