Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: divisore_restoring.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divisore_restoring.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divisore_restoring"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : divisore_restoring
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/half_adder.vhd" in Library work.
Entity <half_adder> compiled.
Entity <half_adder> (Architecture <dataflow>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/full_adder.vhd" in Library work.
Entity <full_adder> compiled.
Entity <full_adder> (Architecture <structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/ripple_carry_adder.vhd" in Library work.
Entity <ripple_carry_adder> compiled.
Entity <ripple_carry_adder> (Architecture <structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/mux2_1.vhd" in Library work.
Entity <mux2_1> compiled.
Entity <mux2_1> (Architecture <dataflow>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/edge_triggered_d_n.vhd" in Library work.
Entity <edge_triggered_d_n> compiled.
Entity <edge_triggered_d_n> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/serial_div_restoring.vhd" in Library work.
Entity <serial_div_restoring> compiled.
Entity <serial_div_restoring> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd" in Library work.
Entity <contatore_modulo_2n> compiled.
Entity <contatore_modulo_2n> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/shifter_a_sinistra.vhd" in Library work.
Entity <boundary_scan_chain> compiled.
Entity <boundary_scan_chain> (Architecture <Structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/latch_d_en.vhd" in Library work.
Entity <latch_d_en> compiled.
Entity <latch_d_en> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/add_sub.vhd" in Library work.
Entity <add_sub> compiled.
Entity <add_sub> (Architecture <structural>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" in Library work.
Entity <divisore_restoring> compiled.
Entity <divisore_restoring> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divisore_restoring> in library <work> (architecture <Structural>) with generics.
	width = 8

Analyzing hierarchy for entity <serial_div_restoring> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <Behavioral>) with generics.
	width = 3

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <Structural>) with generics.
	n = 8

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <Behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <Behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <divisore_restoring> in library <work> (Architecture <Structural>).
	width = 8
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" line 109: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" line 110: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" line 113: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" line 113: Unconnected output port 'overflow' of component 'add_sub'.
Entity <divisore_restoring> analyzed. Unit <divisore_restoring> generated.

Analyzing Entity <serial_div_restoring> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/serial_div_restoring.vhd" line 80: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <current_state>, <start>, <stop>, <neg>
Entity <serial_div_restoring> analyzed. Unit <serial_div_restoring> generated.

Analyzing generic Entity <contatore_modulo_2n> in library <work> (Architecture <Behavioral>).
	width = 3
Entity <contatore_modulo_2n> analyzed. Unit <contatore_modulo_2n> generated.

Analyzing generic Entity <boundary_scan_chain> in library <work> (Architecture <Structural>).
	n = 8
Entity <boundary_scan_chain> analyzed. Unit <boundary_scan_chain> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <edge_triggered_d_n> in library <work> (Architecture <Behavioral>).
	width = 1
Entity <edge_triggered_d_n> analyzed. Unit <edge_triggered_d_n> generated.

Analyzing generic Entity <latch_d_en> in library <work> (Architecture <Behavioral>).
	width = 8
Entity <latch_d_en> analyzed. Unit <latch_d_en> generated.

Analyzing generic Entity <add_sub> in library <work> (Architecture <structural>).
	width = 8
Entity <add_sub> analyzed. Unit <add_sub> generated.

Analyzing generic Entity <ripple_carry_adder> in library <work> (Architecture <structural>).
	width = 8
Entity <ripple_carry_adder> analyzed. Unit <ripple_carry_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <serial_div_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/serial_div_restoring.vhd".
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <bit_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serial_div_restoring> synthesized.


Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n> synthesized.


Synthesizing Unit <latch_d_en>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/latch_d_en.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch_d_en> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/edge_triggered_d_n.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <boundary_scan_chain>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <ripple_carry_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/ripple_carry_adder.vhd".
Unit <ripple_carry_adder> synthesized.


Synthesizing Unit <add_sub>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/add_sub.vhd".
    Found 8-bit xor2 for signal <b_add_sub>.
Unit <add_sub> synthesized.


Synthesizing Unit <divisore_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd".
WARNING:Xst:646 - Signal <quoz<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <divisore_restoring> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 17
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cu/current_state/FSM> on signal <current_state[1:6]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000001
 init   | 000010
 sub    | 001000
 set_1  | 010000
 shift  | 000100
 shift1 | 100000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divisore_restoring> ...

Optimizing unit <latch_d_en> ...

Optimizing unit <boundary_scan_chain> ...

Optimizing unit <ripple_carry_adder> ...

Optimizing unit <add_sub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divisore_restoring, actual ratio is 4.
FlipFlop cu/current_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop cu/current_state_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divisore_restoring.ngr
Top Level Output File Name         : divisore_restoring
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 150
#      INV                         : 2
#      LUT2                        : 6
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 27
#      LUT3_D                      : 4
#      LUT3_L                      : 6
#      LUT4                        : 71
#      LUT4_D                      : 8
#      LUT4_L                      : 6
#      MUXF5                       : 17
# FlipFlops/Latches                : 55
#      FDC                         : 25
#      FDCE                        : 27
#      FDE                         : 1
#      FDP                         : 1
#      LD_1                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 18
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       71  out of    960     7%  
 Number of Slice Flip Flops:             55  out of   1920     2%  
 Number of 4 input LUTs:                133  out of   1920     6%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    108    33%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cu/current_state_FSM_FFd6          | NONE(cu/bit_q)         | 1     |
clk                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------+--------------------------------+-------+
Control Signal                                                                                          | Buffer(FF name)                | Load  |
--------------------------------------------------------------------------------------------------------+--------------------------------+-------+
cu/current_state_FSM_Acst_FSM_inv(remainder/chain_gen[0].sc_in.inst_edge_triggered/reset_n_inv1_INV_0:O)| NONE(cu/current_state_FSM_FFd1)| 53    |
--------------------------------------------------------------------------------------------------------+--------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.873ns (Maximum Frequency: 127.015MHz)
   Minimum input arrival time before clock: 5.859ns
   Maximum output required time after clock: 4.476ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.873ns (frequency: 127.015MHz)
  Total number of paths / destination ports: 1713 / 73
-------------------------------------------------------------------------
Delay:               7.873ns (Levels of Logic = 6)
  Source:            cu/current_state_FSM_FFd3 (FF)
  Destination:       remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cu/current_state_FSM_FFd3 to remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.514   0.909  cu/current_state_FSM_FFd3 (cu/current_state_FSM_FFd3)
     LUT3_D:I2->O          7   0.612   0.632  cu/current_state_FSM_Out61 (a_s)
     LUT3_D:I2->LO         1   0.612   0.130  gestore_shift/rca/carry<8>71 (N177)
     LUT3:I2->O            5   0.612   0.568  gestore_shift/rca/carry<8>61 (gestore_shift/rca/carry<8>_bdd10)
     LUT3:I2->O            9   0.612   0.700  gestore_shift/rca/carry<8>41 (gestore_shift/rca/carry<8>_bdd6)
     LUT4:I3->O            3   0.612   0.451  cu/en_r16 (en_r)
     MUXF5:S->O            1   0.641   0.000  remainder/chain_gen[4].sc_ch.inst_mux2_1/X (remainder/x<4>)
     FDC:D                     0.268          remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      7.873ns (4.483ns logic, 3.390ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 27
-------------------------------------------------------------------------
Offset:              5.859ns (Levels of Logic = 5)
  Source:            start (PAD)
  Destination:       remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination Clock: clk rising

  Data Path: start to remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.481  start_IBUF (start_IBUF)
     LUT4_L:I2->LO         1   0.612   0.130  cu/en_r5 (cu/en_r5)
     LUT3:I2->O           11   0.612   0.945  cu/en_r6 (cu/en_r6)
     LUT4:I0->O            3   0.612   0.451  cu/en_r16 (en_r)
     MUXF5:S->O            1   0.641   0.000  remainder/chain_gen[4].sc_ch.inst_mux2_1/X (remainder/x<4>)
     FDC:D                     0.268          remainder/chain_gen[4].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      5.859ns (3.851ns logic, 2.008ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            operation_counter/hit (FF)
  Destination:       finish (PAD)
  Source Clock:      clk rising

  Data Path: operation_counter/hit to finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.793  operation_counter/hit (operation_counter/hit)
     OBUF:I->O                 3.169          finish_OBUF (finish)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.77 secs
 
--> 


Total memory usage is 515680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

