 
****************************************
Report : qor
Design : rast
Version: S-2021.06-SP5-4
Date   : Sun Nov  2 01:27:56 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          4.94
  Critical Path Slack:           0.02
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              12313
  Buf/Inv Cell Count:             791
  Buf Cell Count:                 396
  Inv Cell Count:                 395
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     10027
  Sequential Cell Count:         2286
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17015.488067
  Noncombinational Area: 12161.786392
  Buf/Inv Area:            546.097993
  Total Buffer Area:           323.19
  Total Inverter Area:         222.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             29177.274459
  Design Area:           29177.274459


  Design Rules
  -----------------------------------
  Total Number of Nets:         14833
  Nets With Violations:            63
  Max Trans Violations:             0
  Max Cap Violations:              63
  -----------------------------------


  Hostname: rice-02

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   22.38
  Logic Optimization:                  7.10
  Mapping Optimization:               22.40
  -----------------------------------------
  Overall Compile Time:               84.22
  Overall Compile Wall Clock Time:    85.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
