
labb3_3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  00000694  00000728  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000694  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000226  0080012e  0080012e  00000756  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000756  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000788  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  000007c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000145f  00000000  00000000  000008d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c29  00000000  00000000  00001d2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008f8  00000000  00000000  00002958  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000334  00000000  00000000  00003250  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000601  00000000  00000000  00003584  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009e8  00000000  00000000  00003b85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  0000456d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 6a 01 	jmp	0x2d4	; 0x2d4 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 94 01 	jmp	0x328	; 0x328 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e4 e9       	ldi	r30, 0x94	; 148
  70:	f6 e0       	ldi	r31, 0x06	; 6
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	ae 32       	cpi	r26, 0x2E	; 46
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	ae e2       	ldi	r26, 0x2E	; 46
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a4 35       	cpi	r26, 0x54	; 84
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 be 01 	call	0x37c	; 0x37c <main>
  92:	0c 94 48 03 	jmp	0x690	; 0x690 <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <init_lcd>:
/************************************************************************/

void swap_segment(void){
	
	LCDDR13 = LCDDR13^1;
	LCDDR18 = LCDDR18^1;
  9a:	e4 ee       	ldi	r30, 0xE4	; 228
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	80 81       	ld	r24, Z
  a0:	80 68       	ori	r24, 0x80	; 128
  a2:	80 83       	st	Z, r24
  a4:	80 81       	ld	r24, Z
  a6:	80 64       	ori	r24, 0x40	; 64
  a8:	80 83       	st	Z, r24
  aa:	80 81       	ld	r24, Z
  ac:	8f 7e       	andi	r24, 0xEF	; 239
  ae:	80 83       	st	Z, r24
  b0:	80 81       	ld	r24, Z
  b2:	8e 7f       	andi	r24, 0xFE	; 254
  b4:	80 83       	st	Z, r24
  b6:	e5 ee       	ldi	r30, 0xE5	; 229
  b8:	f0 e0       	ldi	r31, 0x00	; 0
  ba:	80 81       	ld	r24, Z
  bc:	80 68       	ori	r24, 0x80	; 128
  be:	80 83       	st	Z, r24
  c0:	80 81       	ld	r24, Z
  c2:	8f 7b       	andi	r24, 0xBF	; 191
  c4:	80 83       	st	Z, r24
  c6:	80 81       	ld	r24, Z
  c8:	80 63       	ori	r24, 0x30	; 48
  ca:	80 83       	st	Z, r24
  cc:	80 81       	ld	r24, Z
  ce:	87 60       	ori	r24, 0x07	; 7
  d0:	80 83       	st	Z, r24
  d2:	e6 ee       	ldi	r30, 0xE6	; 230
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	8f 78       	andi	r24, 0x8F	; 143
  da:	80 83       	st	Z, r24
  dc:	80 81       	ld	r24, Z
  de:	87 60       	ori	r24, 0x07	; 7
  e0:	80 83       	st	Z, r24
  e2:	e7 ee       	ldi	r30, 0xE7	; 231
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	80 81       	ld	r24, Z
  e8:	8f 71       	andi	r24, 0x1F	; 31
  ea:	80 83       	st	Z, r24
  ec:	80 81       	ld	r24, Z
  ee:	8f 60       	ori	r24, 0x0F	; 15
  f0:	80 83       	st	Z, r24
  f2:	08 95       	ret

000000f4 <write_char>:
  f4:	cf 93       	push	r28
  f6:	c6 2f       	mov	r28, r22
  f8:	66 30       	cpi	r22, 0x06	; 6
  fa:	71 05       	cpc	r23, r1
  fc:	c0 f5       	brcc	.+112    	; 0x16e <write_char+0x7a>
  fe:	75 95       	asr	r23
 100:	67 95       	ror	r22
 102:	fb 01       	movw	r30, r22
 104:	e4 51       	subi	r30, 0x14	; 20
 106:	ff 4f       	sbci	r31, 0xFF	; 255
 108:	90 ed       	ldi	r25, 0xD0	; 208
 10a:	98 0f       	add	r25, r24
 10c:	9a 30       	cpi	r25, 0x0A	; 10
 10e:	60 f4       	brcc	.+24     	; 0x128 <write_char+0x34>
 110:	a8 2f       	mov	r26, r24
 112:	b0 e0       	ldi	r27, 0x00	; 0
 114:	d0 97       	sbiw	r26, 0x30	; 48
 116:	aa 0f       	add	r26, r26
 118:	bb 1f       	adc	r27, r27
 11a:	aa 0f       	add	r26, r26
 11c:	bb 1f       	adc	r27, r27
 11e:	a0 50       	subi	r26, 0x00	; 0
 120:	bf 4f       	sbci	r27, 0xFF	; 255
 122:	4d 91       	ld	r20, X+
 124:	5c 91       	ld	r21, X
 126:	02 c0       	rjmp	.+4      	; 0x12c <write_char+0x38>
 128:	40 e0       	ldi	r20, 0x00	; 0
 12a:	50 e0       	ldi	r21, 0x00	; 0
 12c:	20 e0       	ldi	r18, 0x00	; 0
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	1b c0       	rjmp	.+54     	; 0x168 <write_char+0x74>
 132:	94 2f       	mov	r25, r20
 134:	9f 70       	andi	r25, 0x0F	; 15
 136:	52 95       	swap	r21
 138:	42 95       	swap	r20
 13a:	4f 70       	andi	r20, 0x0F	; 15
 13c:	45 27       	eor	r20, r21
 13e:	5f 70       	andi	r21, 0x0F	; 15
 140:	45 27       	eor	r20, r21
 142:	c0 fd       	sbrc	r28, 0
 144:	05 c0       	rjmp	.+10     	; 0x150 <write_char+0x5c>
 146:	80 81       	ld	r24, Z
 148:	80 7f       	andi	r24, 0xF0	; 240
 14a:	89 2b       	or	r24, r25
 14c:	80 83       	st	Z, r24
 14e:	09 c0       	rjmp	.+18     	; 0x162 <write_char+0x6e>
 150:	80 81       	ld	r24, Z
 152:	68 2f       	mov	r22, r24
 154:	6f 70       	andi	r22, 0x0F	; 15
 156:	70 e1       	ldi	r23, 0x10	; 16
 158:	97 9f       	mul	r25, r23
 15a:	c0 01       	movw	r24, r0
 15c:	11 24       	eor	r1, r1
 15e:	86 2b       	or	r24, r22
 160:	80 83       	st	Z, r24
 162:	35 96       	adiw	r30, 0x05	; 5
 164:	2f 5f       	subi	r18, 0xFF	; 255
 166:	3f 4f       	sbci	r19, 0xFF	; 255
 168:	24 30       	cpi	r18, 0x04	; 4
 16a:	31 05       	cpc	r19, r1
 16c:	14 f3       	brlt	.-60     	; 0x132 <write_char+0x3e>
 16e:	cf 91       	pop	r28
 170:	08 95       	ret

00000172 <is_prime>:
}

int is_prime(long num){
 172:	8f 92       	push	r8
 174:	9f 92       	push	r9
 176:	af 92       	push	r10
 178:	bf 92       	push	r11
 17a:	cf 92       	push	r12
 17c:	df 92       	push	r13
 17e:	ef 92       	push	r14
 180:	ff 92       	push	r15
 182:	4b 01       	movw	r8, r22
 184:	5c 01       	movw	r10, r24
	
	if (num <= 3)
 186:	84 e0       	ldi	r24, 0x04	; 4
 188:	88 16       	cp	r8, r24
 18a:	91 04       	cpc	r9, r1
 18c:	a1 04       	cpc	r10, r1
 18e:	b1 04       	cpc	r11, r1
 190:	0c f1       	brlt	.+66     	; 0x1d4 <is_prime+0x62>
	return 1;
	
	if(num%2 == 0)
 192:	80 fe       	sbrs	r8, 0
 194:	22 c0       	rjmp	.+68     	; 0x1da <is_prime+0x68>
 196:	0f 2e       	mov	r0, r31
 198:	f3 e0       	ldi	r31, 0x03	; 3
 19a:	cf 2e       	mov	r12, r31
 19c:	d1 2c       	mov	r13, r1
 19e:	e1 2c       	mov	r14, r1
 1a0:	f1 2c       	mov	r15, r1
 1a2:	f0 2d       	mov	r31, r0
 1a4:	0f c0       	rjmp	.+30     	; 0x1c4 <is_prime+0x52>
	return 0;
	
	long counter = 3;
	
	while(counter <num){
		if(num%counter == 0)
 1a6:	c5 01       	movw	r24, r10
 1a8:	b4 01       	movw	r22, r8
 1aa:	a7 01       	movw	r20, r14
 1ac:	96 01       	movw	r18, r12
 1ae:	0e 94 c6 02 	call	0x58c	; 0x58c <__divmodsi4>
 1b2:	67 2b       	or	r22, r23
 1b4:	68 2b       	or	r22, r24
 1b6:	69 2b       	or	r22, r25
 1b8:	99 f0       	breq	.+38     	; 0x1e0 <is_prime+0x6e>
		return 0;
		counter++;
 1ba:	8f ef       	ldi	r24, 0xFF	; 255
 1bc:	c8 1a       	sub	r12, r24
 1be:	d8 0a       	sbc	r13, r24
 1c0:	e8 0a       	sbc	r14, r24
 1c2:	f8 0a       	sbc	r15, r24
	if(num%2 == 0)
	return 0;
	
	long counter = 3;
	
	while(counter <num){
 1c4:	c8 14       	cp	r12, r8
 1c6:	d9 04       	cpc	r13, r9
 1c8:	ea 04       	cpc	r14, r10
 1ca:	fb 04       	cpc	r15, r11
 1cc:	64 f3       	brlt	.-40     	; 0x1a6 <is_prime+0x34>
		if(num%counter == 0)
		return 0;
		counter++;
	}
	return 1;
 1ce:	81 e0       	ldi	r24, 0x01	; 1
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	08 c0       	rjmp	.+16     	; 0x1e4 <is_prime+0x72>
}

int is_prime(long num){
	
	if (num <= 3)
	return 1;
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	05 c0       	rjmp	.+10     	; 0x1e4 <is_prime+0x72>
	
	if(num%2 == 0)
	return 0;
 1da:	80 e0       	ldi	r24, 0x00	; 0
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <is_prime+0x72>
	
	long counter = 3;
	
	while(counter <num){
		if(num%counter == 0)
		return 0;
 1e0:	80 e0       	ldi	r24, 0x00	; 0
 1e2:	90 e0       	ldi	r25, 0x00	; 0
		counter++;
	}
	return 1;
}
 1e4:	ff 90       	pop	r15
 1e6:	ef 90       	pop	r14
 1e8:	df 90       	pop	r13
 1ea:	cf 90       	pop	r12
 1ec:	bf 90       	pop	r11
 1ee:	af 90       	pop	r10
 1f0:	9f 90       	pop	r9
 1f2:	8f 90       	pop	r8
 1f4:	08 95       	ret

000001f6 <toggle_led>:

void toggle_led(void){
	LCDDR8= LCDDR8^1;
 1f6:	e4 ef       	ldi	r30, 0xF4	; 244
 1f8:	f0 e0       	ldi	r31, 0x00	; 0
 1fa:	90 81       	ld	r25, Z
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	89 27       	eor	r24, r25
 200:	80 83       	st	Z, r24
 202:	08 95       	ret

00000204 <bussy_task>:
	reset_timer();
	spawn(blink,0);
}
// Sollution to the last question
// A better one would be to set the cpu in to sleepmode and trigger wakeup on interrupt
void bussy_task(){
 204:	ff cf       	rjmp	.-2      	; 0x204 <bussy_task>

00000206 <blink>:
		printAt(button_counter,4);
		//unlock(&button_print_mutex);
}
// Blink thread just toggles the led, rest is handled by interrupt
void blink(void){
	toggle_led();
 206:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <toggle_led>
 20a:	08 95       	ret

0000020c <reset_timer>:
mutex button_print_mutex = MUTEX_INIT;
uint16_t * timer = (uint16_t *)0x84;
uint8_t button_counter;
// Just sets the Clock reg to zerio
void reset_timer(){
	*timer = 0;
 20c:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <timer>
 210:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <timer+0x1>
 214:	11 82       	std	Z+1, r1	; 0x01
 216:	10 82       	st	Z, r1
 218:	08 95       	ret

0000021a <printAt>:
			printAt(n, pos);
		}
	}
}
// from lab2
void printAt(long num, int pos) {
 21a:	8f 92       	push	r8
 21c:	9f 92       	push	r9
 21e:	af 92       	push	r10
 220:	bf 92       	push	r11
 222:	cf 92       	push	r12
 224:	df 92       	push	r13
 226:	ef 92       	push	r14
 228:	ff 92       	push	r15
 22a:	cf 93       	push	r28
 22c:	df 93       	push	r29
 22e:	4b 01       	movw	r8, r22
 230:	5c 01       	movw	r10, r24
 232:	ea 01       	movw	r28, r20
	
    write_char((num % 100) / 10 + '0', pos);
 234:	24 e6       	ldi	r18, 0x64	; 100
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	40 e0       	ldi	r20, 0x00	; 0
 23a:	50 e0       	ldi	r21, 0x00	; 0
 23c:	0e 94 c6 02 	call	0x58c	; 0x58c <__divmodsi4>
 240:	0f 2e       	mov	r0, r31
 242:	fa e0       	ldi	r31, 0x0A	; 10
 244:	cf 2e       	mov	r12, r31
 246:	d1 2c       	mov	r13, r1
 248:	e1 2c       	mov	r14, r1
 24a:	f1 2c       	mov	r15, r1
 24c:	f0 2d       	mov	r31, r0
 24e:	a7 01       	movw	r20, r14
 250:	96 01       	movw	r18, r12
 252:	0e 94 c6 02 	call	0x58c	; 0x58c <__divmodsi4>
 256:	be 01       	movw	r22, r28
 258:	80 e3       	ldi	r24, 0x30	; 48
 25a:	82 0f       	add	r24, r18
 25c:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
	pos++;
 260:	21 96       	adiw	r28, 0x01	; 1
    write_char( num % 10 + '0', pos);
 262:	c5 01       	movw	r24, r10
 264:	b4 01       	movw	r22, r8
 266:	a7 01       	movw	r20, r14
 268:	96 01       	movw	r18, r12
 26a:	0e 94 c6 02 	call	0x58c	; 0x58c <__divmodsi4>
 26e:	86 2f       	mov	r24, r22
 270:	be 01       	movw	r22, r28
 272:	80 5d       	subi	r24, 0xD0	; 208
 274:	0e 94 7a 00 	call	0xf4	; 0xf4 <write_char>
}
 278:	df 91       	pop	r29
 27a:	cf 91       	pop	r28
 27c:	ff 90       	pop	r15
 27e:	ef 90       	pop	r14
 280:	df 90       	pop	r13
 282:	cf 90       	pop	r12
 284:	bf 90       	pop	r11
 286:	af 90       	pop	r10
 288:	9f 90       	pop	r9
 28a:	8f 90       	pop	r8
 28c:	08 95       	ret

0000028e <computePrimes>:
void reset_timer(){
	*timer = 0;
}

// from lab2
void computePrimes(int pos) {
 28e:	ec 01       	movw	r28, r24
	long n;
	
	for(n = 1; ; n++) {
 290:	c1 2c       	mov	r12, r1
 292:	d1 2c       	mov	r13, r1
 294:	76 01       	movw	r14, r12
 296:	c3 94       	inc	r12
		if (is_prime((long)n)) {
 298:	c7 01       	movw	r24, r14
 29a:	b6 01       	movw	r22, r12
 29c:	0e 94 b9 00 	call	0x172	; 0x172 <is_prime>
 2a0:	89 2b       	or	r24, r25
 2a2:	29 f0       	breq	.+10     	; 0x2ae <computePrimes+0x20>
			printAt(n, pos);
 2a4:	ae 01       	movw	r20, r28
 2a6:	c7 01       	movw	r24, r14
 2a8:	b6 01       	movw	r22, r12
 2aa:	0e 94 0d 01 	call	0x21a	; 0x21a <printAt>

// from lab2
void computePrimes(int pos) {
	long n;
	
	for(n = 1; ; n++) {
 2ae:	8f ef       	ldi	r24, 0xFF	; 255
 2b0:	c8 1a       	sub	r12, r24
 2b2:	d8 0a       	sbc	r13, r24
 2b4:	e8 0a       	sbc	r14, r24
 2b6:	f8 0a       	sbc	r15, r24
		if (is_prime((long)n)) {
			printAt(n, pos);
		}
	}
 2b8:	ef cf       	rjmp	.-34     	; 0x298 <computePrimes+0xa>

000002ba <button>:
}
// This also uses a global counter and it works just fine
void button(void){
		// Using the mutexes would be a good safeguard in case that it spawns 2 buttons
		//lock(&button_print_mutex);
		button_counter++;
 2ba:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <button_counter>
 2be:	6f 5f       	subi	r22, 0xFF	; 255
 2c0:	60 93 32 01 	sts	0x0132, r22	; 0x800132 <button_counter>
		printAt(button_counter,4);
 2c4:	70 e0       	ldi	r23, 0x00	; 0
 2c6:	80 e0       	ldi	r24, 0x00	; 0
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	44 e0       	ldi	r20, 0x04	; 4
 2cc:	50 e0       	ldi	r21, 0x00	; 0
 2ce:	0e 94 0d 01 	call	0x21a	; 0x21a <printAt>
 2d2:	08 95       	ret

000002d4 <__vector_3>:
// Blink thread just toggles the led, rest is handled by interrupt
void blink(void){
	toggle_led();
}
// Button int that spawns a new button thread
ISR(PCINT1_vect) {
 2d4:	1f 92       	push	r1
 2d6:	0f 92       	push	r0
 2d8:	0f b6       	in	r0, 0x3f	; 63
 2da:	0f 92       	push	r0
 2dc:	11 24       	eor	r1, r1
 2de:	2f 93       	push	r18
 2e0:	3f 93       	push	r19
 2e2:	4f 93       	push	r20
 2e4:	5f 93       	push	r21
 2e6:	6f 93       	push	r22
 2e8:	7f 93       	push	r23
 2ea:	8f 93       	push	r24
 2ec:	9f 93       	push	r25
 2ee:	af 93       	push	r26
 2f0:	bf 93       	push	r27
 2f2:	ef 93       	push	r30
 2f4:	ff 93       	push	r31
	// Yield only on press, not release
	if(0!=(PINB&(1<<7))>>7)
 2f6:	1f 9b       	sbis	0x03, 7	; 3
 2f8:	06 c0       	rjmp	.+12     	; 0x306 <__vector_3+0x32>
	spawn(button,0);
 2fa:	60 e0       	ldi	r22, 0x00	; 0
 2fc:	70 e0       	ldi	r23, 0x00	; 0
 2fe:	8d e5       	ldi	r24, 0x5D	; 93
 300:	91 e0       	ldi	r25, 0x01	; 1
 302:	0e 94 61 02 	call	0x4c2	; 0x4c2 <spawn>
}
 306:	ff 91       	pop	r31
 308:	ef 91       	pop	r30
 30a:	bf 91       	pop	r27
 30c:	af 91       	pop	r26
 30e:	9f 91       	pop	r25
 310:	8f 91       	pop	r24
 312:	7f 91       	pop	r23
 314:	6f 91       	pop	r22
 316:	5f 91       	pop	r21
 318:	4f 91       	pop	r20
 31a:	3f 91       	pop	r19
 31c:	2f 91       	pop	r18
 31e:	0f 90       	pop	r0
 320:	0f be       	out	0x3f, r0	; 63
 322:	0f 90       	pop	r0
 324:	1f 90       	pop	r1
 326:	18 95       	reti

00000328 <__vector_7>:
// Timer int, that spawns a new blink thread
ISR(TIMER1_COMPA_vect){
 328:	1f 92       	push	r1
 32a:	0f 92       	push	r0
 32c:	0f b6       	in	r0, 0x3f	; 63
 32e:	0f 92       	push	r0
 330:	11 24       	eor	r1, r1
 332:	2f 93       	push	r18
 334:	3f 93       	push	r19
 336:	4f 93       	push	r20
 338:	5f 93       	push	r21
 33a:	6f 93       	push	r22
 33c:	7f 93       	push	r23
 33e:	8f 93       	push	r24
 340:	9f 93       	push	r25
 342:	af 93       	push	r26
 344:	bf 93       	push	r27
 346:	ef 93       	push	r30
 348:	ff 93       	push	r31
	reset_timer();
 34a:	0e 94 06 01 	call	0x20c	; 0x20c <reset_timer>
	spawn(blink,0);
 34e:	60 e0       	ldi	r22, 0x00	; 0
 350:	70 e0       	ldi	r23, 0x00	; 0
 352:	83 e0       	ldi	r24, 0x03	; 3
 354:	91 e0       	ldi	r25, 0x01	; 1
 356:	0e 94 61 02 	call	0x4c2	; 0x4c2 <spawn>
}
 35a:	ff 91       	pop	r31
 35c:	ef 91       	pop	r30
 35e:	bf 91       	pop	r27
 360:	af 91       	pop	r26
 362:	9f 91       	pop	r25
 364:	8f 91       	pop	r24
 366:	7f 91       	pop	r23
 368:	6f 91       	pop	r22
 36a:	5f 91       	pop	r21
 36c:	4f 91       	pop	r20
 36e:	3f 91       	pop	r19
 370:	2f 91       	pop	r18
 372:	0f 90       	pop	r0
 374:	0f be       	out	0x3f, r0	; 63
 376:	0f 90       	pop	r0
 378:	1f 90       	pop	r1
 37a:	18 95       	reti

0000037c <main>:
// A better one would be to set the cpu in to sleepmode and trigger wakeup on interrupt
void bussy_task(){
	while(1);
}
int main() {
	init_lcd();
 37c:	0e 94 4d 00 	call	0x9a	; 0x9a <init_lcd>
	uint16_t * target_time = (uint16_t *)0x88;
	
	*target_time = 3906;												// Approximate form of .5s in clock cycles * 
 380:	82 e4       	ldi	r24, 0x42	; 66
 382:	9f e0       	ldi	r25, 0x0F	; 15
 384:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7fc089>
 388:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7fc088>
	// reseting timer
	printAt(0,4);
 38c:	44 e0       	ldi	r20, 0x04	; 4
 38e:	50 e0       	ldi	r21, 0x00	; 0
 390:	60 e0       	ldi	r22, 0x00	; 0
 392:	70 e0       	ldi	r23, 0x00	; 0
 394:	cb 01       	movw	r24, r22
 396:	0e 94 0d 01 	call	0x21a	; 0x21a <printAt>
	*timer = 0;
 39a:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <timer>
 39e:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <timer+0x1>
 3a2:	11 82       	std	Z+1, r1	; 0x01
 3a4:	10 82       	st	Z, r1
	spawn(computePrimes,0);
 3a6:	60 e0       	ldi	r22, 0x00	; 0
 3a8:	70 e0       	ldi	r23, 0x00	; 0
 3aa:	87 e4       	ldi	r24, 0x47	; 71
 3ac:	91 e0       	ldi	r25, 0x01	; 1
 3ae:	0e 94 61 02 	call	0x4c2	; 0x4c2 <spawn>
	spawn(bussy_task,0);
 3b2:	60 e0       	ldi	r22, 0x00	; 0
 3b4:	70 e0       	ldi	r23, 0x00	; 0
 3b6:	82 e0       	ldi	r24, 0x02	; 2
 3b8:	91 e0       	ldi	r25, 0x01	; 1
 3ba:	0e 94 61 02 	call	0x4c2	; 0x4c2 <spawn>
	
}
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	08 95       	ret

000003c4 <initialize>:
int initialized = 0;
// same as part 2 just no timer reg manipulation
static void initialize(void) {
	
	// Setting power options
	CLKPR = 0x80;
 3c4:	e1 e6       	ldi	r30, 0x61	; 97
 3c6:	f0 e0       	ldi	r31, 0x00	; 0
 3c8:	80 e8       	ldi	r24, 0x80	; 128
 3ca:	80 83       	st	Z, r24
	CLKPR = 0X00;
 3cc:	10 82       	st	Z, r1
	
	// Setting the pre-scaling factor to 1024
	TCCR1B = TCCR1B | TIMER_SCALING_1024;
 3ce:	e1 e8       	ldi	r30, 0x81	; 129
 3d0:	f0 e0       	ldi	r31, 0x00	; 0
 3d2:	80 81       	ld	r24, Z
 3d4:	85 60       	ori	r24, 0x05	; 5
 3d6:	80 83       	st	Z, r24
	
	// Setting the pull up
	PORTB = PORTB   | (1<<7);
 3d8:	85 b1       	in	r24, 0x05	; 5
 3da:	80 68       	ori	r24, 0x80	; 128
 3dc:	85 b9       	out	0x05, r24	; 5
	
	// Enabling interrupts
	MCUSR = MCUSR   | 1<<7;
 3de:	84 b7       	in	r24, 0x34	; 52
 3e0:	80 68       	ori	r24, 0x80	; 128
 3e2:	84 bf       	out	0x34, r24	; 52
	EICRA = EICRA   | 3;
 3e4:	e9 e6       	ldi	r30, 0x69	; 105
 3e6:	f0 e0       	ldi	r31, 0x00	; 0
 3e8:	80 81       	ld	r24, Z
 3ea:	83 60       	ori	r24, 0x03	; 3
 3ec:	80 83       	st	Z, r24
	
	EIMSK = EIMSK   | 1<<7 | 1;
 3ee:	8d b3       	in	r24, 0x1d	; 29
 3f0:	81 68       	ori	r24, 0x81	; 129
 3f2:	8d bb       	out	0x1d, r24	; 29
	PCMSK1 = PCMSK1 | 1<<7;
 3f4:	ec e6       	ldi	r30, 0x6C	; 108
 3f6:	f0 e0       	ldi	r31, 0x00	; 0
 3f8:	80 81       	ld	r24, Z
 3fa:	80 68       	ori	r24, 0x80	; 128
 3fc:	80 83       	st	Z, r24
	
	// Setting timer int enabled
	TIMSK1 = TIMSK1|2;
 3fe:	ef e6       	ldi	r30, 0x6F	; 111
 400:	f0 e0       	ldi	r31, 0x00	; 0
 402:	80 81       	ld	r24, Z
 404:	82 60       	ori	r24, 0x02	; 2
 406:	80 83       	st	Z, r24
	
    int i;
    for (i=0; i<NTHREADS-1; i++)
 408:	80 e0       	ldi	r24, 0x00	; 0
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	15 c0       	rjmp	.+42     	; 0x438 <__DATA_REGION_LENGTH__+0x38>
        threads[i].next = &threads[i+1];
 40e:	ac 01       	movw	r20, r24
 410:	4f 5f       	subi	r20, 0xFF	; 255
 412:	5f 4f       	sbci	r21, 0xFF	; 255
 414:	6d e6       	ldi	r22, 0x6D	; 109
 416:	64 9f       	mul	r22, r20
 418:	90 01       	movw	r18, r0
 41a:	65 9f       	mul	r22, r21
 41c:	30 0d       	add	r19, r0
 41e:	11 24       	eor	r1, r1
 420:	20 56       	subi	r18, 0x60	; 96
 422:	3e 4f       	sbci	r19, 0xFE	; 254
 424:	68 9f       	mul	r22, r24
 426:	f0 01       	movw	r30, r0
 428:	69 9f       	mul	r22, r25
 42a:	f0 0d       	add	r31, r0
 42c:	11 24       	eor	r1, r1
 42e:	e0 56       	subi	r30, 0x60	; 96
 430:	fe 4f       	sbci	r31, 0xFE	; 254
 432:	35 83       	std	Z+5, r19	; 0x05
 434:	24 83       	std	Z+4, r18	; 0x04
	
	// Setting timer int enabled
	TIMSK1 = TIMSK1|2;
	
    int i;
    for (i=0; i<NTHREADS-1; i++)
 436:	ca 01       	movw	r24, r20
 438:	83 30       	cpi	r24, 0x03	; 3
 43a:	91 05       	cpc	r25, r1
 43c:	44 f3       	brlt	.-48     	; 0x40e <__DATA_REGION_LENGTH__+0xe>
        threads[i].next = &threads[i+1];
    threads[NTHREADS-1].next = NULL;
 43e:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <threads+0x14c>
 442:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <threads+0x14b>
    initialized = 1;
 446:	81 e0       	ldi	r24, 0x01	; 1
 448:	90 e0       	ldi	r25, 0x00	; 0
 44a:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <__data_end+0x1>
 44e:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <__data_end>
	ENABLE();
 452:	78 94       	sei
 454:	08 95       	ret

00000456 <enqueue>:
}
// modified from part 2
static void enqueue(thread p, thread *queue) {
	thread q = *queue;
 456:	fb 01       	movw	r30, r22
 458:	20 81       	ld	r18, Z
 45a:	31 81       	ldd	r19, Z+1	; 0x01
	*queue = p;
 45c:	91 83       	std	Z+1, r25	; 0x01
 45e:	80 83       	st	Z, r24
	
	(*queue)->next = q;
 460:	fc 01       	movw	r30, r24
 462:	35 83       	std	Z+5, r19	; 0x05
 464:	24 83       	std	Z+4, r18	; 0x04
 466:	08 95       	ret

00000468 <dequeue>:
}

static thread dequeue(thread *queue) {
	thread p = *queue;
 468:	dc 01       	movw	r26, r24
 46a:	ed 91       	ld	r30, X+
 46c:	fc 91       	ld	r31, X
 46e:	11 97       	sbiw	r26, 0x01	; 1
	if (*queue) {
 470:	30 97       	sbiw	r30, 0x00	; 0
 472:	09 f4       	brne	.+2      	; 0x476 <dequeue+0xe>
 474:	ff cf       	rjmp	.-2      	; 0x474 <dequeue+0xc>
		*queue = (*queue)->next;
 476:	24 81       	ldd	r18, Z+4	; 0x04
 478:	35 81       	ldd	r19, Z+5	; 0x05
 47a:	2d 93       	st	X+, r18
 47c:	3c 93       	st	X, r19
	} else {
		// Empty queue, kernel panic!!!
		while (1) ;  // not much else to do...
	}
	return p;
}
 47e:	cf 01       	movw	r24, r30
 480:	08 95       	ret

00000482 <dispatch>:

static void dispatch(thread next) {
 482:	cf 93       	push	r28
 484:	df 93       	push	r29
 486:	00 d0       	rcall	.+0      	; 0x488 <dispatch+0x6>
 488:	cd b7       	in	r28, 0x3d	; 61
 48a:	de b7       	in	r29, 0x3e	; 62
 48c:	9a 83       	std	Y+2, r25	; 0x02
 48e:	89 83       	std	Y+1, r24	; 0x01
	if (setjmp(current->context) == 0) {
 490:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <current>
 494:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <current+0x1>
 498:	06 96       	adiw	r24, 0x06	; 6
 49a:	0e 94 07 03 	call	0x60e	; 0x60e <setjmp>
 49e:	89 2b       	or	r24, r25
 4a0:	59 f4       	brne	.+22     	; 0x4b8 <dispatch+0x36>
		current = next;
 4a2:	89 81       	ldd	r24, Y+1	; 0x01
 4a4:	9a 81       	ldd	r25, Y+2	; 0x02
 4a6:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <current+0x1>
 4aa:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <current>
		longjmp(next->context,1);
 4ae:	61 e0       	ldi	r22, 0x01	; 1
 4b0:	70 e0       	ldi	r23, 0x00	; 0
 4b2:	06 96       	adiw	r24, 0x06	; 6
 4b4:	0e 94 27 03 	call	0x64e	; 0x64e <longjmp>
	}
}
 4b8:	0f 90       	pop	r0
 4ba:	0f 90       	pop	r0
 4bc:	df 91       	pop	r29
 4be:	cf 91       	pop	r28
 4c0:	08 95       	ret

000004c2 <spawn>:

void spawn(void (* function)(int), int arg) {
 4c2:	ef 92       	push	r14
 4c4:	ff 92       	push	r15
 4c6:	0f 93       	push	r16
 4c8:	1f 93       	push	r17
 4ca:	cf 93       	push	r28
 4cc:	df 93       	push	r29
 4ce:	00 d0       	rcall	.+0      	; 0x4d0 <spawn+0xe>
 4d0:	cd b7       	in	r28, 0x3d	; 61
 4d2:	de b7       	in	r29, 0x3e	; 62
 4d4:	7c 01       	movw	r14, r24
 4d6:	8b 01       	movw	r16, r22
	thread newp;
	DISABLE();
 4d8:	f8 94       	cli
	if (!initialized) initialize();
 4da:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <__data_end>
 4de:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <__data_end+0x1>
 4e2:	89 2b       	or	r24, r25
 4e4:	11 f4       	brne	.+4      	; 0x4ea <spawn+0x28>
 4e6:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <initialize>
	// modification from part 2
	enqueue(current,&readyQ);
 4ea:	60 e3       	ldi	r22, 0x30	; 48
 4ec:	71 e0       	ldi	r23, 0x01	; 1
 4ee:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <current>
 4f2:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <current+0x1>
 4f6:	0e 94 2b 02 	call	0x456	; 0x456 <enqueue>
	newp = dequeue(&freeQ);
 4fa:	8c e2       	ldi	r24, 0x2C	; 44
 4fc:	91 e0       	ldi	r25, 0x01	; 1
 4fe:	0e 94 34 02 	call	0x468	; 0x468 <dequeue>
 502:	9a 83       	std	Y+2, r25	; 0x02
 504:	89 83       	std	Y+1, r24	; 0x01
	newp->function = function;
 506:	fc 01       	movw	r30, r24
 508:	f1 82       	std	Z+1, r15	; 0x01
 50a:	e0 82       	st	Z, r14
	newp->arg = arg;
 50c:	13 83       	std	Z+3, r17	; 0x03
 50e:	02 83       	std	Z+2, r16	; 0x02
	newp->next = NULL;
 510:	15 82       	std	Z+5, r1	; 0x05
 512:	14 82       	std	Z+4, r1	; 0x04
	if (setjmp(newp->context) == 1) {
 514:	06 96       	adiw	r24, 0x06	; 6
 516:	0e 94 07 03 	call	0x60e	; 0x60e <setjmp>
 51a:	01 97       	sbiw	r24, 0x01	; 1
 51c:	e1 f4       	brne	.+56     	; 0x556 <__stack+0x57>
		ENABLE();
 51e:	78 94       	sei
		current->function(current->arg);
 520:	a0 91 2a 01 	lds	r26, 0x012A	; 0x80012a <current>
 524:	b0 91 2b 01 	lds	r27, 0x012B	; 0x80012b <current+0x1>
 528:	ed 91       	ld	r30, X+
 52a:	fc 91       	ld	r31, X
 52c:	11 97       	sbiw	r26, 0x01	; 1
 52e:	12 96       	adiw	r26, 0x02	; 2
 530:	8d 91       	ld	r24, X+
 532:	9c 91       	ld	r25, X
 534:	13 97       	sbiw	r26, 0x03	; 3
 536:	09 95       	icall
		DISABLE();
 538:	f8 94       	cli
		enqueue(current, &freeQ);
 53a:	6c e2       	ldi	r22, 0x2C	; 44
 53c:	71 e0       	ldi	r23, 0x01	; 1
 53e:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <current>
 542:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <current+0x1>
 546:	0e 94 2b 02 	call	0x456	; 0x456 <enqueue>
		dispatch(dequeue(&readyQ));
 54a:	80 e3       	ldi	r24, 0x30	; 48
 54c:	91 e0       	ldi	r25, 0x01	; 1
 54e:	0e 94 34 02 	call	0x468	; 0x468 <dequeue>
 552:	0e 94 41 02 	call	0x482	; 0x482 <dispatch>
	}
	SETSTACK(&newp->context, &newp->stack);
 556:	e9 81       	ldd	r30, Y+1	; 0x01
 558:	fa 81       	ldd	r31, Y+2	; 0x02
 55a:	36 96       	adiw	r30, 0x06	; 6
 55c:	89 81       	ldd	r24, Y+1	; 0x01
 55e:	9a 81       	ldd	r25, Y+2	; 0x02
 560:	87 59       	subi	r24, 0x97	; 151
 562:	9f 4f       	sbci	r25, 0xFF	; 255
 564:	91 8b       	std	Z+17, r25	; 0x11
 566:	80 8b       	std	Z+16, r24	; 0x10
 568:	e9 81       	ldd	r30, Y+1	; 0x01
 56a:	fa 81       	ldd	r31, Y+2	; 0x02
 56c:	91 8f       	std	Z+25, r25	; 0x19
 56e:	80 8f       	std	Z+24, r24	; 0x18
	ENABLE();
 570:	78 94       	sei
	// Modification from part 2
	dispatch(newp);
 572:	89 81       	ldd	r24, Y+1	; 0x01
 574:	9a 81       	ldd	r25, Y+2	; 0x02
 576:	0e 94 41 02 	call	0x482	; 0x482 <dispatch>
}
 57a:	0f 90       	pop	r0
 57c:	0f 90       	pop	r0
 57e:	df 91       	pop	r29
 580:	cf 91       	pop	r28
 582:	1f 91       	pop	r17
 584:	0f 91       	pop	r16
 586:	ff 90       	pop	r15
 588:	ef 90       	pop	r14
 58a:	08 95       	ret

0000058c <__divmodsi4>:
 58c:	05 2e       	mov	r0, r21
 58e:	97 fb       	bst	r25, 7
 590:	1e f4       	brtc	.+6      	; 0x598 <__divmodsi4+0xc>
 592:	00 94       	com	r0
 594:	0e 94 dd 02 	call	0x5ba	; 0x5ba <__negsi2>
 598:	57 fd       	sbrc	r21, 7
 59a:	07 d0       	rcall	.+14     	; 0x5aa <__divmodsi4_neg2>
 59c:	0e 94 e5 02 	call	0x5ca	; 0x5ca <__udivmodsi4>
 5a0:	07 fc       	sbrc	r0, 7
 5a2:	03 d0       	rcall	.+6      	; 0x5aa <__divmodsi4_neg2>
 5a4:	4e f4       	brtc	.+18     	; 0x5b8 <__divmodsi4_exit>
 5a6:	0c 94 dd 02 	jmp	0x5ba	; 0x5ba <__negsi2>

000005aa <__divmodsi4_neg2>:
 5aa:	50 95       	com	r21
 5ac:	40 95       	com	r20
 5ae:	30 95       	com	r19
 5b0:	21 95       	neg	r18
 5b2:	3f 4f       	sbci	r19, 0xFF	; 255
 5b4:	4f 4f       	sbci	r20, 0xFF	; 255
 5b6:	5f 4f       	sbci	r21, 0xFF	; 255

000005b8 <__divmodsi4_exit>:
 5b8:	08 95       	ret

000005ba <__negsi2>:
 5ba:	90 95       	com	r25
 5bc:	80 95       	com	r24
 5be:	70 95       	com	r23
 5c0:	61 95       	neg	r22
 5c2:	7f 4f       	sbci	r23, 0xFF	; 255
 5c4:	8f 4f       	sbci	r24, 0xFF	; 255
 5c6:	9f 4f       	sbci	r25, 0xFF	; 255
 5c8:	08 95       	ret

000005ca <__udivmodsi4>:
 5ca:	a1 e2       	ldi	r26, 0x21	; 33
 5cc:	1a 2e       	mov	r1, r26
 5ce:	aa 1b       	sub	r26, r26
 5d0:	bb 1b       	sub	r27, r27
 5d2:	fd 01       	movw	r30, r26
 5d4:	0d c0       	rjmp	.+26     	; 0x5f0 <__udivmodsi4_ep>

000005d6 <__udivmodsi4_loop>:
 5d6:	aa 1f       	adc	r26, r26
 5d8:	bb 1f       	adc	r27, r27
 5da:	ee 1f       	adc	r30, r30
 5dc:	ff 1f       	adc	r31, r31
 5de:	a2 17       	cp	r26, r18
 5e0:	b3 07       	cpc	r27, r19
 5e2:	e4 07       	cpc	r30, r20
 5e4:	f5 07       	cpc	r31, r21
 5e6:	20 f0       	brcs	.+8      	; 0x5f0 <__udivmodsi4_ep>
 5e8:	a2 1b       	sub	r26, r18
 5ea:	b3 0b       	sbc	r27, r19
 5ec:	e4 0b       	sbc	r30, r20
 5ee:	f5 0b       	sbc	r31, r21

000005f0 <__udivmodsi4_ep>:
 5f0:	66 1f       	adc	r22, r22
 5f2:	77 1f       	adc	r23, r23
 5f4:	88 1f       	adc	r24, r24
 5f6:	99 1f       	adc	r25, r25
 5f8:	1a 94       	dec	r1
 5fa:	69 f7       	brne	.-38     	; 0x5d6 <__udivmodsi4_loop>
 5fc:	60 95       	com	r22
 5fe:	70 95       	com	r23
 600:	80 95       	com	r24
 602:	90 95       	com	r25
 604:	9b 01       	movw	r18, r22
 606:	ac 01       	movw	r20, r24
 608:	bd 01       	movw	r22, r26
 60a:	cf 01       	movw	r24, r30
 60c:	08 95       	ret

0000060e <setjmp>:
 60e:	dc 01       	movw	r26, r24
 610:	2d 92       	st	X+, r2
 612:	3d 92       	st	X+, r3
 614:	4d 92       	st	X+, r4
 616:	5d 92       	st	X+, r5
 618:	6d 92       	st	X+, r6
 61a:	7d 92       	st	X+, r7
 61c:	8d 92       	st	X+, r8
 61e:	9d 92       	st	X+, r9
 620:	ad 92       	st	X+, r10
 622:	bd 92       	st	X+, r11
 624:	cd 92       	st	X+, r12
 626:	dd 92       	st	X+, r13
 628:	ed 92       	st	X+, r14
 62a:	fd 92       	st	X+, r15
 62c:	0d 93       	st	X+, r16
 62e:	1d 93       	st	X+, r17
 630:	cd 93       	st	X+, r28
 632:	dd 93       	st	X+, r29
 634:	ff 91       	pop	r31
 636:	ef 91       	pop	r30
 638:	8d b7       	in	r24, 0x3d	; 61
 63a:	8d 93       	st	X+, r24
 63c:	8e b7       	in	r24, 0x3e	; 62
 63e:	8d 93       	st	X+, r24
 640:	8f b7       	in	r24, 0x3f	; 63
 642:	8d 93       	st	X+, r24
 644:	ed 93       	st	X+, r30
 646:	fd 93       	st	X+, r31
 648:	88 27       	eor	r24, r24
 64a:	99 27       	eor	r25, r25
 64c:	09 94       	ijmp

0000064e <longjmp>:
 64e:	dc 01       	movw	r26, r24
 650:	cb 01       	movw	r24, r22
 652:	81 30       	cpi	r24, 0x01	; 1
 654:	91 05       	cpc	r25, r1
 656:	81 1d       	adc	r24, r1
 658:	2d 90       	ld	r2, X+
 65a:	3d 90       	ld	r3, X+
 65c:	4d 90       	ld	r4, X+
 65e:	5d 90       	ld	r5, X+
 660:	6d 90       	ld	r6, X+
 662:	7d 90       	ld	r7, X+
 664:	8d 90       	ld	r8, X+
 666:	9d 90       	ld	r9, X+
 668:	ad 90       	ld	r10, X+
 66a:	bd 90       	ld	r11, X+
 66c:	cd 90       	ld	r12, X+
 66e:	dd 90       	ld	r13, X+
 670:	ed 90       	ld	r14, X+
 672:	fd 90       	ld	r15, X+
 674:	0d 91       	ld	r16, X+
 676:	1d 91       	ld	r17, X+
 678:	cd 91       	ld	r28, X+
 67a:	dd 91       	ld	r29, X+
 67c:	ed 91       	ld	r30, X+
 67e:	fd 91       	ld	r31, X+
 680:	0d 90       	ld	r0, X+
 682:	f8 94       	cli
 684:	fe bf       	out	0x3e, r31	; 62
 686:	0f be       	out	0x3f, r0	; 63
 688:	ed bf       	out	0x3d, r30	; 61
 68a:	ed 91       	ld	r30, X+
 68c:	fd 91       	ld	r31, X+
 68e:	09 94       	ijmp

00000690 <_exit>:
 690:	f8 94       	cli

00000692 <__stop_program>:
 692:	ff cf       	rjmp	.-2      	; 0x692 <__stop_program>
