"c:\My_Designs\Lab6\Lab6\synthesis\funit_top.vhd" VHDL Lab6_post_synthesis 1 0 0 -02
"c:\My_Designs\Lab6\Lab6\synthesis\calc_top.vhd" VHDL Lab6_post_synthesis 1 0 0 -02
. . 0 0 0