/* cpu_or_bridge */
#define CSR_CPU_OR_BRIDGE_BASE 0xe0006000

#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_VALID_ADDR 0xe0006000
#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_VALID_SIZE 1

#define CSR_CPU_OR_BRIDGE_O_DEBUG_BUS_CMD_READY_ADDR 0xe0006004
#define CSR_CPU_OR_BRIDGE_O_DEBUG_BUS_CMD_READY_SIZE 1

#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_WR_ADDR 0xe0006008
#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_WR_SIZE 1

#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_ADDRESS_ADDR 0xe000600c
#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_ADDRESS_SIZE 1

#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_DATA_ADDR 0xe0006010
#define CSR_CPU_OR_BRIDGE_I_DEBUG_BUS_CMD_PAYLOAD_DATA_SIZE 4

#define CSR_CPU_OR_BRIDGE_O_DEBUG_BUS_RSP_DATA_ADDR 0xe0006020
#define CSR_CPU_OR_BRIDGE_O_DEBUG_BUS_RSP_DATA_SIZE 4
