[options]
isa rv32i
nret 1

[depth]
insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/camd_ram.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/ser_add.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/ser_eq.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/ser_lt.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/ser_shift.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_alu.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_ctrl.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_decode.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_mem_if.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_params.vh
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_regfile.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/serv_top.v
read_verilog -sv @basedir@/cores/@core@/serv-src/rtl/shift_reg.v
