# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000256 1024 190 570 74752 3.54483 52.4281 104.851 160.875 160.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000512 512 170 310 33280 1.164 0.831072 5.9759 26.284 34.356 34.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000256 4096 210 2980 64384 13.9454 711.954 419.117 1145.07 1145.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000128 1024 220 610 124928 13.3016 6.82957 91.6539 208.965 320.909 321.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000256 1024 190 570 74736 3.54243 60.8412 104.841 169.278 169.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000512 512 170 310 33120 1.16144 0.82944 6.66896 26.266 35.0259 35.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000256 4096 210 2980 64368 13.978 806.904 419.101 1240.03 1240.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000128 1024 220 610 124416 13.3703 6.84442 104.274 208.801 333.453 333.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000256 1024 190 570 74720 3.54304 63.3221 104.849 171.767 171.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000512 512 170 310 32960 1.15917 0.825344 6.95466 26.1663 35.2053 35.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000256 4096 210 2980 64320 13.963 841.331 418.963 1274.3 1274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000128 1024 220 610 125440 13.3528 6.84064 109.902 209.696 339.955 340.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000256 1024 190 570 74688 3.5471 59.4409 104.824 167.865 167.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000512 512 170 310 33024 1.15917 0.828 6.48822 26.218 34.7938 34.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000256 4096 210 2980 64320 13.9387 0 419.03 432.978 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000256 1024 190 570 74700 3.54202 59.6685 104.912 168.174 168.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000512 512 170 310 32800 1.16563 0.8296 6.52477 26.2504 34.8678 34.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000256 4096 210 2980 64300 13.9547 791.717 419.183 1224.9 1224.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000128 1024 220 610 123200 13.4324 6.85261 101.616 208.555 330.621 330.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000256 1024 190 570 74704 3.54061 60.8846 104.92 169.397 169.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000512 512 170 310 32704 1.15773 0.820352 6.74534 26.0712 34.8954 34.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000256 4096 210 2980 64288 13.9555 811.067 419.062 1244.13 1244.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000128 1024 220 610 123648 13.4615 6.83213 105.164 209.495 335.118 335.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000256 1024 190 570 74640 3.5423 61.8076 104.776 170.18 170.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000512 512 170 310 33120 1.16054 0.828192 6.86 26.299 35.25 35.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000256 4096 210 2980 64320 13.9795 815.595 419.107 1248.73 1248.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000128 1024 220 610 124800 13.3225 6.84627 106.254 208.851 335.438 335.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000256 1024 190 570 74624 3.5431 60.6671 104.856 169.118 169.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000512 512 170 310 33280 1.16195 0.83152 6.66339 26.345 35.1032 35.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000256 4096 210 2980 64256 13.9378 788.825 419.155 1221.96 1222.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000128 1024 220 610 124928 13.3159 6.83213 102.86 209.357 332.525 332.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000256 1024 190 570 74496 3.54067 59.8923 104.77 168.257 168.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000512 512 170 310 32256 1.16058 0.823296 6.50851 26.0492 34.6443 34.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000256 4096 210 2980 64128 13.9384 794.1 418.806 1226.89 1226.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000128 1024 220 610 122880 13.1823 6.79731 102.048 206.588 328.779 328.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000256 1024 190 570 74600 3.5449 63.9211 104.924 172.444 172.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000512 512 170 310 32000 1.1639 0.821248 6.89859 26.0675 35.0553 35.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000256 4096 210 2980 64200 13.9522 844.971 419.233 1278.2 1278.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000128 1024 220 610 121600 13.3135 6.81638 107.698 206.565 334.557 334.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000256 1024 190 570 74496 3.54458 70.2034 104.782 178.583 178.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000512 512 170 310 31744 1.15206 0.811104 8.15264 25.726 35.9415 36.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000256 4096 210 2980 64000 13.9338 992.579 418.188 1424.75 1424.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000128 1024 220 610 122880 13.4918 6.82803 128.07 209.247 357.803 357.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 0.000256 1024 190 570 74816 3.54918 51.0976 104.89 159.591 159.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1030 0.000512 512 170 315 32896 1.15933 0.827392 5.95635 26.2639 34.3079 34.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.000256 4096 210 2985 64384 13.988 690.696 419.082 1123.81 1123.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1010 0.000128 1024 220 615 124416 13.418 6.8343 108.161 209.596 338.17 338.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 0.000256 1024 190 570 74800 3.54486 51.7407 104.988 160.326 160.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1030 0.000512 512 170 315 32800 1.16461 0.833184 6.05782 26.2757 34.428 34.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.000256 4096 210 2985 64360 13.9899 697.389 419.394 1130.82 1130.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000128 1024 220 615 124160 13.5137 6.84851 102.061 209.813 332.399 332.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000256 1024 190 570 74784 3.54627 51.9177 104.962 160.479 160.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.000512 512 170 315 33024 1.1639 0.831776 5.73878 26.3375 34.1698 34.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000256 4096 210 2985 64368 13.9919 695.839 419.447 1129.32 1129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000128 1024 220 615 124416 13.394 6.83827 89.8551 209.462 319.712 319.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000256 1024 190 570 74760 3.54304 52.3305 104.938 160.868 160.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000512 512 170 315 32928 1.1705 0.835584 5.98813 26.3447 34.4398 34.5416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000256 4096 210 2985 64344 13.9858 709.208 419.282 1142.52 1142.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000128 1024 220 615 123648 13.5055 6.84045 92.0336 209.47 322.02 322.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000256 1024 190 570 74752 3.54304 55.6278 104.944 164.168 164.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000512 512 170 315 32768 1.16394 0.831488 6.03872 26.3044 34.4367 34.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000256 4096 210 2985 64320 13.9915 726.099 419.182 1159.32 1159.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000128 1024 220 615 123904 13.3659 6.83008 94.3048 209.136 323.802 323.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000256 1024 190 570 74736 3.54067 60.4825 104.925 169.001 169.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000512 512 170 315 32832 1.16326 0.831456 6.88541 26.2878 35.2653 35.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000256 4096 210 2985 64296 13.9878 817.398 419.068 1250.5 1250.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000128 1024 220 615 123264 13.4509 6.8463 105.864 208.95 335.265 335.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000256 1024 190 570 74720 3.54304 60.9809 104.92 169.5 169.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000512 512 170 315 32640 1.15843 0.827392 6.67034 26.186 34.94 35.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000256 4096 210 2985 64320 13.986 800.941 419.37 1234.34 1234.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000128 1024 220 615 124160 13.4596 6.83914 104.771 209.846 335.081 335.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000256 1024 190 570 74688 3.54429 63.351 104.9 171.849 171.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000512 512 170 315 32640 1.1609 0.82944 7.18058 26.2429 35.5115 35.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000256 4096 210 2985 64320 13.9915 852.937 419.451 1286.42 1286.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000128 1024 220 615 122880 13.3735 6.82125 110.629 208.493 339.477 339.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000256 1024 190 570 74700 3.54304 63.9549 104.934 172.487 172.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000512 512 170 315 32800 1.16253 0.829056 7.15562 26.2531 35.5015 35.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000256 4096 210 2985 64300 13.986 844.741 419.414 1278.19 1278.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000128 1024 220 615 123200 13.4442 6.84938 109.845 208.603 338.905 339.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000256 1024 190 570 74704 3.5415 64.4139 104.857 172.863 172.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000512 512 170 315 32256 1.15757 0.820448 7.07014 26.0569 35.2008 35.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000256 4096 210 2985 64288 13.9807 850.745 419.025 1283.8 1283.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000128 1024 220 615 123648 13.4641 6.83808 110.995 209.364 340.822 340.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000256 1024 190 570 74640 3.53869 63.2948 104.782 171.668 171.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000512 512 170 315 32640 1.16989 0.830048 7.03094 26.2987 35.4297 35.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000256 4096 210 2985 64200 13.9868 837.751 418.585 1270.37 1270.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000128 1024 220 615 122880 13.487 6.84442 108.149 208.856 337.498 337.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000256 1024 190 570 74624 3.54214 60.2927 104.855 168.744 168.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000512 512 170 315 32768 1.16474 0.833536 6.81901 26.3456 35.2605 35.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000256 4096 210 2985 64256 13.9856 803.903 419.187 1237.12 1237.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000128 1024 220 615 122880 13.4591 6.83818 103.837 209.225 333.522 333.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000256 1024 190 570 74496 3.53728 66.1627 104.7 174.455 174.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000512 512 170 315 32256 1.15526 0.8192 7.86413 26.0274 35.9623 36.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000256 4096 210 2985 64128 13.9803 936.311 418.558 1368.9 1368.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000128 1024 220 615 119808 13.4132 6.79834 118.869 206.414 345.653 345.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000256 1024 190 570 74600 3.54304 67.2809 104.938 175.815 175.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000512 512 170 315 32000 1.16474 0.820736 7.93034 26.0517 36.068 36.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000256 4096 210 2985 64200 13.9793 942.248 419.409 1375.68 1375.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000128 1024 220 615 121600 13.309 6.81613 120.805 206.59 347.683 347.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000256 1024 190 570 74496 3.54304 64.4817 104.867 172.945 173.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000512 512 170 315 31744 1.15258 0.810944 7.16211 25.7481 34.9742 35.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000256 4096 210 2985 64000 13.9819 858.319 418.643 1290.99 1291.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000128 1024 220 615 122880 13.4965 6.83418 111.254 209.412 341.162 341.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 0.000256 1024 190 580 74752 3.55328 49.273 104.99 157.87 157.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1030 0.000512 512 170 320 33024 1.15856 0.829536 5.76461 26.2875 34.1423 34.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.000256 4096 210 2980 64416 13.9451 650.832 419.551 1084.38 1084.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1010 0.000128 1024 220 620 125440 13.3366 6.83235 103.244 209.81 333.384 333.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 0.000256 1024 190 580 74760 3.5545 55.5114 104.889 164.009 164.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.000512 512 170 320 32960 1.16451 0.835584 6.25786 26.239 34.5968 34.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000256 4096 210 2980 64400 13.9789 730.816 418.921 1163.76 1163.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000128 1024 220 620 125440 13.4074 6.86032 108.704 209.567 338.698 338.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000256 1024 190 580 74736 3.54982 52.2922 104.959 160.854 160.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000512 512 170 320 33024 1.16365 0.833536 5.84848 26.3316 34.2791 34.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000256 4096 210 2980 64368 13.9387 0 419.269 433.215 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000256 1024 190 580 74704 3.54381 53.3279 104.942 161.868 161.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000512 512 170 320 33152 1.16538 0.833024 6.0415 26.344 34.4831 34.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000256 4096 210 2980 64400 13.9712 692.398 419.541 1125.95 1126.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000128 1024 220 620 124544 13.4183 6.84634 91.2117 209.473 321.118 321.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000256 1024 190 580 74688 3.54707 53.8046 104.922 162.325 162.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000512 512 170 320 33024 1.16134 0.830752 6.11546 26.3049 34.5143 34.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000256 4096 210 2980 64384 13.9473 701.389 419.449 1134.84 1134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000128 1024 220 620 124928 13.298 7.18627 92.5336 209.121 322.3 322.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000256 1024 190 580 74664 3.54918 64.93 104.888 173.419 173.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000512 512 170 320 32832 1.16448 0.831168 7.49773 26.2807 35.8743 35.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000256 4096 210 2980 64368 13.9716 858.884 419.359 1292.26 1292.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000128 1024 220 620 124416 13.3597 7.0225 113.41 208.916 342.869 342.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000256 1024 190 580 74592 3.55152 47.258 104.914 155.777 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000512 512 170 320 32256 1.16269 0.824576 5.21312 26.1447 33.443 33.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000256 4096 210 2980 64224 13.9545 597.121 418.999 1030.12 1030.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000128 1024 220 620 122112 13.3282 6.82394 78.0144 207.516 305.84 305.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000256 1024 190 580 74720 3.55459 64.086 104.998 172.692 172.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000512 512 170 320 32640 1.16122 0.825472 7.08784 26.1888 35.3627 35.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000256 4096 210 2980 64320 13.955 824.492 419.156 1257.65 1257.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000128 1024 220 620 125440 13.3378 6.84045 109.362 209.837 339.545 339.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000256 1024 190 580 74560 3.54989 45.9047 104.904 154.41 154.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000512 512 170 320 32000 1.1561 0.820768 5.01882 26.0325 33.1289 33.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000256 4096 210 2980 64160 13.9387 579.045 418.873 1011.9 1011.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000128 1024 220 620 122880 13.1627 6.8055 75.9161 206.539 302.583 302.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000256 1024 190 580 74688 3.55123 61.3417 104.86 169.807 169.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000512 512 170 320 32640 1.16218 0.8296 6.65363 26.21 34.9572 35.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000256 4096 210 2980 64320 13.9393 0 419 432.947 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000256 1024 190 580 74496 3.55197 43.4639 104.761 151.831 151.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000512 512 170 320 32256 1.1591 0.819424 4.88541 26.0274 32.9894 33.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000256 4096 210 2980 64128 13.9374 554.896 418.366 987.247 987.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000128 1024 220 620 122880 13.1744 6.80016 72.6001 206.373 299.109 299.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000256 1024 190 580 74700 3.54979 61.9827 104.997 170.581 170.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000512 512 170 320 32800 1.16982 0.829824 7.06064 26.2529 35.41 35.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000256 4096 210 2980 64300 13.9553 808.773 419.249 1242.02 1242.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000128 1024 220 620 123200 13.4388 6.84742 105.831 208.588 334.867 334.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000256 1024 190 580 74600 3.55328 44.8725 104.89 153.367 153.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000512 512 170 320 32000 1.16323 0.820672 5.01958 26.0271 33.1299 33.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000256 4096 210 2980 64200 13.9573 570.794 418.706 1003.5 1003.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000128 1024 220 620 121600 13.304 6.81574 74.3213 206.342 300.948 301.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000256 1024 190 580 74592 3.54918 73.5642 104.799 181.965 182.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000512 512 170 320 32704 1.1568 0.821664 9.0353 26.0551 37.1698 37.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000256 4096 210 2980 64288 13.9553 1035.29 418.953 1468.25 1468.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000128 1024 220 620 123648 13.4606 6.83827 136.063 209.395 365.919 366.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000256 1024 190 580 74368 3.54509 50.7664 104.631 158.994 159.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000512 512 170 320 32256 1.16384 0.823968 5.99069 26.1313 34.2072 34.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000256 4096 210 2980 64064 13.9327 675.457 418.208 1107.64 1107.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000128 1024 220 620 121856 13.318 6.82538 87.7902 207.114 315.211 315.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000256 1024 190 580 74640 3.54714 72.0998 104.863 180.56 180.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000512 512 170 320 32640 1.168 0.829792 8.61594 26.2975 37.0095 37.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000256 4096 210 2980 64320 13.978 992.576 419.022 1425.62 1425.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000128 1024 220 620 124800 13.3078 6.9969 130.879 208.86 360.212 360.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000256 1024 190 580 74400 3.54509 51.8064 104.695 160.098 160.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000512 512 170 320 31680 1.16592 0.821248 5.74077 26.057 33.8826 33.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000256 4096 210 2980 64080 13.9287 671.48 418.376 1103.83 1103.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000128 1024 220 620 122880 13.1788 6.8111 87.8205 206.453 314.42 314.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000256 1024 190 580 74624 3.54714 71.1874 104.921 179.706 179.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000512 512 170 320 32768 1.17376 0.831616 8.45859 26.3273 36.8949 36.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000256 4096 210 2980 64256 13.9365 964.712 418.877 1397.57 1397.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000128 1024 220 620 124928 13.2997 6.83517 127.036 209.07 356.401 356.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000256 1024 190 580 74496 3.54701 50.8966 104.858 159.355 159.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000512 512 170 320 31744 1.15366 0.808192 5.61456 25.7303 33.4035 33.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000256 4096 210 2980 64000 13.9346 649.272 418.176 1081.43 1081.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000128 1024 220 620 122880 13.4962 6.83466 84.5396 209.242 314.278 314.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000256 1024 190 580 74496 3.54778 63.3069 104.865 171.772 171.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000512 512 170 320 32256 1.15526 0.8192 7.32058 26.0463 35.4427 35.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000256 4096 210 2980 64128 13.9358 844.517 418.91 1277.41 1277.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000128 1024 220 620 122880 13.1795 6.80448 108.98 206.577 335.705 335.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000256 1024 190 580 74112 3.54166 45.5307 104.503 153.627 153.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000512 512 170 320 32256 1.16864 0.82848 5.22998 26.1562 33.4851 33.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000256 4096 210 2980 63744 13.9236 585.695 417.348 1017.01 1017.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000128 1024 220 620 122880 13.195 6.80141 77.4361 206.638 304.234 304.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000256 1024 190 580 74600 3.55309 65.4058 105.002 174.015 174.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000512 512 170 320 32000 1.16326 0.820256 7.58854 26.0523 35.7249 35.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000256 4096 210 2980 64200 13.9551 868.419 419.237 1301.66 1301.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000128 1024 220 620 121600 13.2954 6.81309 112.804 206.563 339.642 339.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000256 1024 190 580 74400 3.54902 49.7628 104.912 158.278 158.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000512 512 170 320 32000 1.17078 0.829408 5.43696 26.1641 33.6996 33.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000256 4096 210 2980 64000 13.9575 616.054 418.804 1048.86 1048.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000128 1024 220 620 121600 13.2997 6.80579 80.3227 206.667 307.261 307.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 0.000256 1024 190 576 74784 3.55738 49.0644 104.976 157.651 157.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1030 0.000512 512 170 312 32512 1.16768 0.833664 5.63776 26.2839 34.0228 34.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.000256 4096 210 2976 64448 13.999 643.331 419.519 1076.89 1076.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1010 0.000128 1024 220 624 122880 13.5301 6.83002 102.386 209.911 332.815 332.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000256 1024 190 576 74760 3.54899 51.7476 104.881 160.232 160.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.000512 512 170 312 32480 1.16317 0.832096 5.65693 26.2485 34.0048 34.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000256 4096 210 2976 64440 13.9979 678.805 419.137 1111.99 1112.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000128 1024 220 624 122880 13.5749 7.22525 89.4926 209.622 320.085 320.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000256 1024 190 576 74736 3.54854 51.2385 104.871 159.71 159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000512 512 170 312 32640 1.16736 0.833536 5.73728 26.3206 34.1596 34.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000256 4096 210 2976 64416 13.9894 670.151 419.194 1103.38 1103.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000128 1024 220 624 122880 13.5134 6.83622 88.6861 209.308 318.51 318.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 0.000256 1024 190 576 74688 3.55274 34.0772 104.958 142.644 142.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.000512 512 170 312 32256 1.16813 0.82864 3.78698 26.2436 32.1283 32.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000256 4096 210 2976 64320 13.9919 429.686 419.192 862.917 862.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000128 1024 220 624 121344 13.5038 6.82333 72.3137 208.51 301.313 301.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000256 1024 190 576 74760 3.54877 58.8472 104.916 167.365 167.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000512 512 170 312 32480 1.17386 0.832352 6.62019 26.3229 35.0513 35.1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000256 4096 210 2976 64400 13.9919 777.008 428.844 1219.89 1219.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000128 1024 220 624 122752 13.5587 6.84592 102.349 209.327 332.243 332.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000256 1024 190 576 74704 3.55187 38.732 105.003 147.341 147.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000512 512 170 312 31808 1.16528 0.822208 4.24352 26.0859 32.4162 32.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000256 4096 210 2976 64288 13.9817 488.093 419.186 921.314 921.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000128 1024 220 624 121856 13.5858 6.83827 64.982 209.559 295.127 295.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000256 1024 190 576 74752 3.55328 57.5525 104.973 166.133 166.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000512 512 170 312 32512 1.16598 0.831488 6.35158 26.3013 34.7482 34.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000256 4096 210 2976 64384 13.9818 749.124 419.254 1182.41 1182.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000128 1024 220 624 121856 13.5227 6.83184 98.1165 209.107 327.737 327.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000256 1024 190 576 74624 3.54707 39.1603 104.797 147.556 147.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000512 512 170 312 32256 1.17712 0.8344 4.35747 26.3223 32.7935 32.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000256 4096 210 2976 64256 13.9878 497.706 418.548 930.284 930.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000128 1024 220 624 120832 13.6263 6.82922 65.6538 209.001 295.277 295.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000256 1024 190 576 74736 3.54758 63.1337 104.98 171.715 171.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000512 512 170 312 32544 1.17091 0.82928 7.00534 26.29 35.398 35.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000256 4096 210 2976 64368 13.9877 820.929 419.275 1254.24 1254.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000128 1024 220 624 122112 13.5374 6.85322 108.04 208.972 337.568 337.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000256 1024 190 576 74592 3.55082 45.652 104.765 154.024 154.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000512 512 170 312 32256 1.1616 0.824032 4.98224 26.1193 33.1891 33.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000256 4096 210 2976 64224 13.9833 575.545 418.42 1007.99 1008.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000128 1024 220 624 119808 13.5245 6.82006 74.8726 207.292 302.679 302.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000256 1024 190 576 74720 3.54714 61.4276 104.879 169.908 169.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000512 512 170 312 32320 1.16698 0.826816 6.58899 26.1633 34.8476 34.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000256 4096 210 2976 64400 13.994 780.046 419.215 1213.3 1213.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000128 1024 220 624 122880 13.5491 6.84442 103.195 209.664 333.414 333.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000256 1024 190 576 74560 3.54714 43.546 104.772 151.919 151.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000512 512 170 312 32000 1.15629 0.8192 4.80454 26.0083 32.8869 32.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000256 4096 210 2976 64320 13.9958 560.631 419.218 993.892 993.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000128 1024 220 624 120320 13.3347 6.80125 73.2515 206.336 299.882 300.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000256 1024 190 576 74688 3.54272 71.5371 104.851 179.985 180.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000512 512 170 312 32256 1.16707 0.829184 8.5601 26.2087 36.866 36.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000256 4096 210 2976 64320 13.9878 1001.61 418.738 1434.39 1434.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000128 1024 220 624 121344 13.4949 6.86675 131.525 208.284 360.33 360.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000256 1024 190 576 74496 3.54381 48.881 104.81 157.288 157.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000512 512 170 312 31488 1.16605 0.819008 5.57283 26.0429 33.7051 33.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000256 4096 210 2976 64128 13.9899 643.801 418.569 1076.41 1076.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000128 1024 220 624 119808 13.4092 6.79891 83.6564 206.534 310.566 310.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000256 1024 190 576 74700 3.54323 71.4026 104.975 179.971 180.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000512 512 170 312 32400 1.17027 0.828768 8.45629 26.2516 36.8083 36.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000256 4096 210 2976 64300 13.9795 986.014 419.093 1419.14 1419.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000128 1024 220 624 121600 13.5562 6.85171 129.606 208.597 358.776 358.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000256 1024 190 576 74600 3.54438 51.0477 104.966 159.614 159.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000512 512 170 312 32000 1.16294 0.821376 5.75814 26.0504 33.8907 33.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000256 4096 210 2976 64200 13.9756 668.11 419.053 1101.18 1101.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000128 1024 220 624 118400 13.5844 6.81779 85.9456 206.567 313.076 313.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000256 1024 190 576 74704 3.55123 67.8911 104.985 176.483 176.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000512 512 170 312 31808 1.16326 0.82144 8.20749 26.0788 36.3704 36.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000256 4096 210 2976 64288 13.9815 966.713 419.135 1399.88 1399.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000128 1024 220 624 121856 13.5989 6.83923 126.842 209.536 356.98 357.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000256 1024 190 576 74592 3.55478 48.6912 104.916 157.217 157.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000512 512 170 312 31360 1.17482 0.82576 5.48627 26.1328 33.7203 33.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000256 4096 210 2976 64064 13.9776 637.122 418.258 1069.4 1069.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000128 1024 220 624 118272 13.5984 6.8128 82.0468 207.149 309.77 309.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000256 1024 190 576 74640 3.54704 66.5689 104.799 174.967 175.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000512 512 170 312 32160 1.17734 0.82944 7.96778 26.2884 36.3615 36.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000256 4096 210 2976 64320 13.994 935.4 418.818 1368.26 1368.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000128 1024 220 624 120960 13.6251 7.02384 122.928 208.802 352.542 352.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000256 1024 190 576 74400 3.54509 47.6406 104.66 155.903 155.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000512 512 170 312 31680 1.16918 0.824032 5.18515 26.0588 33.3403 33.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000256 4096 210 2976 64080 13.9779 602.693 418.268 1034.99 1035.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000128 1024 220 624 119040 13.4737 6.80803 78.6296 206.445 305.521 305.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000256 1024 190 576 74624 3.54989 64.997 104.827 173.428 173.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000512 512 170 312 32256 1.17443 0.833536 7.73782 26.3312 36.1781 36.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000256 4096 210 2976 64256 13.9852 894.337 418.68 1327.05 1327.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000128 1024 220 624 120832 13.6241 6.83578 117.392 209.07 347.089 347.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000256 1024 190 576 74496 3.54675 46.6095 104.91 155.118 155.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000512 512 170 312 30720 1.16144 0.807616 5.01658 25.7533 32.8373 32.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000256 4096 210 2976 64000 13.9722 600.927 418.331 1033.28 1033.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000128 1024 220 624 118784 13.8143 6.83181 77.9444 209.404 308.154 308.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 0.000256 1024 190 575 74784 3.53104 54.8609 104.911 163.357 163.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1030 0.000512 512 170 325 32256 1.16531 0.830144 6.6048 26.2658 34.9666 35.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.000256 4096 210 2975 64448 13.9959 725.006 419.26 1158.31 1158.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1010 0.000128 1024 220 625 123392 13.5058 6.8247 115.796 209.64 345.927 346.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000256 1024 190 575 74760 3.53325 49.664 104.971 158.224 158.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.000512 512 170 325 32320 1.16675 0.829888 5.64112 26.2763 34.0158 34.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000256 4096 210 2975 64440 13.9878 653.601 419.504 1087.14 1087.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000128 1024 220 625 123520 13.5455 6.83869 86.0404 209.814 316.403 316.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 0.000256 1024 190 575 74720 3.53075 32.553 104.967 141.105 141.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1030 0.000512 512 170 325 32000 1.16973 0.827392 4.1777 26.1936 32.4706 32.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.000256 4096 210 2975 64400 13.9902 421.187 419.515 854.739 854.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1010 0.000128 1024 220 625 122880 13.5613 6.84442 78.7821 209.868 309.214 309.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000256 1024 190 575 74736 3.52886 53.2858 104.87 161.736 161.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000512 512 170 325 32256 1.17411 0.830624 6.05005 26.3193 34.4709 34.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000256 4096 210 2975 64416 13.9961 694.614 419.072 1127.73 1127.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000128 1024 220 625 122880 13.5173 6.83862 91.1547 209.309 320.982 321.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 0.000256 1024 190 575 74688 3.52947 35.4469 104.921 143.948 144.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.000512 512 170 325 31872 1.17347 0.829536 4.00506 26.2392 32.3477 32.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000256 4096 210 2975 64320 13.9878 446.02 419.147 879.199 879.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000128 1024 220 625 121344 13.5046 6.82 58.4103 208.459 287.36 287.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000256 1024 190 575 74760 3.53318 56.4447 104.989 165.018 165.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000512 512 170 325 32256 1.17728 0.833376 6.5823 26.3447 35.0331 35.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000256 4096 210 2975 64400 13.985 747.048 419.469 1180.55 1180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000128 1024 220 625 122752 13.5457 6.8671 97.5715 209.495 327.641 327.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000256 1024 190 575 74704 3.53075 37.1814 104.897 145.663 145.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000512 512 170 325 31808 1.16947 0.821504 4.27101 26.0594 32.4205 32.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000256 4096 210 2975 64288 13.9899 469.274 418.797 902.104 902.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000128 1024 220 625 121856 13.5761 6.83584 62.074 209.406 292.056 292.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000256 1024 190 575 74752 3.53629 58.8568 104.868 167.314 167.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000512 512 170 325 32256 1.16915 0.830016 6.83837 26.2752 35.2141 35.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000256 4096 210 2975 64384 13.9838 774.201 418.923 1207.15 1207.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000128 1024 220 625 122880 13.4534 6.83107 102.052 208.911 331.411 331.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000256 1024 190 575 74624 3.52666 40.0671 104.899 148.545 148.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000512 512 170 325 32256 1.17229 0.833824 4.68077 26.3518 33.1376 33.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000256 4096 210 2975 64256 13.985 514.75 418.954 947.734 947.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000128 1024 220 625 122880 13.4706 6.83213 68.2504 209.219 297.937 298.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000256 1024 190 575 74736 3.54099 63.1906 104.884 171.667 171.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000512 512 170 325 32256 1.17341 0.831488 7.22218 26.2707 35.5959 35.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000256 4096 210 2975 64368 13.9977 817.254 418.976 1250.28 1250.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000128 1024 220 625 122112 13.5316 6.85251 107.002 208.788 336.335 336.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000256 1024 190 575 74592 3.5336 45.8855 104.773 154.243 154.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000512 512 170 325 31680 1.17056 0.825344 5.27107 26.1234 33.4916 33.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000256 4096 210 2975 64224 13.9873 587.877 418.474 1020.39 1020.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000128 1024 220 625 119808 13.5361 6.82042 75.995 207.32 303.837 303.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000256 1024 190 575 74720 3.53139 61.9078 104.968 170.464 170.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000512 512 170 325 32000 1.16486 0.827584 6.95901 26.1887 35.241 35.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000256 4096 210 2975 64400 13.9945 797.688 419.519 1231.25 1231.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000128 1024 220 625 122880 13.5399 6.83891 105.058 209.874 335.474 335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000256 1024 190 575 74560 3.52954 43.852 104.782 152.217 152.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000512 512 170 325 31360 1.16394 0.821056 4.9369 26.0123 33.0344 33.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000256 4096 210 2975 64320 13.9967 562.869 419.171 996.083 996.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000128 1024 220 625 120320 13.3414 6.80192 72.965 206.366 299.636 299.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000256 1024 190 575 74688 3.5287 68.7284 104.865 177.176 177.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000512 512 170 325 31872 1.17386 0.82944 8.58067 26.2264 36.9216 37.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000256 4096 210 2975 64320 13.9759 974.595 418.914 1407.53 1407.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000128 1024 220 625 121344 13.4879 6.82659 126.925 208.346 355.742 355.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000256 1024 190 575 74496 3.53162 48.6124 104.723 156.924 156.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000512 512 170 325 31488 1.16816 0.81968 5.8559 26.0233 33.9686 34.0619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000256 4096 210 2975 64128 13.9751 653.101 418.251 1085.37 1085.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000128 1024 220 625 119808 13.4067 6.85866 84.4834 206.388 311.303 311.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000256 1024 190 575 74700 3.53162 70.3836 104.887 178.857 178.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000512 512 170 325 32000 1.1784 0.828128 8.60592 26.2318 36.9499 37.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000256 4096 210 2975 64300 13.9887 976.785 418.748 1409.57 1409.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000128 1024 220 625 121600 13.5595 6.85405 126.911 208.439 355.927 356.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000256 1024 190 575 74600 3.5287 51.5713 104.973 160.123 160.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000512 512 170 325 31200 1.17731 0.8192 5.84774 26.0505 33.9939 34.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000256 4096 210 2975 64200 13.9837 657.318 419.082 1090.43 1090.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000128 1024 220 625 118400 13.5784 6.81485 83.6543 206.596 310.806 310.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000256 1024 190 575 74704 3.53075 66.9599 104.98 175.522 175.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000512 512 170 325 31808 1.15792 0.819552 8.37664 26.0727 36.5251 36.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000256 4096 210 2975 64288 13.9761 943.698 419.111 1376.83 1376.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000128 1024 220 625 121856 13.5926 6.83827 123.642 209.533 353.765 353.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000256 1024 190 575 74592 3.53725 47.164 104.936 155.692 155.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000512 512 170 325 31360 1.17846 0.82608 5.56669 26.1372 33.8116 33.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000256 4096 210 2975 64064 13.9817 618.744 418.228 1051 1051.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000128 1024 220 625 118272 13.6067 6.8137 79.171 207.142 306.903 307.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000256 1024 190 575 74640 3.53894 65.8576 104.792 174.241 174.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000512 512 170 325 32160 1.17174 0.831712 8.11773 26.2906 36.5153 36.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000256 4096 210 2975 64320 13.99 914.161 418.885 1347.08 1347.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000128 1024 220 625 122880 13.4824 6.84506 120.933 208.807 350.236 350.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000256 1024 190 575 74400 3.5273 47.2351 104.757 155.575 155.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000512 512 170 325 31680 1.16694 0.82144 5.35923 26.082 33.5276 33.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000256 4096 210 2975 64080 13.9758 602.868 418.655 1035.54 1035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000128 1024 220 625 119040 13.4772 6.80707 78.0149 206.645 305.107 305.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000256 1024 190 575 74624 3.5311 64.9236 104.896 173.402 173.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000512 512 170 325 32256 1.17251 0.832416 7.9143 26.3434 36.3601 36.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000256 4096 210 2975 64256 13.9876 876.38 418.946 1309.36 1309.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000128 1024 220 625 122880 13.4614 6.82995 115.669 209.213 345.334 345.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000256 1024 190 575 74496 3.52867 46.9345 104.81 155.327 155.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000512 512 170 325 30720 1.16042 0.81072 5.32838 25.7215 33.1184 33.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000256 4096 210 2975 64000 13.9889 619.157 417.912 1051.1 1051.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000128 1024 220 625 122880 13.4948 6.83197 81.4779 209.221 311.186 311.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 0.000256 1024 190 576 74784 3.55328 48.4857 104.912 157.006 157.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1030 0.000512 512 170 320 32384 1.16525 0.830272 5.71418 26.2685 34.0784 34.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.000256 4096 210 2976 64448 14.0009 638.022 419.265 1071.33 1071.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1010 0.000128 1024 220 640 122368 13.566 6.83622 99.394 209.634 329.585 329.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 0.000256 1024 190 576 74752 3.55616 31.8382 104.992 140.44 140.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 0.000512 512 170 320 32256 1.1768 0.831488 4.00563 26.3083 32.4209 32.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.000256 4096 210 2976 64384 13.9852 408.754 419.315 842.1 842.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1010 0.000128 1024 220 640 121856 13.549 6.85664 75.8221 209.136 305.525 305.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000256 1024 190 576 74760 3.54864 50.0531 104.879 158.534 158.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.000512 512 170 320 32320 1.16736 0.828576 5.64157 26.2496 33.9876 34.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000256 4096 210 2976 64440 13.9918 651.176 419.12 1084.33 1084.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000128 1024 220 640 122240 13.631 6.84134 86.3623 209.602 316.605 316.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 0.000256 1024 190 576 74720 3.54973 33.2424 104.86 141.706 141.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1030 0.000512 512 170 320 32000 1.17046 0.825344 4.07706 26.163 32.3396 32.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.000256 4096 210 2976 64400 13.9998 416.281 419.054 849.382 849.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000128 1024 220 640 121600 13.6756 6.84419 68.8424 209.625 299.148 299.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000256 1024 190 576 74736 3.54461 55.9903 104.928 164.516 164.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000512 512 170 320 32448 1.16941 0.830208 6.1889 26.3344 34.6223 34.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000256 4096 210 2976 64416 13.9841 703.186 419.412 1136.63 1136.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000128 1024 220 640 122112 13.5546 7.30106 93.4107 209.42 323.852 323.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000256 1024 190 576 74688 3.54509 34.8173 104.957 143.37 143.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.000512 512 170 320 32256 1.16957 0.82784 4.06499 26.243 32.4072 32.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000256 4096 210 2976 64320 13.989 451.067 419.214 884.315 884.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000128 1024 220 640 121344 13.4971 6.8263 60.5278 208.509 289.525 289.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 0.000256 1024 190 576 74760 3.55328 52.4579 104.907 160.97 161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000512 512 170 320 32480 1.17094 0.833536 6.1224 26.3235 34.551 34.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000256 4096 210 2976 64400 13.9899 693.536 419.014 1126.58 1126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000128 1024 220 640 121856 13.6385 6.8503 92.3755 209.299 322.331 322.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000256 1024 190 576 74704 3.54886 34.3277 104.985 142.913 142.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000512 512 170 320 31808 1.16426 0.822816 3.97939 26.0847 32.1498 32.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000256 4096 210 2976 64288 13.9829 441.952 419.057 875.036 875.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000128 1024 220 640 121856 13.589 6.83504 59.4405 209.534 289.561 289.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000256 1024 190 576 74592 3.54714 29.0734 104.799 137.473 137.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.000512 512 170 320 31584 1.16698 0.818048 3.34819 25.9405 31.3733 31.4634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000256 4096 210 2976 64176 13.9838 362.818 418.323 795.169 795.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000128 1024 220 640 120960 13.7028 7.00944 49.4186 209.394 279.687 279.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000256 1024 190 576 74752 3.54931 55.3853 104.916 163.904 163.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000512 512 170 320 32256 1.17146 0.831456 6.17459 26.2871 34.5639 34.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000256 4096 210 2976 64384 13.9871 702.054 419.021 1135.1 1135.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000128 1024 220 640 121856 13.5141 6.82989 93.792 208.99 323.288 323.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000256 1024 190 576 74624 3.55338 37.3243 104.787 145.721 145.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000512 512 170 320 32256 1.17725 0.833536 4.32429 26.3239 32.7574 32.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000256 4096 210 2976 64256 13.98 475.517 418.499 908.047 908.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000128 1024 220 640 120832 13.6299 6.83008 62.9766 208.984 292.586 292.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000256 1024 190 576 74496 3.54819 31.5161 104.808 139.926 139.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000512 512 170 320 31488 1.17306 0.820448 3.5272 26.0529 31.6715 31.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000256 4096 210 2976 64128 13.9804 392.776 418.587 825.389 825.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000128 1024 220 640 119808 13.4214 6.80307 52.464 206.535 279.383 279.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000256 1024 190 576 74736 3.54918 70.4095 104.89 178.902 178.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000512 512 170 320 32256 1.17146 0.831648 8.77299 26.2624 37.1411 37.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000256 4096 210 2976 64368 13.9878 1002.93 418.918 1435.88 1435.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000128 1024 220 640 120960 13.6357 6.84496 133.145 208.792 362.581 362.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000256 1024 190 576 74592 3.54822 48.9012 104.768 157.271 157.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000512 512 170 320 31680 1.168 0.825504 5.70224 26.1171 33.91 34.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000256 4096 210 2976 64224 13.9817 637.905 418.525 1070.45 1070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000128 1024 220 640 119808 13.5373 6.81779 83.2707 207.299 311.087 311.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000256 1024 190 576 74520 3.54243 41.0358 104.802 149.433 149.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000512 512 170 320 31104 1.16118 0.809408 4.74563 25.7869 32.599 32.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000256 4096 210 2976 64152 13.984 519.189 418.548 951.766 951.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000128 1024 220 640 120960 13.6561 6.84304 70.0422 208.987 299.691 299.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000256 1024 190 576 74720 3.5529 69.1198 104.896 177.619 177.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000512 512 170 320 32000 1.16704 0.827104 8.21094 26.1652 36.4715 36.5611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000256 4096 210 2976 64400 13.9969 939.847 419.206 1373.1 1373.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000128 1024 220 640 121600 13.646 6.84397 123.935 209.699 354.283 354.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000256 1024 190 576 74560 3.54522 49.6899 104.776 158.062 158.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000512 512 170 320 31360 1.16582 0.818656 5.61213 26.0036 33.7004 33.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000256 4096 210 2976 64320 13.9981 637.029 419.133 1070.21 1070.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000128 1024 220 640 117760 13.5456 6.80502 81.2224 206.348 308.082 308.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000256 1024 190 576 74400 3.54099 39.7418 104.663 147.997 148.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000512 512 170 320 31680 1.16515 0.821376 4.76826 26.0588 32.9127 33.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000256 4096 210 2976 64080 13.9878 531.564 418.267 963.864 963.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000128 1024 220 640 119040 13.4887 6.80867 68.9317 206.439 295.83 295.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000256 1024 190 576 74688 3.5432 62.7754 104.959 171.329 171.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000512 512 170 320 32256 1.16525 0.828896 7.82922 26.2363 36.1608 36.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000256 4096 210 2976 64320 13.9899 885.805 419.176 1319.01 1319.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000128 1024 220 640 121344 13.5031 7.43648 117.863 208.51 347.475 347.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000256 1024 190 576 74496 3.54602 45.4431 104.73 153.775 153.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000512 512 170 320 31488 1.16925 0.821984 5.08035 26.0258 33.1961 33.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000256 4096 210 2976 64128 13.9787 574.88 418.277 1007.18 1007.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000128 1024 220 640 119808 13.4023 6.79936 76.2026 206.385 302.952 303.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000256 1024 190 576 74304 3.53997 40.6364 104.687 148.918 148.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000512 512 170 320 31104 1.16214 0.81584 4.52947 25.858 32.4652 32.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000256 4096 210 2976 63936 13.9757 499.002 418.197 931.222 931.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000128 1024 220 640 115200 13.5774 6.78486 63.7972 204.62 288.94 289.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000256 1024 190 576 74700 3.54531 66.2563 104.965 174.819 174.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000512 512 170 320 32000 1.17994 0.830368 7.76627 26.2495 36.1265 36.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000256 4096 210 2976 64300 13.9804 876.1 419.054 1309.18 1309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000128 1024 220 640 120000 13.7013 6.84832 114.905 208.577 344.187 344.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000256 1024 190 576 74600 3.54714 46.6657 104.881 155.145 155.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000512 512 170 320 31200 1.17578 0.8192 5.2969 26.031 33.4251 33.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000256 4096 210 2976 64200 13.9867 612.858 418.78 1045.67 1045.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000128 1024 220 640 118400 13.5813 6.81456 79.0581 206.396 306.013 306.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000256 1024 190 576 74400 3.54486 40.831 104.81 149.238 149.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000512 512 170 320 31200 1.18147 0.82368 4.68618 26.1156 32.9047 32.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000256 4096 210 2976 63900 13.9641 503.675 417.972 935.655 935.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000128 1024 220 640 115200 13.8401 6.82195 64.2355 206.656 291.71 291.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 0.000256 1024 190 576 74704 3.54976 63.0208 104.901 171.526 171.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000512 512 170 320 31808 1.16349 0.821152 7.48074 26.0552 35.619 35.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000256 4096 210 2976 64288 13.9834 848.011 418.709 1280.75 1280.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000128 1024 220 640 121856 13.5926 6.83712 112.442 209.363 342.393 342.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000256 1024 190 576 74592 3.55117 45.671 104.988 154.264 154.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000512 512 170 320 31360 1.17414 0.827392 5.28899 26.156 33.5465 33.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000256 4096 210 2976 64064 13.9817 592.814 418.465 1025.31 1025.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000128 1024 220 640 118272 13.5937 6.81731 76.6498 207.495 304.718 304.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000256 1024 190 576 74256 3.54109 38.81 104.701 147.104 147.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000512 512 170 320 30912 1.15146 0.803168 4.42595 25.6327 32.1121 32.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000256 4096 210 2976 63840 13.9554 485.029 417.91 916.94 916.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000128 1024 220 640 118272 13.9067 6.8393 64.007 209.893 294.81 294.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000256 1024 190 576 74640 3.54477 63.5219 104.903 172.023 172.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000512 512 170 320 32160 1.17891 0.837632 7.32 26.3147 35.7512 35.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000256 4096 210 2976 64320 13.9842 843.634 419.217 1276.88 1276.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000128 1024 220 640 120960 13.6297 6.84237 109.017 209.008 338.654 338.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000256 1024 190 576 74400 3.54304 46.0452 104.681 154.326 154.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000512 512 170 320 31680 1.16717 0.821248 5.30842 26.0624 33.4595 33.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000256 4096 210 2976 64080 13.9868 594.917 418.348 1027.3 1027.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000128 1024 220 640 119040 13.4867 6.8097 77.9405 206.476 304.878 305.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000256 1024 190 576 74160 3.5375 39.1581 104.609 147.356 147.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000512 512 170 320 30240 1.15434 0.797024 4.30278 25.5193 31.8712 31.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000256 4096 210 2976 64080 13.9899 494.12 419.315 927.468 927.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000128 1024 220 640 120960 13.6764 6.84736 66.1869 209.373 296.245 296.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000256 1024 190 576 74624 3.54509 63.3401 104.9 171.841 171.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000512 512 170 320 32256 1.17318 0.833312 7.47693 26.3461 35.9305 36.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000256 4096 210 2976 64256 13.9897 837.935 419.079 1271.05 1271.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000128 1024 220 640 120832 13.6353 6.83418 110.868 209.21 340.707 340.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000256 1024 190 576 74496 3.54918 47.3636 104.916 155.882 155.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000512 512 170 320 30720 1.16285 0.811264 4.96138 25.7527 32.7849 32.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000256 4096 210 2976 64000 13.9803 565.067 418.337 997.429 997.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000128 1024 220 640 118784 13.8222 6.83034 74.0919 209.55 304.455 304.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000256 1024 190 576 74112 3.54339 39.4083 104.471 147.476 147.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000512 512 170 320 30720 1.18186 0.827104 4.46566 26.1571 32.7348 32.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000256 4096 210 2976 63744 13.9694 515.49 417.246 946.752 946.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000128 1024 220 640 116736 13.6823 6.80534 65.603 206.638 292.888 293.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 0.000256 1024 190 600 74624 3.52816 51.8474 104.89 160.318 160.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1030 0.000512 512 170 320 33024 1.16208 0.831104 5.87699 26.2649 34.2383 34.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.000256 4096 210 3000 64320 13.9878 650.99 419.11 1084.13 1084.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000128 1024 220 640 123392 13.49 6.83418 101.793 209.639 331.916 332.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 0.000256 1024 190 600 74560 3.53322 34.4176 104.845 142.851 142.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1030 0.000512 512 170 320 33024 1.16122 0.830624 4.05222 26.2922 32.4389 32.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.000256 4096 210 3000 64256 13.993 415.449 418.914 848.399 848.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1010 0.000128 1024 220 640 122880 13.4631 6.91139 79.5258 208.983 309.047 309.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000256 1024 190 600 74640 3.5449 57.5218 104.907 166.026 166.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.000512 512 170 320 32960 1.16134 0.8296 6.45821 26.245 34.7953 34.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000256 4096 210 3000 64320 13.9994 740.372 419.095 1173.51 1173.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000128 1024 220 640 123520 13.5467 6.84358 100.307 209.619 330.474 330.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 0.000256 1024 190 600 74560 3.5287 38.2834 104.952 146.816 146.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1030 0.000512 512 170 320 32640 1.16454 0.82896 4.49968 26.1953 32.7875 32.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.000256 4096 210 3000 64240 13.9911 470.212 419.264 903.513 903.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000128 1024 220 640 122880 13.5436 6.84851 80.255 209.865 310.669 310.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 0.000256 1024 190 600 74520 3.52701 31.7463 104.848 140.173 140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1030 0.000512 512 170 320 32640 1.17274 0.831392 3.84419 26.3127 32.2591 32.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.000256 4096 210 3000 64200 13.996 385.051 418.946 818.037 818.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1010 0.000128 1024 220 640 122880 13.5007 6.88339 80.6598 208.849 310.047 310.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000256 1024 190 600 74592 3.5288 54.4136 104.951 162.948 163.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000512 512 170 320 33024 1.16659 0.830624 5.92499 26.3433 34.3629 34.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000256 4096 210 3000 64320 13.9944 681.017 419.543 1114.6 1114.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000128 1024 220 640 122880 13.5041 6.84013 91.667 209.485 321.657 321.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000256 1024 190 600 74496 3.53245 35.5366 104.782 143.903 143.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000512 512 170 320 32640 1.1647 0.831488 3.9544 26.2201 32.2746 32.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000256 4096 210 3000 64224 13.986 446.911 418.92 879.865 879.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000128 1024 220 640 121344 13.4858 6.96525 59.7726 208.294 288.683 288.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000256 1024 190 600 74448 3.53296 29.5974 104.861 138.047 138.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.000512 512 170 320 32256 1.1657 0.824032 3.25923 26.1445 31.4928 31.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000256 4096 210 3000 64224 14.0009 365.871 419.424 799.342 799.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000128 1024 220 640 119808 13.5292 6.81952 48.9436 207.494 276.947 277.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000256 1024 190 600 74592 3.53619 69.9882 104.861 178.437 178.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000512 512 170 320 33152 1.16717 0.831488 8.55888 26.3171 36.9739 37.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000256 4096 210 3000 64288 13.9897 970.397 419.08 1403.51 1403.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000128 1024 220 640 122752 13.5511 6.8376 133.482 209.291 363.33 363.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000256 1024 190 600 74480 3.53258 47.0051 104.884 155.473 155.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000512 512 170 320 32704 1.16208 0.820512 5.5632 26.0847 33.7305 33.8209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000256 4096 210 3000 64176 13.9832 613.556 419.092 1046.68 1046.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000128 1024 220 640 121856 13.612 6.83533 82.7088 209.56 312.877 313.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000256 1024 190 600 74424 3.53267 40.0814 104.874 148.54 148.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000512 512 170 320 32256 1.16304 0.81744 4.5375 25.9693 32.5896 32.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000256 4096 210 3000 64176 13.9879 498.783 419.349 932.164 932.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000128 1024 220 640 120960 13.7089 6.84237 67.6108 209.616 297.938 298.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000256 1024 190 600 74560 3.5369 68.0531 104.926 176.569 176.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000512 512 170 320 33024 1.16461 0.829856 8.024 26.3038 36.4205 36.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000256 4096 210 3000 64256 13.9878 908.661 419.246 1341.94 1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000128 1024 220 640 122880 13.4565 6.828 124.254 209.152 353.855 353.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000256 1024 190 600 74496 3.53472 46.2534 104.916 154.757 154.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000512 512 170 320 32768 1.16941 0.831968 5.22272 26.3509 33.6761 33.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000256 4096 210 3000 64128 13.9861 582.746 418.874 1015.65 1015.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000128 1024 220 640 122880 13.4736 6.82803 78.9734 209.217 308.651 308.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000256 1024 190 600 74304 3.53075 37.5644 104.756 145.907 145.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000512 512 170 320 32256 1.16291 0.821248 4.25344 26.0526 32.3889 32.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000256 4096 210 3000 64128 13.9832 471.657 419.351 905.035 905.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000128 1024 220 640 119808 13.4211 6.79754 62.6698 206.583 289.63 289.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000256 1024 190 600 74592 3.54022 68.8123 104.851 177.254 177.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000512 512 170 320 32832 1.1656 0.831072 8.25126 26.2601 36.6081 36.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000256 4096 210 3000 64296 13.9945 931.453 419.004 1364.5 1364.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000128 1024 220 640 122112 13.537 6.84851 125.691 208.741 354.976 355.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000256 1024 190 600 74448 3.53619 49.1628 104.861 157.614 157.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000512 512 170 320 32256 1.16566 0.82528 5.2991 26.1389 33.5294 33.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000256 4096 210 3000 64224 13.996 607.496 419.485 1041.02 1041.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000128 1024 220 640 119808 13.5321 6.82266 80.5763 207.488 308.579 308.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000256 1024 190 600 74304 3.53302 42.8955 104.687 151.169 151.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000512 512 170 320 31968 1.15766 0.81136 4.9152 25.7893 32.7718 32.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000256 4096 210 3000 64152 14.0022 535.215 419.117 968.379 968.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000128 1024 220 640 120960 13.6621 6.84294 71.9032 208.986 301.558 301.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000256 1024 190 600 74304 3.53568 38.8181 104.872 147.278 147.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000512 512 170 320 31104 1.16086 0.81152 4.16973 25.8557 32.0985 32.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000256 4096 210 3000 63936 13.9806 473.514 418.699 906.238 906.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000128 1024 220 640 115200 13.5735 6.78522 61.4517 204.622 286.598 286.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000256 1024 190 600 74560 3.52842 66.2979 104.851 174.731 174.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000512 512 170 320 32640 1.16138 0.82576 7.57098 26.1577 35.8155 35.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000256 4096 210 3000 64240 13.9834 877.77 418.936 1310.74 1310.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000128 1024 220 640 122880 13.5436 6.84595 118.472 209.654 348.681 348.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000256 1024 190 600 74400 3.53309 48.0024 104.94 156.529 156.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000512 512 170 320 32000 1.1577 0.818272 5.28998 26.0093 33.3738 33.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000256 4096 210 3000 64160 13.9899 596.023 418.918 1028.98 1029.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000128 1024 220 640 120320 13.35 6.80141 79.2849 206.369 305.97 306.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000256 1024 190 600 74400 3.5304 42.5845 105.125 151.294 151.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000512 512 170 320 31680 1.17302 0.821248 4.29581 26.0855 32.4788 32.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000256 4096 210 3000 64080 13.984 499.377 419.243 932.649 932.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000128 1024 220 640 119040 13.4923 6.80694 66.1068 206.593 293.164 293.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000256 1024 190 600 74240 3.53344 38.1263 104.834 146.549 146.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000512 512 170 320 32000 1.16531 0.824064 4.47571 26.1375 32.704 32.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000256 4096 210 3000 64000 13.9815 500.423 419.222 933.672 933.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000128 1024 220 640 117760 13.5784 6.8096 64.1533 206.728 291.433 291.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000256 1024 190 600 74496 3.53462 64.8376 104.863 173.288 173.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000512 512 170 320 32640 1.16013 0.827552 7.30576 26.2317 35.6286 35.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000256 4096 210 3000 64224 13.9814 830.833 419.18 1264.04 1264.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000128 1024 220 640 121344 13.4962 7.04256 109.713 208.471 338.884 339.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000256 1024 190 600 74304 3.53075 46.6187 104.661 154.865 154.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000512 512 170 320 32256 1.16122 0.821248 5.22282 26.0247 33.3293 33.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000256 4096 210 3000 64128 13.9807 588.12 418.869 1021.01 1021.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000128 1024 220 640 119808 13.4236 6.79888 77.8089 206.382 304.579 304.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000256 1024 190 600 74304 3.53526 40.011 104.858 148.456 148.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000512 512 170 320 31104 1.15965 0.813056 4.22202 25.8541 32.1489 32.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000256 4096 210 3000 63936 13.9836 484.009 418.624 916.659 916.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000128 1024 220 640 115200 13.5603 6.78067 62.4683 204.586 287.557 287.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000256 1024 190 600 74112 3.53347 36.6143 104.649 144.852 144.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000512 512 170 320 32256 1.16842 0.830528 4.08285 26.1596 32.3408 32.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000256 4096 210 3000 63744 13.9715 453.96 417.891 885.87 885.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000128 1024 220 640 116736 13.678 6.80298 60.0287 206.627 287.297 287.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000256 1024 190 600 74500 3.5367 65.7624 104.796 174.148 174.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000512 512 170 320 32800 1.1679 0.829248 7.58563 26.2271 35.9095 35.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000256 4096 210 3000 64200 13.9862 855.401 418.751 1288.18 1288.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000128 1024 220 640 121600 13.5624 6.84909 114.987 208.402 343.967 344.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000256 1024 190 600 74400 3.53606 50.2411 105.802 159.633 159.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000512 512 170 320 32000 1.164 0.818176 5.16397 26.2733 33.5202 33.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000256 4096 210 3000 64000 13.984 581.214 422.285 1017.53 1017.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000128 1024 220 640 118400 13.5811 6.81562 76.7507 208.366 305.679 305.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000256 1024 190 600 74100 3.52707 41.3142 104.537 149.43 149.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000512 512 170 320 32400 1.16762 0.825344 4.5848 26.1005 32.7756 32.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000256 4096 210 3000 63900 13.9845 515.979 418.217 948.227 948.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000128 1024 220 640 120000 13.4786 6.81824 67.7951 206.519 294.77 294.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000256 1024 190 600 74000 3.52461 38.5947 104.62 146.792 146.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000512 512 170 320 32000 1.1705 0.824672 4.36211 26.1914 32.6462 32.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000256 4096 210 3000 63600 13.9633 460.28 417.516 891.807 891.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000128 1024 220 640 115200 13.7896 6.80963 60.5068 206.949 288.221 288.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 0.000256 1024 190 576 74784 3.55178 55.1818 104.872 163.661 163.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1030 0.000512 512 170 336 32128 1.17021 0.831456 6.77693 26.2567 35.1337 35.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.000256 4096 210 2976 64448 13.9973 699.748 419.033 1132.82 1132.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000128 1024 220 624 122880 13.5132 6.83363 104.582 209.559 334.645 334.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 0.000256 1024 190 576 74752 3.55533 34.6746 104.88 143.161 143.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1030 0.000512 512 170 336 32000 1.17629 0.830976 4.6823 26.2879 33.0775 33.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.000256 4096 210 2976 64384 13.9855 449.391 418.873 882.295 882.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1010 0.000128 1024 220 624 121856 13.5436 6.828 85.3765 208.908 314.815 314.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 0.000256 1024 190 576 74688 3.54304 28.8166 104.851 137.266 137.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 0.000512 512 170 336 31872 1.17526 0.827904 4.01552 26.2197 32.3407 32.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.000256 4096 210 2976 64320 13.9838 372.517 418.759 805.307 805.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1010 0.000128 1024 220 624 121344 13.4908 6.82803 78.1173 208.296 306.894 307.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000256 1024 190 576 74760 3.54595 52.1789 104.958 160.732 160.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.000512 512 170 336 32160 1.17146 0.831008 6.15267 26.2657 34.5207 34.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000256 4096 210 2976 64440 13.9981 675.692 419.512 1109.25 1109.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000128 1024 220 624 122880 13.5696 6.84442 89.6084 209.764 319.951 320.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 0.000256 1024 190 576 74720 3.54458 34.2119 104.877 142.688 142.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.000512 512 170 336 32000 1.17206 0.829312 4.16051 26.1685 32.4321 32.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000256 4096 210 2976 64400 13.9918 444.472 419.134 877.642 877.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000128 1024 220 624 122880 13.5396 6.84256 59.3014 209.663 289.511 289.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 0.000256 1024 190 576 74640 3.54467 28.3941 104.914 136.906 136.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1030 0.000512 512 170 336 32160 1.1791 0.833536 3.85926 26.3244 32.2942 32.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.000256 4096 210 2976 64320 13.985 360.376 419.27 793.675 793.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000128 1024 220 624 120960 13.6485 6.8447 62.056 209.032 291.738 291.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000256 1024 190 576 74736 3.54509 67.6479 104.83 176.077 176.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000512 512 170 336 32256 1.17142 0.8328 8.58672 26.3064 36.9962 37.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000256 4096 210 2976 64416 13.9895 937.041 418.945 1370.02 1370.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000128 1024 220 624 122880 13.5079 6.84202 127.159 209.225 356.902 357.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000256 1024 190 576 74688 3.54918 43.9134 104.859 152.373 152.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000512 512 170 336 31872 1.17648 0.827712 5.67171 26.2226 33.9968 34.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.000256 4096 210 2976 64320 13.9961 591.548 418.795 1024.39 1024.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000128 1024 220 624 121344 13.4863 6.82598 78.7574 208.315 307.551 307.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000256 1024 190 576 74592 3.54586 37.4641 104.798 145.861 145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.000512 512 170 336 31680 1.17062 0.825344 4.52368 26.1224 32.7413 32.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.000256 4096 210 2976 64224 13.9843 476.339 418.546 908.913 908.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000128 1024 220 624 119808 13.5223 6.82022 63.2504 207.346 291.101 291.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 0.000256 1024 190 576 74496 3.54352 31.6601 104.744 140.003 140.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1030 0.000512 512 170 336 31488 1.17136 0.82016 4.46835 26.0341 32.5947 32.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.000256 4096 210 2976 64128 13.9795 402.686 418.348 835.059 835.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000128 1024 220 624 119808 13.4179 6.80394 75.6606 206.419 302.458 302.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000256 1024 190 576 74760 3.55123 65.5175 104.902 174.023 174.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000512 512 170 336 32256 1.17539 0.83392 8.16925 26.3153 36.5946 36.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000256 4096 210 2976 64400 13.9816 867.371 419.011 1300.41 1300.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000128 1024 220 624 122752 13.5466 6.84211 117.944 209.285 347.78 347.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000256 1024 190 576 74704 3.54877 42.762 104.913 151.278 151.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000512 512 170 336 31808 1.16858 0.821376 5.4392 26.0678 33.5984 33.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000256 4096 210 2976 64288 13.9812 548.292 418.77 981.09 981.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000128 1024 220 624 121856 13.595 6.84102 73.6298 209.399 303.628 303.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000256 1024 190 576 74592 3.5457 35.6447 104.927 144.167 144.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000512 512 170 336 31584 1.16813 0.818208 4.48598 25.9709 32.5423 32.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000256 4096 210 2976 64176 13.987 451.305 418.812 884.149 884.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000128 1024 220 624 120960 13.7131 6.84032 60.4611 209.637 290.813 290.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000256 1024 190 576 74592 3.55254 31.4429 104.913 139.959 140.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000512 512 170 336 31360 1.17594 0.823296 4.17312 26.1406 32.4127 32.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.000256 4096 210 2976 64064 13.9716 405.676 418.157 837.848 837.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000128 1024 220 624 118272 13.609 6.81882 53.5948 207.145 281.33 281.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000256 1024 190 576 74752 3.5529 63.1009 104.897 171.607 171.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000512 512 170 336 32000 1.17075 0.830176 7.992 26.284 36.3755 36.4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000256 4096 210 2976 64384 13.9811 840.757 418.959 1273.74 1273.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000128 1024 220 624 121856 13.5153 6.82803 112.214 208.954 341.672 341.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000256 1024 190 576 74624 3.54458 42.6107 104.879 151.09 151.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000512 512 170 336 31744 1.17821 0.832032 5.1519 26.3476 33.6106 33.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000256 4096 210 2976 64256 13.9817 545.263 418.877 978.167 978.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000128 1024 220 624 120832 13.636 6.82874 72.1661 209.167 301.959 302.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000256 1024 190 576 74496 3.54893 35.8195 104.817 144.239 144.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000512 512 170 336 31488 1.16829 0.819424 4.41421 26.0565 32.559 32.6517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000256 4096 210 2976 64128 13.9756 457.546 418.625 890.19 890.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000128 1024 220 624 119808 13.4163 6.80077 60.7412 206.553 287.672 287.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000256 1024 190 576 74496 3.5511 32.501 104.905 141.01 141.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000512 512 170 336 30720 1.16006 0.8112 3.80509 25.7479 31.6258 31.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000256 4096 210 2976 64000 13.9792 404.233 418.281 836.541 836.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000128 1024 220 624 118784 13.8127 6.83322 53.2285 209.388 283.426 283.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 0.000256 1024 190 576 74736 3.54893 62.079 104.889 170.57 170.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000512 512 170 336 31968 1.17862 0.829728 7.77046 26.2718 36.1513 36.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000256 4096 210 2976 64368 13.9844 831.293 418.923 1264.25 1264.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000128 1024 220 624 122112 13.534 6.84442 108.933 208.795 338.269 338.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 0.000256 1024 190 576 74592 3.54854 45.6212 104.793 154.016 154.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000512 512 170 336 31680 1.17229 0.825344 5.4072 26.1244 33.6306 33.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000256 4096 210 2976 64224 13.9883 576.762 418.535 1009.33 1009.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000128 1024 220 624 119808 13.5376 6.82195 75.438 207.345 303.303 303.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000256 1024 190 576 74520 3.54714 39.063 104.882 147.545 147.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000512 512 170 336 31104 1.16589 0.808576 4.75952 25.808 32.6416 32.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000256 4096 210 2976 64152 13.9846 487.59 418.878 920.5 920.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000128 1024 220 624 120960 13.669 6.84237 65.1524 209.162 294.996 295.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000256 1024 190 576 74304 3.54618 36.6214 104.699 144.92 144.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000512 512 170 336 31104 1.16118 0.814432 4.74557 25.8582 32.6803 32.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000256 4096 210 2976 63936 13.9852 487.671 418.386 920.087 920.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000128 1024 220 624 115200 13.5709 6.84205 61.7214 204.65 286.946 287.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000256 1024 190 576 74720 3.54509 63.9656 104.88 172.442 172.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000512 512 170 336 32000 1.16826 0.826368 7.69158 26.1648 35.9516 36.0448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000256 4096 210 2976 64400 13.9981 827.807 419.136 1260.99 1261.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000128 1024 220 624 122880 13.5477 6.89562 108.955 209.706 339.27 339.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000256 1024 190 576 74560 3.54304 45.2583 104.77 153.626 153.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000512 512 170 336 31360 1.16739 0.817888 5.60512 26.0052 33.6955 33.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000256 4096 210 2976 64320 13.9972 590.164 419.14 1023.34 1023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000128 1024 220 624 120320 13.3473 6.80947 77.0822 206.556 303.955 304.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000256 1024 190 576 74400 3.54355 38.7117 104.637 146.946 147.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000512 512 170 336 31680 1.17149 0.822016 4.51226 26.0565 32.6594 32.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000256 4096 210 2976 64080 13.9721 485.262 418.17 917.452 917.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000128 1024 220 624 119040 13.4783 6.8055 63.6651 206.39 290.506 290.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000256 1024 190 576 74240 3.5423 35.9219 104.549 144.067 144.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000512 512 170 336 30720 1.18102 0.824864 4.3095 26.1109 32.5289 32.6217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000256 4096 210 2976 64000 13.9862 451.933 418.227 884.192 884.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000128 1024 220 624 117760 13.5822 6.80512 59.3462 206.529 286.419 286.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 0.000256 1024 190 600 74624 3.53594 57.2782 104.846 165.714 165.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1030 0.000512 512 170 350 31872 1.17149 0.830656 7.1943 26.2547 35.5518 35.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.000256 4096 210 3000 64320 13.9858 733.046 418.941 1166.02 1166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000128 1024 220 650 121856 13.6028 6.83664 110.792 209.565 340.953 341.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 0.000256 1024 190 600 74560 3.54099 38.2609 104.917 146.771 146.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1030 0.000512 512 170 350 31744 1.17581 0.832576 4.93933 26.3082 33.3572 33.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.000256 4096 210 3000 64256 13.9919 466.619 419.209 899.866 899.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1010 0.000128 1024 220 650 120832 13.6272 6.82973 90.0667 209.13 319.808 319.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 0.000256 1024 190 600 74496 3.53878 31.7233 104.886 140.201 140.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 0.000512 512 170 350 31488 1.17869 0.829024 4.22125 26.2457 32.5737 32.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.000256 4096 210 3000 64224 13.9918 383.185 419.266 816.49 816.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1010 0.000128 1024 220 650 119808 13.6339 6.82435 81.3181 208.509 310.447 310.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000256 1024 190 600 74640 3.54509 54.1719 104.874 162.645 162.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.000512 512 170 350 31840 1.1736 0.831136 6.41078 26.2381 34.7506 34.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000256 4096 210 3000 64320 14.0001 684.779 418.967 1117.79 1117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000128 1024 220 650 121600 13.6833 6.84554 93.1172 209.553 323.363 323.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000256 1024 190 600 74560 3.5248 35.5062 104.95 144.035 144.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.000512 512 170 350 31680 1.17667 0.827392 4.23341 26.191 32.5273 32.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000256 4096 210 3000 64240 13.9842 439.728 419.259 873.018 873.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000128 1024 220 650 121600 13.6551 6.84362 60.2742 209.861 290.791 290.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 0.000256 1024 190 600 74520 3.5257 29.7857 104.94 138.306 138.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1030 0.000512 512 170 350 31680 1.18579 0.830176 4.01853 26.3255 32.461 32.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.000256 4096 210 3000 64200 13.9796 365.232 419.218 798.473 798.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000128 1024 220 650 120960 13.6516 6.83853 64.6683 209.033 294.35 294.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 0.000256 1024 190 600 74400 3.53075 26.1816 104.74 134.508 134.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1030 0.000512 512 170 350 31360 1.16877 0.81936 3.63584 26.0096 31.7326 31.8249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.000256 4096 210 3000 64160 13.9934 314.586 418.879 747.501 747.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1010 0.000128 1024 220 650 117760 13.548 6.80141 67.9853 206.346 294.831 294.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000256 1024 190 600 74592 3.52666 68.5996 104.865 177.045 177.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000512 512 170 350 31872 1.17766 0.831488 8.71382 26.3157 37.1367 37.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000256 4096 210 3000 64320 13.9919 929.518 419.189 1362.75 1362.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000128 1024 220 650 121344 13.6217 6.98387 128.493 209.303 358.562 358.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000256 1024 190 600 74496 3.53466 44.9293 104.881 153.399 153.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000512 512 170 350 31488 1.18006 0.831008 5.64381 26.2477 34.0007 34.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.000256 4096 210 3000 64224 13.9834 581.671 419.261 1014.96 1015.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000128 1024 220 650 119808 13.6226 7.04992 78.9259 208.511 308.273 308.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000256 1024 190 600 74448 3.5328 37.8969 104.874 146.354 146.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.000512 512 170 350 31104 1.1816 0.82352 4.61155 26.1436 32.8612 32.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.000256 4096 210 3000 64224 13.9936 473.171 419.48 906.686 906.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000128 1024 220 650 119808 13.5332 6.81968 64.7043 207.521 292.745 292.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 0.000256 1024 190 600 74304 3.5328 32.5582 104.657 140.799 140.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.000512 512 170 350 30720 1.17418 0.819712 4.01581 26.028 32.1411 32.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.000256 4096 210 3000 64128 13.9878 402.272 418.867 835.174 835.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000128 1024 220 650 116736 13.6474 6.79907 75.1796 206.383 302.165 302.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000256 1024 190 600 74592 3.53491 67.2346 104.875 175.697 175.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000512 512 170 350 31808 1.18166 0.833536 8.23776 26.3272 36.6796 36.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000256 4096 210 3000 64288 13.9869 847.568 419.057 1280.65 1280.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000128 1024 220 650 120960 13.7148 6.84032 117.912 209.322 347.951 348.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000256 1024 190 600 74480 3.53238 43.7988 104.862 152.247 152.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000512 512 170 350 31360 1.17405 0.823296 5.43171 26.0751 33.6057 33.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000256 4096 210 3000 64176 13.9893 542.405 418.992 975.431 975.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000128 1024 220 650 120064 13.7462 6.8336 74.4746 209.509 304.726 304.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000256 1024 190 600 74424 3.53261 36.4848 104.801 144.87 144.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000512 512 170 350 30912 1.17546 0.817568 4.40461 25.9518 32.4506 32.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000256 4096 210 3000 64176 13.9852 445.442 419.062 878.53 878.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000128 1024 220 650 120960 13.7249 6.83827 61.7178 209.466 291.906 292.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000256 1024 190 600 74368 3.53075 31.9675 104.786 140.338 140.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000512 512 170 350 31360 1.17862 0.826112 4.24819 26.135 32.4859 32.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.000256 4096 210 3000 64064 13.9882 401.4 418.692 834.128 834.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000128 1024 220 650 118272 13.61 6.84646 54.4676 207.108 282.192 282.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000256 1024 190 600 74560 3.53485 64.215 104.831 172.635 172.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000512 512 170 350 31744 1.17728 0.831136 8.18339 26.2838 36.5763 36.6694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000256 4096 210 3000 64256 13.9911 846.42 418.874 1279.33 1279.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000128 1024 220 650 120832 13.6126 6.82694 115.52 208.965 345.089 345.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000256 1024 190 600 74496 3.5344 44.4279 104.903 152.918 152.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000512 512 170 350 31744 1.1767 0.832064 5.42022 26.346 33.8762 33.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000256 4096 210 3000 64128 13.9822 551.068 418.818 983.915 983.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000128 1024 220 650 120832 13.6416 6.83248 75.1379 209.193 304.972 305.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000256 1024 190 600 74304 3.53296 38.5126 104.738 146.836 146.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000512 512 170 350 30720 1.17571 0.820128 4.61155 26.0464 32.7522 32.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000256 4096 210 3000 64128 13.9816 466.956 419.181 900.165 900.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000128 1024 220 650 116736 13.6634 6.80346 62.664 206.537 289.834 289.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000256 1024 190 600 74240 3.53453 34.0784 104.66 142.324 142.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000512 512 170 350 30720 1.16112 0.810624 4.03264 25.7303 31.8373 31.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000256 4096 210 3000 64000 13.9872 415.08 418.619 847.73 847.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000128 1024 220 650 118784 13.8065 6.83398 56.4802 209.213 286.502 286.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000256 1024 190 600 74592 3.54195 67.496 104.863 175.952 176.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000512 512 170 350 31680 1.17901 0.831488 8.40486 26.2598 36.7766 36.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000256 4096 210 3000 64296 13.9944 874.717 419.041 1307.8 1307.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000128 1024 220 650 120960 13.6373 6.8448 118.12 208.753 347.517 347.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000256 1024 190 600 74448 3.53338 48.9554 104.872 157.416 157.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000512 512 170 350 31104 1.17674 0.826272 5.95014 26.1408 34.197 34.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000256 4096 210 3000 64224 13.9999 622.715 419.461 1056.22 1056.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000128 1024 220 650 119808 13.5352 6.82176 83.8413 207.523 311.891 312.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000256 1024 190 600 74304 3.536 41.7523 104.775 150.116 150.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000512 512 170 350 30240 1.17645 0.812192 5.12758 25.8092 33.0247 33.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000256 4096 210 3000 64152 13.9959 510.623 419.475 944.139 944.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000128 1024 220 650 120960 13.6522 6.84541 70.4497 209.165 300.276 300.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000256 1024 190 600 74304 3.53075 38.5679 104.886 147.038 147.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000512 512 170 350 29952 1.17296 0.813024 4.61827 25.861 32.565 32.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000256 4096 210 3000 63936 13.9837 483.538 418.759 916.325 916.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000128 1024 220 650 115200 13.5583 6.77782 63.5933 204.654 288.741 288.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000256 1024 190 600 74160 3.53536 36.9582 104.691 145.236 145.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000512 512 170 350 30240 1.15904 0.799104 4.32208 25.4935 31.874 31.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000256 4096 210 3000 63720 13.9596 439.88 417.573 871.46 871.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000128 1024 220 650 120960 13.6937 6.84659 62.0073 209.176 291.891 292.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000256 1024 190 600 74560 3.52758 64.4745 104.843 172.898 172.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000512 512 170 350 31680 1.17802 0.82944 7.98835 26.1608 36.2588 36.3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000256 4096 210 3000 64240 13.9776 843.089 418.86 1275.97 1276.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000128 1024 220 650 121600 13.6545 6.84307 115.205 209.649 345.52 345.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000256 1024 190 600 74400 3.53382 48.4618 104.745 156.796 156.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000512 512 170 350 31360 1.168 0.821248 5.78858 26.0078 33.8866 33.9815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000256 4096 210 3000 64160 13.9818 582.081 418.865 1014.97 1015.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000128 1024 220 650 117760 13.548 6.80243 77.4093 206.336 304.262 304.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000256 1024 190 600 74400 3.52816 40.6418 104.84 149.063 149.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000512 512 170 350 30720 1.1785 0.820064 4.74269 26.0548 32.8934 32.9851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000256 4096 210 3000 64080 13.9858 499.971 418.892 932.895 932.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000128 1024 220 650 119040 13.4984 6.80678 66.7945 206.417 293.678 293.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000256 1024 190 600 74240 3.5328 38.0339 104.749 146.37 146.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000512 512 170 350 30720 1.18499 0.823488 4.56234 26.1139 32.7836 32.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000256 4096 210 3000 64000 13.9911 455.014 418.864 887.916 887.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000128 1024 220 650 117760 13.5791 6.80141 61.6569 206.557 288.762 288.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000256 1024 190 600 74000 3.52272 38.5984 104.527 146.702 146.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000512 512 170 350 30400 1.18762 0.825888 4.2911 26.1693 32.5751 32.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000256 4096 210 3000 63600 13.9636 434.394 417.143 865.545 865.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000128 1024 220 650 115200 13.7954 6.81014 58.0732 206.654 285.506 285.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 0.000256 1024 190 600 74624 3.53539 53.8243 104.872 162.286 162.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1030 0.000512 512 170 360 31488 1.17472 0.832672 6.54774 26.2615 34.9162 35.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 0.000256 4096 210 3000 64320 13.9839 677.058 419.036 1110.12 1110.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000128 1024 220 660 119808 13.7532 6.82995 101.101 209.602 331.452 331.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 0.000256 1024 190 600 74560 3.53485 35.4027 104.804 143.795 143.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1030 0.000512 512 170 360 31488 1.18214 0.83312 4.6784 26.2816 33.0773 33.1686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 0.000256 4096 210 3000 64256 13.9863 444.5 418.765 877.296 877.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1010 0.000128 1024 220 660 118784 13.792 6.82861 82.8249 208.907 312.515 312.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 0.000256 1024 190 600 74496 3.53075 29.2298 104.871 137.684 137.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1030 0.000512 512 170 360 31104 1.18147 0.831232 3.9399 26.243 32.2959 32.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 0.000256 4096 210 3000 64224 13.9858 357.544 419.218 790.792 790.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1010 0.000128 1024 220 660 118272 13.7602 6.82515 75.1868 208.486 304.416 304.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 0.000256 1024 190 600 74496 3.5369 25.7591 104.825 134.172 134.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 0.000512 512 170 360 31232 1.18387 0.837216 3.56435 26.3277 32.0119 32.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 0.000256 4096 210 3000 64128 13.9878 309.984 418.599 742.613 742.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1010 0.000128 1024 220 660 118784 13.8016 6.83152 68.7521 209.04 298.58 298.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000256 1024 190 600 74640 3.54435 68.7555 104.905 177.257 177.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000512 512 170 360 31520 1.1801 0.829216 8.60794 26.2411 36.9596 37.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000256 4096 210 3000 64320 13.994 929.756 419.088 1362.88 1362.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000128 1024 220 660 119680 13.8204 6.84675 128.782 209.611 359.222 359.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000256 1024 190 600 74560 3.52918 44.8623 104.924 153.372 153.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.000512 512 170 360 31360 1.17872 0.827392 5.5392 26.1844 33.8251 33.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000256 4096 210 3000 64240 13.9885 581.968 419.157 1015.16 1015.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000128 1024 220 660 119040 13.8484 6.84032 79.4995 209.818 310.171 310.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 0.000256 1024 190 600 74520 3.52954 37.9412 104.849 146.373 146.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1030 0.000512 512 170 360 31200 1.18454 0.827392 5.24275 26.3023 33.6588 33.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 0.000256 4096 210 3000 64200 13.9814 472.082 418.869 904.979 905.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000128 1024 220 660 119040 13.7883 6.84115 84.1348 208.855 313.774 313.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 0.000256 1024 190 600 74400 3.53597 32.5343 104.845 140.967 141.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1030 0.000512 512 170 360 30720 1.1752 0.818496 4.57162 26.0311 32.6934 32.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 0.000256 4096 210 3000 64160 13.9852 401.132 419.267 834.428 834.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000128 1024 220 660 115200 13.7511 6.87702 75.9287 206.534 303.247 303.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000256 1024 190 600 74592 3.52906 67.0797 104.952 175.614 175.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000512 512 170 360 31488 1.17741 0.830784 7.91411 26.3359 36.3559 36.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000256 4096 210 3000 64320 14.0022 851.347 419.523 1284.92 1284.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000128 1024 220 660 119808 13.7518 6.83827 118.758 209.507 349.02 349.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000256 1024 190 600 74496 3.5304 43.348 104.799 151.734 151.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000512 512 170 360 31104 1.18342 0.827776 5.25981 26.2231 33.5948 33.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000256 4096 210 3000 64224 13.9837 537.026 418.924 969.981 970.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000128 1024 220 660 118272 13.7388 6.82189 74.2989 208.341 303.366 303.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000256 1024 190 600 74448 3.53158 36.0774 104.863 144.525 144.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000512 512 170 360 31104 1.17766 0.823296 4.4767 26.1411 32.7206 32.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000256 4096 210 3000 64224 13.996 442.276 419.428 875.744 875.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000128 1024 220 660 117504 13.7206 6.8215 59.6957 207.496 287.895 288.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000256 1024 190 600 74304 3.52874 31.5884 104.76 139.929 139.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.000512 512 170 360 30720 1.17514 0.821248 4.09578 26.0494 32.2384 32.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000256 4096 210 3000 64128 13.9833 397.773 419.272 831.074 831.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000128 1024 220 660 116736 13.6469 6.8137 53.9095 206.579 281.11 281.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 0.000256 1024 190 600 74400 3.52666 28.4893 104.929 136.996 137.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1030 0.000512 512 170 360 30720 1.1776 0.821152 4.00755 26.0813 32.1879 32.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 0.000256 4096 210 3000 64080 13.9901 344.199 419.175 777.408 777.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000128 1024 220 660 115200 13.786 6.81133 66.2064 206.594 293.556 293.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000256 1024 190 600 74592 3.54547 62.6517 104.958 171.207 171.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000512 512 170 360 31584 1.18746 0.83696 7.89552 26.3447 36.3626 36.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000256 4096 210 3000 64288 13.9931 816.091 419.474 1249.6 1249.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000128 1024 220 660 119168 13.8082 6.85558 112.332 209.488 342.646 342.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000256 1024 190 600 74480 3.5328 42.0042 104.863 150.453 150.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000512 512 170 360 30912 1.17949 0.82016 5.20608 26.077 33.3814 33.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000256 4096 210 3000 64176 13.9878 521.313 418.989 954.338 954.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000128 1024 220 660 118272 13.8571 7.21715 71.0839 209.511 301.829 301.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000256 1024 190 600 74424 3.52934 35.4919 104.885 143.959 144.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000512 512 170 360 30912 1.17453 0.820384 4.39504 25.9751 32.4605 32.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000256 4096 210 3000 64176 13.993 435.065 419.399 868.5 868.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000128 1024 220 660 118272 13.9028 6.83894 60.3962 209.633 290.93 291.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000256 1024 190 600 74368 3.5345 30.8096 104.883 139.281 139.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000512 512 170 360 30464 1.18493 0.825344 3.48557 26.9687 32.5617 32.6553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000256 4096 210 3000 64064 13.9781 382.191 419.086 815.299 815.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000128 1024 220 660 114688 13.8884 6.81594 51.4773 207.306 279.651 279.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000256 1024 190 600 74200 3.52886 27.681 104.61 135.872 135.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000512 512 170 360 30240 1.17802 0.814784 3.33722 25.8648 31.2964 31.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000256 4096 210 3000 63840 13.9694 336.084 417.675 767.773 767.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000128 1024 220 660 112000 13.9037 6.79491 44.3408 204.726 269.93 270.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000256 1024 190 600 74560 3.53475 61.7519 104.929 170.267 170.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000512 512 170 360 31488 1.17846 0.831488 7.57344 26.3065 35.9854 36.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000256 4096 210 3000 64256 13.9839 771.548 419.264 1204.84 1204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000128 1024 220 660 118784 13.7801 6.83363 106.602 209.163 336.539 336.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000256 1024 190 600 74496 3.53437 42.9893 104.843 151.419 151.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000512 512 170 360 31232 1.18294 0.835584 5.12515 26.3367 33.5776 33.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000256 4096 210 3000 64128 13.9878 531.493 418.595 964.121 964.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000128 1024 220 660 118784 13.7802 6.82662 72.5923 209.075 302.437 302.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000256 1024 190 600 74304 3.5287 36.3931 104.672 144.645 144.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000512 512 170 360 30720 1.17677 0.819904 4.48323 26.0303 32.6075 32.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000256 4096 210 3000 64128 13.9859 440.84 418.929 873.798 873.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000128 1024 220 660 116736 13.6576 6.79731 59.606 206.405 286.629 286.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000256 1024 190 600 74240 3.5305 32.8775 104.759 141.221 141.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000512 512 170 360 29696 1.17286 0.81056 3.91795 25.7502 31.7497 31.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000256 4096 210 3000 64000 13.9862 406.712 418.921 839.665 839.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000128 1024 220 660 118784 13.8257 6.83622 56.7739 209.415 287.015 287.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000256 1024 190 600 74240 3.5313 30.847 104.761 139.191 139.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000512 512 170 360 30720 1.18576 0.826176 3.84307 26.1149 32.0735 32.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000256 4096 210 3000 64000 14.0028 371.651 418.937 804.635 804.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000128 1024 220 660 112640 13.9882 6.79734 49.5893 206.793 277.333 277.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 0.000256 1024 190 576 74784 3.55571 50.7223 104.999 159.334 159.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1030 0.000512 512 170 320 31360 1.17965 0.831616 6.02931 26.2868 34.4265 34.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.000256 4096 210 3008 64288 13.9462 667.349 419.466 1100.81 1100.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000128 1024 220 640 119808 13.7665 6.83168 97.5736 209.807 328.132 328.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 0.000256 1024 190 576 74752 3.55456 33.3289 104.992 141.928 141.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1030 0.000512 512 170 320 31232 1.18026 0.829824 4.21718 26.307 32.6375 32.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.000256 4096 210 3008 64256 13.9466 429.931 419.426 863.349 863.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1010 0.000128 1024 220 640 118784 13.775 6.82771 78.5217 209.136 308.418 308.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 0.000256 1024 190 576 74688 3.54291 27.9219 104.878 136.395 136.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1030 0.000512 512 170 320 31104 1.17987 0.827392 3.6281 26.2258 31.9616 32.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.000256 4096 210 3008 64224 13.9515 352.553 419.136 785.686 785.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1010 0.000128 1024 220 640 118272 13.7634 6.82963 72.0098 208.346 301.106 301.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 0.000256 1024 190 576 74624 3.54672 24.4639 104.821 132.885 132.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 0.000512 512 170 320 31232 1.18426 0.832672 3.28176 26.3309 31.7292 31.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.000256 4096 210 3008 64128 13.9451 305.282 418.736 738.008 738.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1010 0.000128 1024 220 640 118784 13.8032 6.83098 66.6169 209.05 296.456 296.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000256 1024 190 576 74760 3.54877 65.7572 104.978 174.338 174.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000512 512 170 320 31360 1.17914 0.829952 7.63821 26.2676 36.0145 36.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000256 4096 210 3008 64280 13.956 899.743 419.46 1333.2 1333.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000128 1024 220 640 119680 13.8129 6.84195 120.205 209.808 350.829 350.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000256 1024 190 576 74720 3.54736 41.9267 104.979 150.509 150.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.000512 512 170 320 31040 1.18163 0.825344 4.8903 26.1916 33.1898 33.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000256 4096 210 3008 64240 13.9502 550.898 419.459 984.352 984.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000128 1024 220 640 119040 13.8463 6.84371 73.6875 209.863 304.407 304.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 0.000256 1024 190 576 74640 3.54531 34.4174 104.924 142.943 143.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1030 0.000512 512 170 320 31200 1.18755 0.831488 4.84794 26.3255 33.2912 33.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.000256 4096 210 3008 64200 13.9526 454.855 419.492 888.345 888.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000128 1024 220 640 119040 13.7946 6.84461 79.7064 209.054 309.56 309.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 0.000256 1024 190 576 74560 3.54918 30.5645 104.79 138.958 139.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1030 0.000512 512 170 320 30720 1.17818 0.8192 4.3255 26.0098 32.4323 32.5243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.000256 4096 210 3008 64160 13.9587 390.307 419.119 823.43 823.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000128 1024 220 640 115200 13.7522 6.80435 73.1238 206.363 300.198 300.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 0.000256 1024 190 576 74600 3.54304 27.0558 104.978 135.632 135.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1030 0.000512 512 170 320 30400 1.18618 0.82064 4.1128 26.0605 32.278 32.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.000256 4096 210 3008 64000 13.9641 354.511 418.821 787.341 787.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1010 0.000128 1024 220 640 115200 13.8253 6.81693 85.1953 206.585 312.582 312.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000256 1024 190 576 74736 3.54269 62.6274 104.944 171.166 171.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000512 512 170 320 31488 1.17949 0.833536 7.15478 26.3334 35.6049 35.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000256 4096 210 3008 64272 13.9489 825.724 419.412 1259.13 1259.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000128 1024 220 640 119808 13.7596 6.84851 112.098 209.451 342.319 342.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000256 1024 190 576 74688 3.54509 40.4542 104.851 148.904 148.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000512 512 170 320 31104 1.17875 0.827552 4.68627 26.216 33.008 33.1029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000256 4096 210 3008 64224 13.9436 516.264 419.027 949.279 949.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000128 1024 220 640 118272 13.745 6.82394 69.924 208.294 298.943 299.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000256 1024 190 576 74592 3.54749 33.2508 104.894 141.747 141.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000512 512 170 320 31104 1.18346 0.827392 3.90698 26.1466 32.1646 32.2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000256 4096 210 3008 64080 13.939 425.828 418.949 858.762 858.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000128 1024 220 640 117504 13.7274 6.82189 56.0328 207.541 284.289 284.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000256 1024 190 576 74496 3.54509 29.6694 104.728 137.992 138.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.000512 512 170 320 30720 1.17453 0.821248 3.55728 26.0291 31.6825 31.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000256 4096 210 3008 64128 13.953 380.09 419.057 813.146 813.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000128 1024 220 640 116736 13.658 6.80141 50.0306 206.377 277.035 277.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 0.000256 1024 190 576 74400 3.5432 26.1547 104.766 134.517 134.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.000512 512 170 320 30720 1.1791 0.822624 2.98387 26.0835 31.1707 31.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.000256 4096 210 3008 64080 13.953 332.318 419.456 765.772 765.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000128 1024 220 640 115200 13.7973 6.8096 63.7068 206.637 291.111 291.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000256 1024 190 576 74760 3.54726 59.3162 104.988 167.904 167.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000512 512 170 320 31360 1.18563 0.834656 7.00038 26.3436 35.4582 35.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000256 4096 210 3008 64232 13.9436 0 419.249 433.201 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000256 1024 190 576 74704 3.55021 38.7514 104.904 147.261 147.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000512 512 170 320 30912 1.18125 0.819808 4.6655 26.059 32.8251 32.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000256 4096 210 3008 64176 13.9417 0 418.905 432.855 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000256 1024 190 576 74592 3.54157 32.4326 104.826 140.854 140.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000512 512 170 320 30240 1.18291 0.818208 3.85626 25.9501 31.9068 32.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000256 4096 210 3008 64008 13.9507 417.479 418.299 849.773 849.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000128 1024 220 640 118272 13.9099 6.84237 56.3604 209.446 286.722 286.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000256 1024 190 576 74592 3.55738 28.9946 104.892 137.497 137.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000512 512 170 320 30464 1.18477 0.829056 3.09901 26.1326 31.3448 31.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000256 4096 210 3008 64064 13.9598 0 418.844 432.814 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000256 1024 190 576 74480 3.54403 25.9449 104.844 134.386 134.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000512 512 170 320 30240 1.18179 0.815328 2.89645 25.8768 30.873 30.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000256 4096 210 3008 63840 13.9558 323.739 418.054 755.794 755.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000128 1024 220 640 112000 13.9092 6.8224 41.8947 204.814 267.605 267.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000256 1024 190 576 74752 3.55136 58.0097 104.898 166.512 166.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000512 512 170 320 31232 1.18381 0.83008 6.84678 26.2797 35.2405 35.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000256 4096 210 3008 64256 13.9485 770.929 419.052 1203.97 1204.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000128 1024 220 640 118784 13.7585 6.82979 102.983 208.957 332.691 332.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000256 1024 190 576 74624 3.54973 40.577 104.816 148.996 149.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000512 512 170 320 31232 1.1823 0.831008 4.5977 26.3316 33.0454 33.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000256 4096 210 3008 64128 13.9411 519.964 418.725 952.673 952.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000128 1024 220 640 118784 13.7827 6.83338 69.6568 209.04 299.468 299.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000256 1024 190 576 74496 3.54678 34.1625 104.834 142.596 142.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000512 512 170 320 30720 1.17738 0.822784 3.99053 26.0505 32.143 32.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000256 4096 210 3008 64128 13.9543 432.106 419.465 865.569 865.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000128 1024 220 640 116736 13.6533 6.80131 56.9072 206.571 284.097 284.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000256 1024 190 576 74496 3.55123 31.0986 104.812 139.516 139.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000512 512 170 320 29696 1.17309 0.80784 3.45478 25.728 31.2647 31.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000256 4096 210 3008 64000 13.9407 395.815 418.719 828.519 828.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000128 1024 220 640 118784 13.8161 6.83174 54.1635 209.215 284.191 284.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000256 1024 190 576 74240 3.54227 28.8205 104.658 137.076 137.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000512 512 170 320 30720 1.18211 0.823936 3.57904 26.141 31.8261 31.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000256 4096 210 3008 64000 13.9628 366.646 419.446 800.1 800.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000128 1024 220 640 112640 13.988 6.7993 47.1374 206.745 274.828 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000256 1024 190 576 74112 3.53923 27.8428 104.549 135.984 136.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000512 512 170 320 30720 1.18182 0.825472 3.37312 26.1724 31.6533 31.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000256 4096 210 3008 63744 13.933 345.13 418.34 777.449 777.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000128 1024 220 640 116736 13.6911 7.07949 46.8168 206.788 274.543 274.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1980 0.000256 1024 190 640 74432 3.55866 82.0996 104.892 190.604 190.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 0.000512 512 170 384 31168 1.18186 0.831872 10.361 26.335 38.8091 38.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1020 0.000256 4096 210 3072 64016 13.9824 1190.63 419.13 1623.79 1623.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 0.000128 1024 220 640 110592 14.5951 6.84042 139.391 209.559 370.542 370.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 0.000256 1024 190 640 74400 3.54918 61.9786 104.881 170.462 170.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1030 0.000512 512 170 384 30976 1.17965 0.831488 7.54077 26.2649 35.9169 36.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 0.000256 4096 210 3072 64000 13.9979 755.865 419.101 1189.01 1189.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000128 1024 220 640 110592 14.5286 6.83024 102.762 209.605 333.889 334.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 0.000256 1024 190 640 74368 3.55277 41.9561 104.969 150.53 150.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1030 0.000512 512 170 384 30976 1.18582 0.82944 5.42182 26.3069 33.8465 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 0.000256 4096 210 3072 63936 13.9837 487.401 419.286 920.715 920.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000128 1024 220 640 109568 14.5536 6.82685 73.0138 209.139 303.693 303.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 0.000256 1024 190 640 74304 3.54656 34.4883 104.836 142.927 142.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1030 0.000512 512 170 384 30720 1.18707 0.827392 4.68707 26.2245 33.022 33.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 0.000256 4096 210 3072 63936 13.9921 399.848 419.099 832.985 833.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000128 1024 220 640 109056 14.5193 6.84298 70.7984 208.315 300.636 300.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 0.000256 1024 190 640 74240 3.5536 30.6872 104.767 139.06 139.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1030 0.000512 512 170 384 30720 1.18765 0.835488 4.13661 26.3233 32.5847 32.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 0.000256 4096 210 3072 63872 13.9855 356.641 418.82 789.49 789.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1010 0.000128 1024 220 640 108544 14.6458 6.82726 69.6039 208.991 300.226 300.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 0.000256 1024 190 640 74240 3.54752 28.2637 104.839 136.704 136.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1030 0.000512 512 170 384 30080 1.17728 0.817152 4.02634 26.0071 32.1292 32.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 0.000256 4096 210 3072 63840 13.9897 326.662 418.922 759.623 759.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1010 0.000128 1024 220 640 107520 14.4129 7.66928 67.3868 206.339 295.97 296.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 0.000256 1024 190 640 74112 3.54666 26.3384 104.701 134.639 134.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1030 0.000512 512 170 384 29952 1.18125 0.820128 3.69283 26.0277 31.8215 31.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 0.000256 4096 210 3072 63744 13.9777 301.803 418.57 734.398 734.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1010 0.000128 1024 220 640 107520 14.43 6.79802 64.1467 206.375 291.904 292.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 0.000256 1024 190 640 74144 3.54515 24.8367 104.802 133.24 133.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1030 0.000512 512 170 384 30464 1.18662 0.825088 3.32144 26.1383 31.5724 31.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 0.000256 4096 210 3072 63616 13.986 284.228 418.121 716.381 716.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1010 0.000128 1024 220 640 107520 14.4974 6.81475 63.4686 207.143 292.081 292.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 0.000256 1024 190 640 73984 3.54714 23.6928 104.729 132.02 132.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1030 0.000512 512 170 384 29696 1.17424 0.811136 3.45478 25.7518 31.2933 31.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 0.000256 4096 210 3072 63744 13.9877 268.206 419.313 701.552 701.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1010 0.000128 1024 220 640 106496 14.8218 6.83402 60.2178 209.406 291.44 291.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1980 0.000256 1024 190 600 74368 3.53277 79.616 104.801 188.004 188.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 0.000512 512 170 360 30464 1.17632 0.825344 9.7768 26.135 38.011 38.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 0.000256 4096 210 3000 64064 13.9878 1154.01 418.812 1586.86 1586.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 0.000128 1024 220 660 114688 13.9365 6.81421 148.004 207.133 376.059 376.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1980 0.000256 1024 190 576 74592 3.55146 76.4589 104.906 184.969 185.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 0.000512 512 170 320 30464 1.17974 0.826944 8.81069 26.1302 37.0474 37.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 0.000256 4096 210 3008 64064 13.9388 1150.61 418.968 1583.56 1583.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1010 0.000128 1024 220 640 114688 13.9381 6.8137 141.757 207.112 369.788 369.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1980 0.000256 1024 190 600 74200 3.52637 78.7438 104.636 186.959 187.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 0.000512 512 170 350 30240 1.17734 0.817376 10.0701 25.8708 38.0366 38.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1020 0.000256 4096 210 3000 63840 13.9681 1191.72 417.832 1623.57 1623.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1010 0.000128 1024 220 650 116480 13.6146 6.79936 153.449 204.77 378.791 378.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1980 0.000256 1024 190 576 74480 3.54499 77.4946 104.904 185.995 186.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 0.000512 512 170 336 31360 1.16214 0.81568 10.0993 25.8871 38.0688 38.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 0.000256 4096 210 2976 64120 13.9837 1143.73 419.085 1576.85 1576.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 0.000128 1024 220 624 116480 13.6076 6.80243 147.516 204.932 373.018 373.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1980 0.000256 1024 190 576 74624 3.54419 76.2895 104.911 184.798 184.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 0.000512 512 170 320 32256 1.17194 0.833536 9.3584 26.3507 37.8165 37.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.000256 4096 210 2976 64256 13.9879 1149.87 419.075 1582.98 1583.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 0.000128 1024 220 640 120832 13.6938 6.83168 149.152 209.241 379.08 379.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1980 0.000256 1024 190 576 73920 3.5369 106.496 104.35 214.434 214.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 0.000512 512 170 320 30720 1.18326 0.82944 12.6411 26.2152 40.9658 41.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.000256 4096 210 2976 63840 13.9812 446.958 418.351 879.34 879.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1010 0.000128 1024 220 640 115200 13.7849 6.8055 191.385 206.765 418.898 419.036
