

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config11_s'
================================================================
* Date:           Tue Jul 18 17:23:42 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.333 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_166 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read54"   --->   Operation 7 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read53"   --->   Operation 8 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_168 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read52"   --->   Operation 9 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_169 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 10 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_170 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 11 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_171 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 12 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_172 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 13 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_173 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 14 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_174 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 15 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_175 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 16 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_176 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 17 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_177 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 18 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_178 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 19 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_179 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 20 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_180 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 21 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_181 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 22 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_182 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 23 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_183 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 24 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_184 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 25 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 26 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 27 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 28 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 29 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 30 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 31 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 32 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 33 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 34 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 35 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 36 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 37 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 38 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 39 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 40 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 41 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_201 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 42 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_202 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 43 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_203 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 44 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_204 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 45 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_205 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 46 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_206 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 47 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_207 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 48 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_208 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 49 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_209 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 50 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_210 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 51 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_211 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 52 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_212 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 53 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_213 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 54 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 55 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_215 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 56 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_216 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 57 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_217 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 58 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_218 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 59 'read' 'p_read_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_219 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 60 'read' 'p_read_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read301 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 61 'read' 'p_read301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read301"   --->   Operation 62 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_562 = zext i8 %p_read301"   --->   Operation 63 'zext' 'zext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1171_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read301, i2 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171_565 = zext i10 %shl_ln1171_68"   --->   Operation 65 'zext' 'zext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.41ns)   --->   "%sub_ln1171_568 = sub i11 0, i11 %zext_ln1171_565"   --->   Operation 66 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i11 %sub_ln1171_568"   --->   Operation 67 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.48ns)   --->   "%sub_ln1171_569 = sub i12 %sext_ln1171, i12 %zext_ln1171_562"   --->   Operation 68 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_569, i32 1, i32 11"   --->   Operation 69 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.41ns)   --->   "%sub_ln1171_696 = sub i11 %zext_ln1171, i11 %zext_ln1171_565"   --->   Operation 70 'sub' 'sub_ln1171_696' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln717_1139 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_696, i32 1, i32 10"   --->   Operation 71 'partselect' 'trunc_ln717_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln717_1140 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_568, i32 1, i32 10"   --->   Operation 72 'partselect' 'trunc_ln717_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln717_714 = sext i10 %trunc_ln717_1140"   --->   Operation 73 'sext' 'sext_ln717_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read301, i3 0"   --->   Operation 74 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i11 %shl_ln717_s"   --->   Operation 75 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.48ns)   --->   "%add_ln717_210 = add i12 %zext_ln717, i12 %zext_ln1171_562"   --->   Operation 76 'add' 'add_ln717_210' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_210, i32 1, i32 11"   --->   Operation 77 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln717_760 = zext i8 %p_read_219"   --->   Operation 78 'zext' 'zext_ln717_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.81ns)   --->   "%mul_ln717 = mul i13 %zext_ln717_760, i13 19"   --->   Operation 79 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717, i32 1, i32 12"   --->   Operation 80 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1171_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_219, i3 0"   --->   Operation 81 'bitconcatenate' 'shl_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1171_567 = zext i11 %shl_ln1171_69"   --->   Operation 82 'zext' 'zext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.48ns)   --->   "%sub_ln1171_570 = sub i12 0, i12 %zext_ln1171_567"   --->   Operation 83 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (3.81ns)   --->   "%mul_ln717_171 = mul i13 %zext_ln717_760, i13 23"   --->   Operation 84 'mul' 'mul_ln717_171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_171, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln717_761 = zext i8 %p_read_218"   --->   Operation 86 'zext' 'zext_ln717_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (3.81ns)   --->   "%mul_ln717_172 = mul i13 %zext_ln717_761, i13 19"   --->   Operation 87 'mul' 'mul_ln717_172' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_172, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1171_574 = zext i8 %p_read_217"   --->   Operation 89 'zext' 'zext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln717_78 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_217, i3 0"   --->   Operation 90 'bitconcatenate' 'shl_ln717_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1171_578 = zext i11 %shl_ln717_78"   --->   Operation 91 'zext' 'zext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.48ns)   --->   "%sub_ln1171_698 = sub i12 %zext_ln1171_574, i12 %zext_ln1171_578"   --->   Operation 92 'sub' 'sub_ln1171_698' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln717_1150 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_698, i32 1, i32 11"   --->   Operation 93 'partselect' 'trunc_ln717_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1171_382 = sext i11 %trunc_ln717_1150"   --->   Operation 94 'sext' 'sext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_216, i32 1, i32 7"   --->   Operation 95 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1171_585 = zext i8 %p_read_215"   --->   Operation 96 'zext' 'zext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln717_765 = zext i8 %p_read_215"   --->   Operation 97 'zext' 'zext_ln717_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (3.81ns)   --->   "%mul_ln717_173 = mul i13 %zext_ln717_765, i13 21"   --->   Operation 98 'mul' 'mul_ln717_173' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_173, i32 1, i32 12"   --->   Operation 99 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.30ns)   --->   "%sub_ln1171_583 = sub i9 0, i9 %zext_ln1171_585"   --->   Operation 100 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln717_1156 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_583, i32 1, i32 8"   --->   Operation 101 'partselect' 'trunc_ln717_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1171_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_214, i4 0"   --->   Operation 102 'bitconcatenate' 'shl_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1171_590 = zext i12 %shl_ln1171_79"   --->   Operation 103 'zext' 'zext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln717_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_214, i1 0"   --->   Operation 104 'bitconcatenate' 'shl_ln717_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln717_766 = zext i9 %shl_ln717_79"   --->   Operation 105 'zext' 'zext_ln717_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.54ns)   --->   "%add_ln717_211 = add i13 %zext_ln1171_590, i13 %zext_ln717_766"   --->   Operation 106 'add' 'add_ln717_211' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_211, i32 1, i32 12"   --->   Operation 107 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1171_592 = zext i8 %p_read_213"   --->   Operation 108 'zext' 'zext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1171_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_213, i4 0"   --->   Operation 109 'bitconcatenate' 'shl_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1171_593 = zext i12 %shl_ln1171_81"   --->   Operation 110 'zext' 'zext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.54ns)   --->   "%sub_ln1171_588 = sub i13 0, i13 %zext_ln1171_593"   --->   Operation 111 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i13 %sub_ln1171_588"   --->   Operation 112 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1171_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_213, i1 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1171_594 = zext i9 %shl_ln1171_82"   --->   Operation 114 'zext' 'zext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.53ns)   --->   "%sub_ln1171_589 = sub i14 %sext_ln1171_116, i14 %zext_ln1171_594"   --->   Operation 115 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln717_1162 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_589, i32 1, i32 13"   --->   Operation 116 'partselect' 'trunc_ln717_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln717_767 = zext i8 %p_read_213"   --->   Operation 117 'zext' 'zext_ln717_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln717_80 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_213, i3 0"   --->   Operation 118 'bitconcatenate' 'shl_ln717_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln717_768 = zext i11 %shl_ln717_80"   --->   Operation 119 'zext' 'zext_ln717_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln717_769 = zext i9 %shl_ln1171_82"   --->   Operation 120 'zext' 'zext_ln717_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.48ns)   --->   "%sub_ln717_275 = sub i12 %zext_ln717_768, i12 %zext_ln717_769"   --->   Operation 121 'sub' 'sub_ln717_275' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln717_1163 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_275, i32 1, i32 11"   --->   Operation 122 'partselect' 'trunc_ln717_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (3.81ns)   --->   "%mul_ln1171_114 = mul i14 %zext_ln1171_592, i14 16355"   --->   Operation 123 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln717_1164 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_114, i32 1, i32 13"   --->   Operation 124 'partselect' 'trunc_ln717_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (3.81ns)   --->   "%mul_ln717_174 = mul i13 %zext_ln717_767, i13 19"   --->   Operation 125 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_174, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (3.81ns)   --->   "%mul_ln1171_115 = mul i14 %zext_ln1171_592, i14 16365"   --->   Operation 127 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln717_1165 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_115, i32 1, i32 13"   --->   Operation 128 'partselect' 'trunc_ln717_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.48ns)   --->   "%add_ln717_212 = add i12 %zext_ln717_768, i12 %zext_ln717_769"   --->   Operation 129 'add' 'add_ln717_212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_212, i32 1, i32 11"   --->   Operation 130 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln717_771 = zext i8 %p_read_212"   --->   Operation 131 'zext' 'zext_ln717_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln717_81 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_212, i2 0"   --->   Operation 132 'bitconcatenate' 'shl_ln717_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln717_772 = zext i10 %shl_ln717_81"   --->   Operation 133 'zext' 'zext_ln717_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.41ns)   --->   "%sub_ln717_276 = sub i11 %zext_ln717_772, i11 %zext_ln717_771"   --->   Operation 134 'sub' 'sub_ln717_276' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_276, i32 1, i32 10"   --->   Operation 135 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171_598 = zext i8 %p_read_211"   --->   Operation 136 'zext' 'zext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_211, i32 1, i32 7"   --->   Operation 137 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.30ns)   --->   "%sub_ln1171_591 = sub i9 0, i9 %zext_ln1171_598"   --->   Operation 138 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln717_1171 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_591, i32 1, i32 8"   --->   Operation 139 'partselect' 'trunc_ln717_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln42_413 = zext i8 %p_read_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'zext' 'zext_ln42_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln717_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_210, i4 0"   --->   Operation 141 'bitconcatenate' 'shl_ln717_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln717_774 = zext i12 %shl_ln717_82"   --->   Operation 142 'zext' 'zext_ln717_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln717_83 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_210, i1 0"   --->   Operation 143 'bitconcatenate' 'shl_ln717_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln717_775 = zext i9 %shl_ln717_83"   --->   Operation 144 'zext' 'zext_ln717_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.54ns)   --->   "%sub_ln717_277 = sub i13 %zext_ln717_774, i13 %zext_ln717_775"   --->   Operation 145 'sub' 'sub_ln717_277' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_277, i32 1, i32 12"   --->   Operation 146 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.54ns)   --->   "%sub_ln1171_592 = sub i13 0, i13 %zext_ln717_774"   --->   Operation 147 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %sub_ln1171_592"   --->   Operation 148 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1171_83 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_210, i2 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1171_600 = zext i10 %shl_ln1171_83"   --->   Operation 150 'zext' 'zext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.53ns)   --->   "%sub_ln1171_593 = sub i14 %sext_ln1171_117, i14 %zext_ln1171_600"   --->   Operation 151 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln717_1175 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_593, i32 1, i32 13"   --->   Operation 152 'partselect' 'trunc_ln717_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.54ns)   --->   "%add_ln717_213 = add i13 %zext_ln717_774, i13 %zext_ln717_775"   --->   Operation 153 'add' 'add_ln717_213' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_213, i32 1, i32 12"   --->   Operation 154 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1171_601 = zext i8 %p_read_209"   --->   Operation 155 'zext' 'zext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1171_602 = zext i8 %p_read_209"   --->   Operation 156 'zext' 'zext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (3.81ns)   --->   "%mul_ln1171_121 = mul i13 %zext_ln1171_602, i13 8181"   --->   Operation 157 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln717_1177 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_121, i32 1, i32 12"   --->   Operation 158 'partselect' 'trunc_ln717_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (3.81ns)   --->   "%mul_ln1171_122 = mul i14 %zext_ln1171_601, i14 16361"   --->   Operation 159 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln717_1178 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_122, i32 1, i32 13"   --->   Operation 160 'partselect' 'trunc_ln717_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1171_607 = zext i8 %p_read_208"   --->   Operation 161 'zext' 'zext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln717_778 = zext i8 %p_read_208"   --->   Operation 162 'zext' 'zext_ln717_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln717_84 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_208, i3 0"   --->   Operation 163 'bitconcatenate' 'shl_ln717_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln717_779 = zext i11 %shl_ln717_84"   --->   Operation 164 'zext' 'zext_ln717_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.48ns)   --->   "%sub_ln717_278 = sub i12 %zext_ln717_779, i12 %zext_ln1171_607"   --->   Operation 165 'sub' 'sub_ln717_278' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_278, i32 1, i32 11"   --->   Operation 166 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1171_86 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_208, i2 0"   --->   Operation 167 'bitconcatenate' 'shl_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1171_608 = zext i10 %shl_ln1171_86"   --->   Operation 168 'zext' 'zext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.41ns)   --->   "%sub_ln1171_596 = sub i11 0, i11 %zext_ln1171_608"   --->   Operation 169 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i11 %sub_ln1171_596"   --->   Operation 170 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.48ns)   --->   "%sub_ln1171_597 = sub i12 %sext_ln1171_119, i12 %zext_ln1171_607"   --->   Operation 171 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln717_1180 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_597, i32 1, i32 11"   --->   Operation 172 'partselect' 'trunc_ln717_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1171_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_208, i1 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1171_610 = zext i9 %shl_ln1171_88"   --->   Operation 174 'zext' 'zext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.36ns)   --->   "%sub_ln1171_600 = sub i10 0, i10 %zext_ln1171_610"   --->   Operation 175 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln717_1183 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_600, i32 1, i32 9"   --->   Operation 176 'partselect' 'trunc_ln717_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (3.81ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_778, i13 19"   --->   Operation 177 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_177, i32 1, i32 12"   --->   Operation 178 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1171_612 = zext i8 %p_read_207"   --->   Operation 179 'zext' 'zext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln717_782 = zext i8 %p_read_207"   --->   Operation 180 'zext' 'zext_ln717_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (3.81ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_612, i13 23"   --->   Operation 181 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_178, i32 1, i32 12"   --->   Operation 182 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (3.81ns)   --->   "%mul_ln717_179 = mul i12 %zext_ln717_782, i12 13"   --->   Operation 183 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_179, i32 1, i32 11"   --->   Operation 184 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1171_616 = zext i8 %p_read_206"   --->   Operation 185 'zext' 'zext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (3.81ns)   --->   "%mul_ln1171_126 = mul i14 %zext_ln1171_616, i14 16363"   --->   Operation 186 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln717_1187 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_126, i32 1, i32 13"   --->   Operation 187 'partselect' 'trunc_ln717_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (3.81ns)   --->   "%mul_ln1171_127 = mul i14 %zext_ln1171_616, i14 16359"   --->   Operation 188 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln717_1190 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_127, i32 1, i32 13"   --->   Operation 189 'partselect' 'trunc_ln717_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1171_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_206, i4 0"   --->   Operation 190 'bitconcatenate' 'shl_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1171_618 = zext i12 %shl_ln1171_92"   --->   Operation 191 'zext' 'zext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1171_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_206, i1 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1171_619 = zext i9 %shl_ln1171_93"   --->   Operation 193 'zext' 'zext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.54ns)   --->   "%sub_ln1171_603 = sub i13 %zext_ln1171_619, i13 %zext_ln1171_618"   --->   Operation 194 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln717_1191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_603, i32 1, i32 12"   --->   Operation 195 'partselect' 'trunc_ln717_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1171_620 = zext i8 %p_read_205"   --->   Operation 196 'zext' 'zext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (3.81ns)   --->   "%mul_ln1171_129 = mul i13 %zext_ln1171_620, i13 8179"   --->   Operation 197 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln717_1193 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_129, i32 1, i32 12"   --->   Operation 198 'partselect' 'trunc_ln717_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln717_791 = zext i8 %p_read_205"   --->   Operation 199 'zext' 'zext_ln717_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln717_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_205, i4 0"   --->   Operation 200 'bitconcatenate' 'shl_ln717_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln717_792 = zext i12 %shl_ln717_88"   --->   Operation 201 'zext' 'zext_ln717_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.54ns)   --->   "%add_ln717_215 = add i13 %zext_ln717_792, i13 %zext_ln1171_620"   --->   Operation 202 'add' 'add_ln717_215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_215, i32 1, i32 12"   --->   Operation 203 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (3.81ns)   --->   "%mul_ln717_181 = mul i12 %zext_ln717_791, i12 13"   --->   Operation 204 'mul' 'mul_ln717_181' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_181, i32 1, i32 11"   --->   Operation 205 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln717_89 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_205, i3 0"   --->   Operation 206 'bitconcatenate' 'shl_ln717_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln717_794 = zext i11 %shl_ln717_89"   --->   Operation 207 'zext' 'zext_ln717_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln717_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_205, i1 0"   --->   Operation 208 'bitconcatenate' 'shl_ln717_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln717_795 = zext i9 %shl_ln717_90"   --->   Operation 209 'zext' 'zext_ln717_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.48ns)   --->   "%add_ln717_216 = add i12 %zext_ln717_794, i12 %zext_ln717_795"   --->   Operation 210 'add' 'add_ln717_216' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_216, i32 1, i32 11"   --->   Operation 211 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.48ns)   --->   "%sub_ln1171_604 = sub i12 %zext_ln717_795, i12 %zext_ln717_794"   --->   Operation 212 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_1194 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_604, i32 1, i32 11"   --->   Operation 213 'partselect' 'trunc_ln717_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1171_622 = zext i8 %p_read_204"   --->   Operation 214 'zext' 'zext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (3.81ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_622, i14 16365"   --->   Operation 215 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln717_1200 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_130, i32 1, i32 13"   --->   Operation 216 'partselect' 'trunc_ln717_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1171_629 = zext i8 %p_read_203"   --->   Operation 217 'zext' 'zext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (3.81ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_629, i14 16363"   --->   Operation 218 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln717_1201 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_131, i32 1, i32 13"   --->   Operation 219 'partselect' 'trunc_ln717_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln717_801 = zext i8 %p_read_203"   --->   Operation 220 'zext' 'zext_ln717_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (3.81ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_629, i14 16365"   --->   Operation 221 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_1202 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_132, i32 1, i32 13"   --->   Operation 222 'partselect' 'trunc_ln717_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (3.81ns)   --->   "%mul_ln717_184 = mul i13 %zext_ln717_801, i13 19"   --->   Operation 223 'mul' 'mul_ln717_184' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_184, i32 1, i32 12"   --->   Operation 224 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1171_634 = zext i8 %p_read_201"   --->   Operation 225 'zext' 'zext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln717_808 = zext i8 %p_read_201"   --->   Operation 226 'zext' 'zext_ln717_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (3.81ns)   --->   "%mul_ln717_185 = mul i12 %zext_ln717_808, i12 13"   --->   Operation 227 'mul' 'mul_ln717_185' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_185, i32 1, i32 11"   --->   Operation 228 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.30ns)   --->   "%sub_ln1171_612 = sub i9 0, i9 %zext_ln1171_634"   --->   Operation 229 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln717_1209 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_612, i32 1, i32 8"   --->   Operation 230 'partselect' 'trunc_ln717_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1171_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_200, i2 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_639 = zext i10 %shl_ln1171_100"   --->   Operation 232 'zext' 'zext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.41ns)   --->   "%sub_ln1171_613 = sub i11 0, i11 %zext_ln1171_639"   --->   Operation 233 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1171_640 = zext i8 %p_read_199"   --->   Operation 234 'zext' 'zext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1171_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_199, i1 0"   --->   Operation 235 'bitconcatenate' 'shl_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln717_96 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_199, i3 0"   --->   Operation 236 'bitconcatenate' 'shl_ln717_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln717_813 = zext i11 %shl_ln717_96"   --->   Operation 237 'zext' 'zext_ln717_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln717_814 = zext i9 %shl_ln1171_101"   --->   Operation 238 'zext' 'zext_ln717_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.48ns)   --->   "%add_ln717_219 = add i12 %zext_ln717_813, i12 %zext_ln717_814"   --->   Operation 239 'add' 'add_ln717_219' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_219, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1171_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_199, i4 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1171_642 = zext i12 %shl_ln1171_102"   --->   Operation 242 'zext' 'zext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1171_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_199, i2 0"   --->   Operation 243 'bitconcatenate' 'shl_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1171_643 = zext i10 %shl_ln1171_103"   --->   Operation 244 'zext' 'zext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.54ns)   --->   "%sub_ln1171_616 = sub i13 %zext_ln1171_643, i13 %zext_ln1171_642"   --->   Operation 245 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln717_1213 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_616, i32 1, i32 12"   --->   Operation 246 'partselect' 'trunc_ln717_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1171_644 = zext i10 %shl_ln1171_103"   --->   Operation 247 'zext' 'zext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.41ns)   --->   "%sub_ln1171_701 = sub i11 %zext_ln1171_640, i11 %zext_ln1171_644"   --->   Operation 248 'sub' 'sub_ln1171_701' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_1214 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_701, i32 1, i32 10"   --->   Operation 249 'partselect' 'trunc_ln717_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1171_646 = zext i8 %p_read_197"   --->   Operation 250 'zext' 'zext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (3.81ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_646, i14 16361"   --->   Operation 251 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_1221 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_137, i32 1, i32 13"   --->   Operation 252 'partselect' 'trunc_ln717_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1171_657 = zext i8 %p_read_195"   --->   Operation 253 'zext' 'zext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1171_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_195, i4 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1171_658 = zext i12 %shl_ln1171_108"   --->   Operation 255 'zext' 'zext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.54ns)   --->   "%sub_ln1171_622 = sub i13 0, i13 %zext_ln1171_658"   --->   Operation 256 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_195, i1 0"   --->   Operation 257 'bitconcatenate' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.54ns)   --->   "%add_ln717_222 = add i13 %zext_ln1171_658, i13 %zext_ln1171_657"   --->   Operation 258 'add' 'add_ln717_222' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_222, i32 1, i32 12"   --->   Operation 259 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln42_427 = zext i9 %mult_V_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'zext' 'zext_ln42_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_195, i32 1, i32 7"   --->   Operation 261 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1171_661 = zext i8 %p_read_194"   --->   Operation 262 'zext' 'zext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (3.81ns)   --->   "%mul_ln717_188 = mul i12 %zext_ln1171_661, i12 11"   --->   Operation 263 'mul' 'mul_ln717_188' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_188, i32 1, i32 11"   --->   Operation 264 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln717_100 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_194, i3 0"   --->   Operation 265 'bitconcatenate' 'shl_ln717_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1171_663 = zext i11 %shl_ln717_100"   --->   Operation 266 'zext' 'zext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.48ns)   --->   "%sub_ln1171_703 = sub i12 %zext_ln1171_661, i12 %zext_ln1171_663"   --->   Operation 267 'sub' 'sub_ln1171_703' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_1230 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_703, i32 1, i32 11"   --->   Operation 268 'partselect' 'trunc_ln717_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1171_664 = zext i8 %p_read_193"   --->   Operation 269 'zext' 'zext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1171_665 = zext i8 %p_read_193"   --->   Operation 270 'zext' 'zext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1171_666 = zext i8 %p_read_193"   --->   Operation 271 'zext' 'zext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_193, i3 0"   --->   Operation 272 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1171_667 = zext i11 %tmp_21"   --->   Operation 273 'zext' 'zext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.48ns)   --->   "%sub_ln1171_704 = sub i12 %zext_ln1171_666, i12 %zext_ln1171_667"   --->   Operation 274 'sub' 'sub_ln1171_704' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln717_1231 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_704, i32 1, i32 11"   --->   Operation 275 'partselect' 'trunc_ln717_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (3.81ns)   --->   "%mul_ln1171_139 = mul i14 %zext_ln1171_665, i14 16362"   --->   Operation 276 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_1232 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_139, i32 1, i32 13"   --->   Operation 277 'partselect' 'trunc_ln717_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_193, i4 0"   --->   Operation 278 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1171_668 = zext i12 %tmp_22"   --->   Operation 279 'zext' 'zext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.54ns)   --->   "%sub_ln1171_705 = sub i13 %zext_ln1171_664, i13 %zext_ln1171_668"   --->   Operation 280 'sub' 'sub_ln1171_705' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln717_1233 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_705, i32 1, i32 12"   --->   Operation 281 'partselect' 'trunc_ln717_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1171_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_193, i2 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1171_669 = zext i10 %shl_ln1171_111"   --->   Operation 283 'zext' 'zext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.41ns)   --->   "%sub_ln1171_627 = sub i11 0, i11 %zext_ln1171_669"   --->   Operation 284 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %sub_ln1171_627"   --->   Operation 285 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.48ns)   --->   "%sub_ln1171_628 = sub i12 %sext_ln1171_125, i12 %zext_ln1171_666"   --->   Operation 286 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln717_1234 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_628, i32 1, i32 11"   --->   Operation 287 'partselect' 'trunc_ln717_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (3.81ns)   --->   "%mul_ln717_189 = mul i12 %zext_ln1171_666, i12 11"   --->   Operation 288 'mul' 'mul_ln717_189' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_189, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (3.81ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_665, i14 16359"   --->   Operation 290 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln717_1235 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_140, i32 1, i32 13"   --->   Operation 291 'partselect' 'trunc_ln717_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1171_671 = zext i8 %p_read_192"   --->   Operation 292 'zext' 'zext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (3.81ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_671, i13 8181"   --->   Operation 293 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln717_1236 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_141, i32 1, i32 12"   --->   Operation 294 'partselect' 'trunc_ln717_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1171_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_192, i4 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1171_672 = zext i12 %shl_ln1171_112"   --->   Operation 296 'zext' 'zext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.54ns)   --->   "%sub_ln1171_629 = sub i13 0, i13 %zext_ln1171_672"   --->   Operation 297 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (3.81ns)   --->   "%mul_ln717_190 = mul i13 %zext_ln1171_671, i13 22"   --->   Operation 298 'mul' 'mul_ln717_190' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_190, i32 1, i32 12"   --->   Operation 299 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1171_674 = zext i8 %p_read_191"   --->   Operation 300 'zext' 'zext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1171_114 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_191, i3 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1171_675 = zext i11 %shl_ln1171_114"   --->   Operation 302 'zext' 'zext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.48ns)   --->   "%sub_ln1171_632 = sub i12 0, i12 %zext_ln1171_675"   --->   Operation 303 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i12 %sub_ln1171_632"   --->   Operation 304 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (1.54ns)   --->   "%sub_ln1171_633 = sub i13 %sext_ln1171_127, i13 %zext_ln1171_674"   --->   Operation 305 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln717_1240 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_633, i32 1, i32 12"   --->   Operation 306 'partselect' 'trunc_ln717_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1171_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_191, i1 0"   --->   Operation 307 'bitconcatenate' 'shl_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1171_676 = zext i9 %shl_ln1171_115"   --->   Operation 308 'zext' 'zext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (1.54ns)   --->   "%sub_ln1171_634 = sub i13 %sext_ln1171_127, i13 %zext_ln1171_676"   --->   Operation 309 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln717_1241 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_634, i32 1, i32 12"   --->   Operation 310 'partselect' 'trunc_ln717_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln717_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_191, i4 0"   --->   Operation 311 'bitconcatenate' 'shl_ln717_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln717_831 = zext i12 %shl_ln717_103"   --->   Operation 312 'zext' 'zext_ln717_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.54ns)   --->   "%sub_ln717_287 = sub i13 %zext_ln717_831, i13 %zext_ln1171_676"   --->   Operation 313 'sub' 'sub_ln717_287' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_287, i32 1, i32 12"   --->   Operation 314 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1171_677 = zext i8 %p_read_190"   --->   Operation 315 'zext' 'zext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1171_678 = zext i8 %p_read_190"   --->   Operation 316 'zext' 'zext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1171_679 = zext i8 %p_read_190"   --->   Operation 317 'zext' 'zext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_190, i2 0"   --->   Operation 318 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1171_680 = zext i10 %tmp_23"   --->   Operation 319 'zext' 'zext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (1.41ns)   --->   "%sub_ln1171_706 = sub i11 %zext_ln1171_679, i11 %zext_ln1171_680"   --->   Operation 320 'sub' 'sub_ln1171_706' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln717_1243 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_706, i32 1, i32 10"   --->   Operation 321 'partselect' 'trunc_ln717_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1171_116 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_190, i3 0"   --->   Operation 322 'bitconcatenate' 'shl_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1171_681 = zext i11 %shl_ln1171_116"   --->   Operation 323 'zext' 'zext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.48ns)   --->   "%sub_ln1171_635 = sub i12 0, i12 %zext_ln1171_681"   --->   Operation 324 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i12 %sub_ln1171_635"   --->   Operation 325 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.54ns)   --->   "%sub_ln1171_636 = sub i13 %sext_ln1171_128, i13 %zext_ln1171_678"   --->   Operation 326 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln717_1244 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_636, i32 1, i32 12"   --->   Operation 327 'partselect' 'trunc_ln717_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (3.81ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_677, i14 16365"   --->   Operation 328 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln717_1245 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_142, i32 1, i32 13"   --->   Operation 329 'partselect' 'trunc_ln717_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (3.81ns)   --->   "%mul_ln717_191 = mul i13 %zext_ln1171_678, i13 25"   --->   Operation 330 'mul' 'mul_ln717_191' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_191, i32 1, i32 12"   --->   Operation 331 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1171_684 = zext i8 %p_read_189"   --->   Operation 332 'zext' 'zext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1171_117 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_189, i4 0"   --->   Operation 333 'bitconcatenate' 'shl_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1171_685 = zext i12 %shl_ln1171_117"   --->   Operation 334 'zext' 'zext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.54ns)   --->   "%sub_ln1171_637 = sub i13 0, i13 %zext_ln1171_685"   --->   Operation 335 'sub' 'sub_ln1171_637' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i13 %sub_ln1171_637"   --->   Operation 336 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (1.53ns)   --->   "%sub_ln1171_638 = sub i14 %sext_ln1171_129, i14 %zext_ln1171_684"   --->   Operation 337 'sub' 'sub_ln1171_638' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln717_1246 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_638, i32 1, i32 13"   --->   Operation 338 'partselect' 'trunc_ln717_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1171_118 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_189, i3 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1171_686 = zext i11 %shl_ln1171_118"   --->   Operation 340 'zext' 'zext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (1.48ns)   --->   "%sub_ln1171_639 = sub i12 0, i12 %zext_ln1171_686"   --->   Operation 341 'sub' 'sub_ln1171_639' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln717_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_189, i1 0"   --->   Operation 342 'bitconcatenate' 'shl_ln717_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln717_834 = zext i9 %shl_ln717_104"   --->   Operation 343 'zext' 'zext_ln717_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.48ns)   --->   "%sub_ln717_288 = sub i12 %zext_ln1171_686, i12 %zext_ln717_834"   --->   Operation 344 'sub' 'sub_ln717_288' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln717_1249 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_288, i32 1, i32 11"   --->   Operation 345 'partselect' 'trunc_ln717_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1171_687 = zext i8 %p_read_188"   --->   Operation 346 'zext' 'zext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln1171_688 = zext i8 %p_read_188"   --->   Operation 347 'zext' 'zext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln1171_119 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_188, i4 0"   --->   Operation 348 'bitconcatenate' 'shl_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1171_689 = zext i12 %shl_ln1171_119"   --->   Operation 349 'zext' 'zext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln1171_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_188, i1 0"   --->   Operation 350 'bitconcatenate' 'shl_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1171_690 = zext i9 %shl_ln1171_120"   --->   Operation 351 'zext' 'zext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.54ns)   --->   "%sub_ln1171_642 = sub i13 %zext_ln1171_690, i13 %zext_ln1171_689"   --->   Operation 352 'sub' 'sub_ln1171_642' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_1250 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_642, i32 1, i32 12"   --->   Operation 353 'partselect' 'trunc_ln717_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (3.81ns)   --->   "%mul_ln1171_143 = mul i14 %zext_ln1171_687, i14 16363"   --->   Operation 354 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln717_1251 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_143, i32 1, i32 13"   --->   Operation 355 'partselect' 'trunc_ln717_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln717_836 = zext i8 %p_read_188"   --->   Operation 356 'zext' 'zext_ln717_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (1.54ns)   --->   "%add_ln717_224 = add i13 %zext_ln1171_689, i13 %zext_ln717_836"   --->   Operation 357 'add' 'add_ln717_224' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_224, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (3.81ns)   --->   "%mul_ln717_193 = mul i12 %zext_ln1171_688, i12 13"   --->   Operation 359 'mul' 'mul_ln717_193' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_193, i32 1, i32 11"   --->   Operation 360 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (3.81ns)   --->   "%mul_ln717_194 = mul i12 %zext_ln1171_688, i12 11"   --->   Operation 361 'mul' 'mul_ln717_194' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_194, i32 1, i32 11"   --->   Operation 362 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (1.54ns)   --->   "%sub_ln717_289 = sub i13 %zext_ln1171_689, i13 %zext_ln1171_690"   --->   Operation 363 'sub' 'sub_ln717_289' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_289, i32 1, i32 12"   --->   Operation 364 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1171_692 = zext i8 %p_read_187"   --->   Operation 365 'zext' 'zext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (3.81ns)   --->   "%mul_ln717_195 = mul i12 %zext_ln1171_692, i12 13"   --->   Operation 366 'mul' 'mul_ln717_195' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_195, i32 1, i32 11"   --->   Operation 367 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1171_703 = zext i8 %p_read_185"   --->   Operation 368 'zext' 'zext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (3.81ns)   --->   "%mul_ln1171_145 = mul i13 %zext_ln1171_703, i13 8179"   --->   Operation 369 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln717_1262 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_145, i32 1, i32 12"   --->   Operation 370 'partselect' 'trunc_ln717_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln1171_127 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_184, i1 0"   --->   Operation 371 'bitconcatenate' 'shl_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1171_708 = zext i9 %shl_ln1171_127"   --->   Operation 372 'zext' 'zext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (1.36ns)   --->   "%sub_ln1171_649 = sub i10 0, i10 %zext_ln1171_708"   --->   Operation 373 'sub' 'sub_ln1171_649' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln717_1266 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_649, i32 1, i32 9"   --->   Operation 374 'partselect' 'trunc_ln717_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln1171_132 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_182, i5 0"   --->   Operation 375 'bitconcatenate' 'shl_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1171_714 = zext i13 %shl_ln1171_132"   --->   Operation 376 'zext' 'zext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1171_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_182, i1 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1171_715 = zext i9 %shl_ln1171_133"   --->   Operation 378 'zext' 'zext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1171_716 = zext i9 %shl_ln1171_133"   --->   Operation 379 'zext' 'zext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1171_717 = zext i9 %shl_ln1171_133"   --->   Operation 380 'zext' 'zext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.53ns)   --->   "%sub_ln1171_654 = sub i14 %zext_ln1171_717, i14 %zext_ln1171_714"   --->   Operation 381 'sub' 'sub_ln1171_654' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln717_1273 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_654, i32 1, i32 13"   --->   Operation 382 'partselect' 'trunc_ln717_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1171_134 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_182, i3 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1171_718 = zext i11 %shl_ln1171_134"   --->   Operation 384 'zext' 'zext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.48ns)   --->   "%sub_ln1171_655 = sub i12 0, i12 %zext_ln1171_718"   --->   Operation 385 'sub' 'sub_ln1171_655' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i12 %sub_ln1171_655"   --->   Operation 386 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (1.54ns)   --->   "%sub_ln1171_656 = sub i13 %sext_ln1171_132, i13 %zext_ln1171_716"   --->   Operation 387 'sub' 'sub_ln1171_656' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln717_1274 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_656, i32 1, i32 12"   --->   Operation 388 'partselect' 'trunc_ln717_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln717_850 = zext i8 %p_read_182"   --->   Operation 389 'zext' 'zext_ln717_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.48ns)   --->   "%add_ln717_228 = add i12 %zext_ln1171_718, i12 %zext_ln717_850"   --->   Operation 390 'add' 'add_ln717_228' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_228, i32 1, i32 11"   --->   Operation 391 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (1.48ns)   --->   "%sub_ln1171_657 = sub i12 %zext_ln1171_715, i12 %zext_ln1171_718"   --->   Operation 392 'sub' 'sub_ln1171_657' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln717_1275 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_657, i32 1, i32 11"   --->   Operation 393 'partselect' 'trunc_ln717_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (3.81ns)   --->   "%mul_ln717_198 = mul i12 %zext_ln717_850, i12 13"   --->   Operation 394 'mul' 'mul_ln717_198' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_198, i32 1, i32 11"   --->   Operation 395 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1171_719 = zext i8 %p_read_181"   --->   Operation 396 'zext' 'zext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1171_721 = zext i8 %p_read_181"   --->   Operation 397 'zext' 'zext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_257 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_181, i2 0"   --->   Operation 398 'bitconcatenate' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1171_722 = zext i10 %mult_V_257"   --->   Operation 399 'zext' 'zext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (1.41ns)   --->   "%sub_ln1171_658 = sub i11 0, i11 %zext_ln1171_722"   --->   Operation 400 'sub' 'sub_ln1171_658' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i11 %sub_ln1171_658"   --->   Operation 401 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.48ns)   --->   "%sub_ln1171_659 = sub i12 %sext_ln1171_133, i12 %zext_ln1171_721"   --->   Operation 402 'sub' 'sub_ln1171_659' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln717_1277 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_659, i32 1, i32 11"   --->   Operation 403 'partselect' 'trunc_ln717_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (3.81ns)   --->   "%mul_ln717_199 = mul i12 %zext_ln1171_721, i12 13"   --->   Operation 404 'mul' 'mul_ln717_199' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_199, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1171_726 = zext i8 %p_read_179"   --->   Operation 406 'zext' 'zext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln1171_727 = zext i8 %p_read_179"   --->   Operation 407 'zext' 'zext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (3.81ns)   --->   "%mul_ln1171_151 = mul i14 %zext_ln1171_727, i14 16362"   --->   Operation 408 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln717_1283 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_151, i32 1, i32 13"   --->   Operation 409 'partselect' 'trunc_ln717_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (3.81ns)   --->   "%mul_ln717_201 = mul i12 %zext_ln1171_726, i12 13"   --->   Operation 410 'mul' 'mul_ln717_201' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_201, i32 1, i32 11"   --->   Operation 411 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1171_735 = zext i8 %p_read_177"   --->   Operation 412 'zext' 'zext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln717_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_177, i4 0"   --->   Operation 413 'bitconcatenate' 'shl_ln717_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln717_866 = zext i12 %shl_ln717_115"   --->   Operation 414 'zext' 'zext_ln717_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln717_116 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_177, i1 0"   --->   Operation 415 'bitconcatenate' 'shl_ln717_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln717_867 = zext i9 %shl_ln717_116"   --->   Operation 416 'zext' 'zext_ln717_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.54ns)   --->   "%add_ln717_231 = add i13 %zext_ln717_866, i13 %zext_ln717_867"   --->   Operation 417 'add' 'add_ln717_231' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_231, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln1171_736 = zext i9 %shl_ln717_116"   --->   Operation 419 'zext' 'zext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.54ns)   --->   "%sub_ln1171_669 = sub i13 %zext_ln717_867, i13 %zext_ln717_866"   --->   Operation 420 'sub' 'sub_ln1171_669' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln717_1289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_669, i32 1, i32 12"   --->   Operation 421 'partselect' 'trunc_ln717_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1171_447 = sext i12 %trunc_ln717_1289"   --->   Operation 422 'sext' 'sext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln1171_138 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_177, i3 0"   --->   Operation 423 'bitconcatenate' 'shl_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1171_737 = zext i11 %shl_ln1171_138"   --->   Operation 424 'zext' 'zext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.48ns)   --->   "%sub_ln1171_670 = sub i12 %zext_ln1171_736, i12 %zext_ln1171_737"   --->   Operation 425 'sub' 'sub_ln1171_670' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln717_1290 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_670, i32 1, i32 11"   --->   Operation 426 'partselect' 'trunc_ln717_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (1.48ns)   --->   "%sub_ln1171_671 = sub i12 0, i12 %zext_ln1171_737"   --->   Operation 427 'sub' 'sub_ln1171_671' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i12 %sub_ln1171_671"   --->   Operation 428 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (1.54ns)   --->   "%sub_ln1171_672 = sub i13 %sext_ln1171_137, i13 %zext_ln1171_735"   --->   Operation 429 'sub' 'sub_ln1171_672' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln717_1291 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_672, i32 1, i32 12"   --->   Operation 430 'partselect' 'trunc_ln717_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_177, i32 1, i32 7"   --->   Operation 431 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (3.81ns)   --->   "%mul_ln717_203 = mul i13 %zext_ln1171_735, i13 21"   --->   Operation 432 'mul' 'mul_ln717_203' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_203, i32 1, i32 12"   --->   Operation 433 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln717_117 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_176, i4 0"   --->   Operation 434 'bitconcatenate' 'shl_ln717_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln717_869 = zext i12 %shl_ln717_117"   --->   Operation 435 'zext' 'zext_ln717_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln717_119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_176, i1 0"   --->   Operation 436 'bitconcatenate' 'shl_ln717_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln717_872 = zext i9 %shl_ln717_119"   --->   Operation 437 'zext' 'zext_ln717_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.54ns)   --->   "%add_ln717_232 = add i13 %zext_ln717_869, i13 %zext_ln717_872"   --->   Operation 438 'add' 'add_ln717_232' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_232, i32 1, i32 12"   --->   Operation 439 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln717_874 = zext i8 %p_read_175"   --->   Operation 440 'zext' 'zext_ln717_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_312 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_175, i2 0"   --->   Operation 441 'bitconcatenate' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln717_875 = zext i10 %mult_V_312"   --->   Operation 442 'zext' 'zext_ln717_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln42_447 = zext i10 %mult_V_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'zext' 'zext_ln42_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%shl_ln1171_139 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_175, i4 0"   --->   Operation 444 'bitconcatenate' 'shl_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1171_742 = zext i12 %shl_ln1171_139"   --->   Operation 445 'zext' 'zext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (1.54ns)   --->   "%sub_ln1171_674 = sub i13 0, i13 %zext_ln1171_742"   --->   Operation 446 'sub' 'sub_ln1171_674' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_1296 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_674, i32 1, i32 12"   --->   Operation 447 'partselect' 'trunc_ln717_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1171_451 = sext i12 %trunc_ln717_1296"   --->   Operation 448 'sext' 'sext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln717_120 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_175, i1 0"   --->   Operation 449 'bitconcatenate' 'shl_ln717_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln717_876 = zext i9 %shl_ln717_120"   --->   Operation 450 'zext' 'zext_ln717_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.54ns)   --->   "%add_ln717_233 = add i13 %zext_ln1171_742, i13 %zext_ln717_876"   --->   Operation 451 'add' 'add_ln717_233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_233, i32 1, i32 12"   --->   Operation 452 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (1.41ns)   --->   "%sub_ln717_298 = sub i11 %zext_ln717_875, i11 %zext_ln717_874"   --->   Operation 453 'sub' 'sub_ln717_298' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_298, i32 1, i32 10"   --->   Operation 454 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln717_789 = sext i10 %mult_V_317"   --->   Operation 455 'sext' 'sext_ln717_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln717_877 = zext i14 %sext_ln717_789"   --->   Operation 456 'zext' 'zext_ln717_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1171_743 = zext i8 %p_read_174"   --->   Operation 457 'zext' 'zext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (3.81ns)   --->   "%mul_ln1171_155 = mul i14 %zext_ln1171_743, i14 16362"   --->   Operation 458 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_1303 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_155, i32 1, i32 13"   --->   Operation 459 'partselect' 'trunc_ln717_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_173, i32 1, i32 7"   --->   Operation 460 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln1171_752 = zext i8 %p_read_172"   --->   Operation 461 'zext' 'zext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (3.81ns)   --->   "%mul_ln717_204 = mul i13 %zext_ln1171_752, i13 19"   --->   Operation 462 'mul' 'mul_ln717_204' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_204, i32 1, i32 12"   --->   Operation 463 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln1171_756 = zext i8 %p_read_171"   --->   Operation 464 'zext' 'zext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln717_125 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_171, i4 0"   --->   Operation 465 'bitconcatenate' 'shl_ln717_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln717_887 = zext i12 %shl_ln717_125"   --->   Operation 466 'zext' 'zext_ln717_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (1.54ns)   --->   "%sub_ln717_301 = sub i13 %zext_ln717_887, i13 %zext_ln1171_756"   --->   Operation 467 'sub' 'sub_ln717_301' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_301, i32 1, i32 12"   --->   Operation 468 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1171_762 = zext i8 %p_read_170"   --->   Operation 469 'zext' 'zext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1171_144 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_170, i3 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1171_763 = zext i11 %shl_ln1171_144"   --->   Operation 471 'zext' 'zext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (1.48ns)   --->   "%sub_ln1171_687 = sub i12 0, i12 %zext_ln1171_763"   --->   Operation 472 'sub' 'sub_ln1171_687' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i12 %sub_ln1171_687"   --->   Operation 473 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.54ns)   --->   "%sub_ln1171_688 = sub i13 %sext_ln1171_140, i13 %zext_ln1171_762"   --->   Operation 474 'sub' 'sub_ln1171_688' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln717_1317 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_688, i32 1, i32 12"   --->   Operation 475 'partselect' 'trunc_ln717_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (3.81ns)   --->   "%mul_ln717_205 = mul i13 %zext_ln1171_762, i13 25"   --->   Operation 476 'mul' 'mul_ln717_205' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_205, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (3.81ns)   --->   "%mul_ln1171_158 = mul i13 %zext_ln1171_762, i13 8179"   --->   Operation 478 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln717_1318 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_158, i32 1, i32 12"   --->   Operation 479 'partselect' 'trunc_ln717_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln717_891 = zext i8 %p_read_169"   --->   Operation 480 'zext' 'zext_ln717_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln717_892 = zext i8 %p_read_169"   --->   Operation 481 'zext' 'zext_ln717_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_169, i32 1, i32 7"   --->   Operation 482 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (3.81ns)   --->   "%mul_ln1171_159 = mul i14 %zext_ln717_891, i14 16359"   --->   Operation 483 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln717_1320 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_159, i32 1, i32 13"   --->   Operation 484 'partselect' 'trunc_ln717_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln1171_145 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_169, i4 0"   --->   Operation 485 'bitconcatenate' 'shl_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1171_765 = zext i12 %shl_ln1171_145"   --->   Operation 486 'zext' 'zext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln1171_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_169, i2 0"   --->   Operation 487 'bitconcatenate' 'shl_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1171_766 = zext i10 %shl_ln1171_146"   --->   Operation 488 'zext' 'zext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (1.54ns)   --->   "%sub_ln1171_689 = sub i13 %zext_ln1171_766, i13 %zext_ln1171_765"   --->   Operation 489 'sub' 'sub_ln1171_689' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln717_1321 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_689, i32 1, i32 12"   --->   Operation 490 'partselect' 'trunc_ln717_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln717_127 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_169, i1 0"   --->   Operation 491 'bitconcatenate' 'shl_ln717_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln717_893 = zext i9 %shl_ln717_127"   --->   Operation 492 'zext' 'zext_ln717_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (1.54ns)   --->   "%sub_ln717_303 = sub i13 %zext_ln1171_765, i13 %zext_ln717_893"   --->   Operation 493 'sub' 'sub_ln717_303' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_303, i32 1, i32 12"   --->   Operation 494 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln717_895 = zext i10 %shl_ln1171_146"   --->   Operation 495 'zext' 'zext_ln717_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (1.41ns)   --->   "%sub_ln717_304 = sub i11 %zext_ln717_895, i11 %zext_ln717_892"   --->   Operation 496 'sub' 'sub_ln717_304' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_304, i32 1, i32 10"   --->   Operation 497 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln717_802 = sext i10 %mult_V_353"   --->   Operation 498 'sext' 'sext_ln717_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln717_896 = zext i14 %sext_ln717_802"   --->   Operation 499 'zext' 'zext_ln717_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln1171_767 = zext i8 %p_read_168"   --->   Operation 500 'zext' 'zext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1171_768 = zext i8 %p_read_168"   --->   Operation 501 'zext' 'zext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1171_769 = zext i8 %p_read_168"   --->   Operation 502 'zext' 'zext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln717_128 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_168, i5 0"   --->   Operation 503 'bitconcatenate' 'shl_ln717_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln717_897 = zext i13 %shl_ln717_128"   --->   Operation 504 'zext' 'zext_ln717_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln717_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_168, i3 0"   --->   Operation 505 'bitconcatenate' 'shl_ln717_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln717_898 = zext i11 %shl_ln717_129"   --->   Operation 506 'zext' 'zext_ln717_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln717_899 = zext i11 %shl_ln717_129"   --->   Operation 507 'zext' 'zext_ln717_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (1.53ns)   --->   "%sub_ln717_305 = sub i14 %zext_ln717_897, i14 %zext_ln717_899"   --->   Operation 508 'sub' 'sub_ln717_305' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_305, i32 1, i32 13"   --->   Operation 509 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_168, i2 0"   --->   Operation 510 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1171_770 = zext i10 %tmp_26"   --->   Operation 511 'zext' 'zext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.41ns)   --->   "%sub_ln1171_710 = sub i11 %zext_ln1171_769, i11 %zext_ln1171_770"   --->   Operation 512 'sub' 'sub_ln1171_710' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln717_1325 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_710, i32 1, i32 10"   --->   Operation 513 'partselect' 'trunc_ln717_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln1171_147 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_168, i4 0"   --->   Operation 514 'bitconcatenate' 'shl_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1171_771 = zext i12 %shl_ln1171_147"   --->   Operation 515 'zext' 'zext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.54ns)   --->   "%sub_ln1171_690 = sub i13 0, i13 %zext_ln1171_771"   --->   Operation 516 'sub' 'sub_ln1171_690' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i13 %sub_ln1171_690"   --->   Operation 517 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln1171_772 = zext i10 %tmp_26"   --->   Operation 518 'zext' 'zext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (1.53ns)   --->   "%sub_ln1171_691 = sub i14 %sext_ln1171_141, i14 %zext_ln1171_772"   --->   Operation 519 'sub' 'sub_ln1171_691' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln717_1326 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_691, i32 1, i32 13"   --->   Operation 520 'partselect' 'trunc_ln717_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (3.81ns)   --->   "%mul_ln1171_160 = mul i14 %zext_ln1171_767, i14 16362"   --->   Operation 521 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_1327 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_160, i32 1, i32 13"   --->   Operation 522 'partselect' 'trunc_ln717_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (1.48ns)   --->   "%add_ln717_235 = add i12 %zext_ln717_898, i12 %zext_ln1171_768"   --->   Operation 523 'add' 'add_ln717_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_235, i32 1, i32 11"   --->   Operation 524 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1171_773 = zext i8 %p_read_167"   --->   Operation 525 'zext' 'zext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln717_901 = zext i8 %p_read_167"   --->   Operation 526 'zext' 'zext_ln717_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%mult_V_371 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_167, i3 0"   --->   Operation 527 'bitconcatenate' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln717_902 = zext i11 %mult_V_371"   --->   Operation 528 'zext' 'zext_ln717_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.48ns)   --->   "%add_ln717_236 = add i12 %zext_ln717_902, i12 %zext_ln717_901"   --->   Operation 529 'add' 'add_ln717_236' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_236, i32 1, i32 11"   --->   Operation 530 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_167, i32 1, i32 7"   --->   Operation 531 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (3.81ns)   --->   "%mul_ln1171_161 = mul i14 %zext_ln1171_773, i14 16361"   --->   Operation 532 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln717_1328 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_161, i32 1, i32 13"   --->   Operation 533 'partselect' 'trunc_ln717_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (3.81ns)   --->   "%mul_ln1171_162 = mul i14 %zext_ln1171_773, i14 16363"   --->   Operation 534 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln717_1329 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_162, i32 1, i32 13"   --->   Operation 535 'partselect' 'trunc_ln717_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln42_457 = zext i11 %mult_V_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'zext' 'zext_ln42_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1171_775 = zext i8 %p_read_166"   --->   Operation 537 'zext' 'zext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln1171_776 = zext i8 %p_read_166"   --->   Operation 538 'zext' 'zext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (3.81ns)   --->   "%mul_ln1171_163 = mul i14 %zext_ln1171_776, i14 16361"   --->   Operation 539 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln717_1331 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_163, i32 1, i32 13"   --->   Operation 540 'partselect' 'trunc_ln717_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%mult_V_383 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_166, i2 0"   --->   Operation 541 'bitconcatenate' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln1171_777 = zext i10 %mult_V_383"   --->   Operation 542 'zext' 'zext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.41ns)   --->   "%sub_ln1171_693 = sub i11 0, i11 %zext_ln1171_777"   --->   Operation 543 'sub' 'sub_ln1171_693' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i11 %sub_ln1171_693"   --->   Operation 544 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (1.48ns)   --->   "%sub_ln1171_694 = sub i12 %sext_ln1171_142, i12 %zext_ln1171_775"   --->   Operation 545 'sub' 'sub_ln1171_694' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln717_1332 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_694, i32 1, i32 11"   --->   Operation 546 'partselect' 'trunc_ln717_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln717_903 = zext i8 %p_read_166"   --->   Operation 547 'zext' 'zext_ln717_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln717_130 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_166, i4 0"   --->   Operation 548 'bitconcatenate' 'shl_ln717_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln717_904 = zext i12 %shl_ln717_130"   --->   Operation 549 'zext' 'zext_ln717_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (1.54ns)   --->   "%sub_ln717_306 = sub i13 %zext_ln717_904, i13 %zext_ln717_903"   --->   Operation 550 'sub' 'sub_ln717_306' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_306, i32 1, i32 12"   --->   Operation 551 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (1.54ns)   --->   "%add_ln712_2818 = add i12 %trunc_ln42_70, i12 %zext_ln42_447"   --->   Operation 552 'add' 'add_ln712_2818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (1.36ns)   --->   "%add_ln712_2824 = add i9 %zext_ln42_413, i9 128"   --->   Operation 553 'add' 'add_ln712_2824' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (1.54ns)   --->   "%add_ln712_2853 = add i13 %sext_ln1171_447, i13 %sext_ln1171_451"   --->   Operation 554 'add' 'add_ln712_2853' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (1.48ns)   --->   "%add_ln712_2918 = add i11 %trunc_ln42_65, i11 %zext_ln42_427"   --->   Operation 555 'add' 'add_ln712_2918' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (1.30ns)   --->   "%add_ln712_2925 = add i9 %zext_ln1171_719, i9 64"   --->   Operation 556 'add' 'add_ln712_2925' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (1.48ns)   --->   "%add_ln712_2931 = add i12 %sext_ln717_714, i12 %sext_ln1171_382"   --->   Operation 557 'add' 'add_ln712_2931' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (1.30ns)   --->   "%add_ln712_2978 = add i9 %zext_ln1171_585, i9 %zext_ln1171_598"   --->   Operation 558 'add' 'add_ln712_2978' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (1.52ns)   --->   "%add_ln712_3022 = add i15 %zext_ln717_877, i15 %zext_ln717_896"   --->   Operation 559 'add' 'add_ln712_3022' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (1.41ns)   --->   "%add_ln712_3024 = add i11 %zext_ln1171_777, i11 1920"   --->   Operation 560 'add' 'add_ln712_3024' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i11 %add_ln712_3024"   --->   Operation 561 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.48ns)   --->   "%add_ln712_3025 = add i13 %sext_ln712_14, i13 %zext_ln42_457"   --->   Operation 562 'add' 'add_ln712_3025' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read301, i4 0"   --->   Operation 563 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln1171_563 = zext i12 %shl_ln"   --->   Operation 564 'zext' 'zext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read301, i1 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln1171_564 = zext i9 %shl_ln1171_s"   --->   Operation 566 'zext' 'zext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (1.54ns)   --->   "%sub_ln1171 = sub i13 %zext_ln1171_564, i13 %zext_ln1171_563"   --->   Operation 567 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171, i32 1, i32 12"   --->   Operation 568 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i10 %trunc_ln717_1139"   --->   Operation 569 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln1171_563, i13 %zext_ln1171_564"   --->   Operation 570 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717, i32 1, i32 12"   --->   Operation 571 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln717_758 = zext i12 %mult_V_3"   --->   Operation 572 'zext' 'zext_ln717_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln717_759 = zext i11 %mult_V_5"   --->   Operation 573 'zext' 'zext_ln717_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1171_566 = zext i8 %p_read_219"   --->   Operation 574 'zext' 'zext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_566, i14 16362"   --->   Operation 576 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln717_1141 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171, i32 1, i32 13"   --->   Operation 577 'partselect' 'trunc_ln717_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i12 %sub_ln1171_570"   --->   Operation 578 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln1171_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_219, i1 0"   --->   Operation 579 'bitconcatenate' 'shl_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1171_568 = zext i9 %shl_ln1171_70"   --->   Operation 580 'zext' 'zext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (1.54ns)   --->   "%sub_ln1171_571 = sub i13 %sext_ln1171_110, i13 %zext_ln1171_568"   --->   Operation 581 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln717_1142 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_571, i32 1, i32 12"   --->   Operation 582 'partselect' 'trunc_ln717_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1171_378 = sext i12 %trunc_ln717_1142"   --->   Operation 583 'sext' 'sext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1171_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_219, i4 0"   --->   Operation 584 'bitconcatenate' 'shl_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1171_569 = zext i12 %shl_ln1171_71"   --->   Operation 585 'zext' 'zext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (1.54ns)   --->   "%sub_ln1171_572 = sub i13 0, i13 %zext_ln1171_569"   --->   Operation 586 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i13 %sub_ln1171_572"   --->   Operation 587 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (1.53ns)   --->   "%sub_ln1171_573 = sub i14 %sext_ln1171_111, i14 %zext_ln1171_566"   --->   Operation 588 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln717_1143 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_573, i32 1, i32 13"   --->   Operation 589 'partselect' 'trunc_ln717_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1171_570 = zext i8 %p_read_218"   --->   Operation 590 'zext' 'zext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1171_571 = zext i8 %p_read_218"   --->   Operation 591 'zext' 'zext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln1171_72 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_218, i2 0"   --->   Operation 592 'bitconcatenate' 'shl_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln1171_572 = zext i10 %shl_ln1171_72"   --->   Operation 593 'zext' 'zext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (1.41ns)   --->   "%sub_ln1171_574 = sub i11 0, i11 %zext_ln1171_572"   --->   Operation 594 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i11 %sub_ln1171_574"   --->   Operation 595 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (1.48ns)   --->   "%sub_ln1171_575 = sub i12 %sext_ln1171_112, i12 %zext_ln1171_571"   --->   Operation 596 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln717_1144 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_575, i32 1, i32 11"   --->   Operation 597 'partselect' 'trunc_ln717_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln1171_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_218, i4 0"   --->   Operation 598 'bitconcatenate' 'shl_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1171_573 = zext i12 %shl_ln1171_73"   --->   Operation 599 'zext' 'zext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (1.54ns)   --->   "%sub_ln1171_576 = sub i13 0, i13 %zext_ln1171_573"   --->   Operation 600 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i13 %sub_ln1171_576"   --->   Operation 601 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (1.53ns)   --->   "%sub_ln1171_577 = sub i14 %sext_ln1171_113, i14 %zext_ln1171_570"   --->   Operation 602 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln717_1145 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_577, i32 1, i32 13"   --->   Operation 603 'partselect' 'trunc_ln717_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln1171_575 = zext i8 %p_read_217"   --->   Operation 604 'zext' 'zext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_217, i4 0"   --->   Operation 605 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1171_576 = zext i12 %tmp_s"   --->   Operation 606 'zext' 'zext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (1.54ns)   --->   "%sub_ln1171_697 = sub i13 %zext_ln1171_575, i13 %zext_ln1171_576"   --->   Operation 607 'sub' 'sub_ln1171_697' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln717_1146 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_697, i32 1, i32 12"   --->   Operation 608 'partselect' 'trunc_ln717_1146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1171_380 = sext i12 %trunc_ln717_1146"   --->   Operation 609 'sext' 'sext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (1.54ns)   --->   "%sub_ln1171_578 = sub i13 0, i13 %zext_ln1171_576"   --->   Operation 610 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i13 %sub_ln1171_578"   --->   Operation 611 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln1171_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_217, i2 0"   --->   Operation 612 'bitconcatenate' 'shl_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1171_577 = zext i10 %shl_ln1171_74"   --->   Operation 613 'zext' 'zext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (1.53ns)   --->   "%sub_ln1171_579 = sub i14 %sext_ln1171_114, i14 %zext_ln1171_577"   --->   Operation 614 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_1147 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_579, i32 1, i32 13"   --->   Operation 615 'partselect' 'trunc_ln717_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln717_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_217, i5 0"   --->   Operation 616 'bitconcatenate' 'shl_ln717_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln717_762 = zext i13 %shl_ln717_77"   --->   Operation 617 'zext' 'zext_ln717_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln717_763 = zext i11 %shl_ln717_78"   --->   Operation 618 'zext' 'zext_ln717_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i14 %zext_ln717_762, i14 %zext_ln717_763"   --->   Operation 619 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717, i32 1, i32 13"   --->   Operation 620 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln717_718 = sext i13 %mult_V_20"   --->   Operation 621 'sext' 'sext_ln717_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln717_764 = zext i14 %sext_ln717_718"   --->   Operation 622 'zext' 'zext_ln717_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (1.53ns)   --->   "%sub_ln1171_580 = sub i14 %zext_ln717_763, i14 %zext_ln717_762"   --->   Operation 623 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln717_1149 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_580, i32 1, i32 13"   --->   Operation 624 'partselect' 'trunc_ln717_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1171_579 = zext i8 %p_read_216"   --->   Operation 625 'zext' 'zext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1171_580 = zext i8 %p_read_216"   --->   Operation 626 'zext' 'zext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln1171_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_216, i4 0"   --->   Operation 627 'bitconcatenate' 'shl_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1171_581 = zext i12 %shl_ln1171_75"   --->   Operation 628 'zext' 'zext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln1171_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_216, i2 0"   --->   Operation 629 'bitconcatenate' 'shl_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1171_582 = zext i10 %shl_ln1171_76"   --->   Operation 630 'zext' 'zext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln1171_583 = zext i10 %shl_ln1171_76"   --->   Operation 631 'zext' 'zext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (1.54ns)   --->   "%sub_ln1171_581 = sub i13 %zext_ln1171_583, i13 %zext_ln1171_581"   --->   Operation 632 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_1151 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_581, i32 1, i32 12"   --->   Operation 633 'partselect' 'trunc_ln717_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1171_383 = sext i12 %trunc_ln717_1151"   --->   Operation 634 'sext' 'sext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (3.81ns)   --->   "%mul_ln1171_112 = mul i15 %zext_ln1171_580, i15 32731"   --->   Operation 635 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln717_1152 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_112, i32 1, i32 14"   --->   Operation 636 'partselect' 'trunc_ln717_1152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln1171_77 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_216, i5 0"   --->   Operation 637 'bitconcatenate' 'shl_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1171_584 = zext i13 %shl_ln1171_77"   --->   Operation 638 'zext' 'zext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.53ns)   --->   "%sub_ln1171_582 = sub i14 %zext_ln1171_582, i14 %zext_ln1171_584"   --->   Operation 639 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln717_1153 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_582, i32 1, i32 13"   --->   Operation 640 'partselect' 'trunc_ln717_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_216, i1 0"   --->   Operation 641 'bitconcatenate' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln42_406 = zext i9 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'zext' 'zext_ln42_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln42_407 = zext i7 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'zext' 'zext_ln42_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (1.54ns)   --->   "%sub_ln1171_699 = sub i13 %zext_ln1171_579, i13 %zext_ln1171_581"   --->   Operation 644 'sub' 'sub_ln1171_699' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln717_1154 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_699, i32 1, i32 12"   --->   Operation 645 'partselect' 'trunc_ln717_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1171_385 = sext i12 %trunc_ln717_1154"   --->   Operation 646 'sext' 'sext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1171_586 = zext i8 %p_read_215"   --->   Operation 647 'zext' 'zext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln42_408 = zext i12 %mult_V_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'zext' 'zext_ln42_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (3.81ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_586, i14 16363"   --->   Operation 649 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_1155 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_113, i32 1, i32 13"   --->   Operation 650 'partselect' 'trunc_ln717_1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_215, i2 0"   --->   Operation 651 'bitconcatenate' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln42_409 = zext i10 %mult_V_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'zext' 'zext_ln42_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln1171_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_215, i4 0"   --->   Operation 653 'bitconcatenate' 'shl_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln1171_587 = zext i12 %shl_ln1171_78"   --->   Operation 654 'zext' 'zext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (1.54ns)   --->   "%sub_ln1171_584 = sub i13 0, i13 %zext_ln1171_587"   --->   Operation 655 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln717_1157 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_584, i32 1, i32 12"   --->   Operation 656 'partselect' 'trunc_ln717_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1171_386 = sext i12 %trunc_ln717_1157"   --->   Operation 657 'sext' 'sext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln1171_588 = zext i8 %p_read_214"   --->   Operation 658 'zext' 'zext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1171_589 = zext i8 %p_read_214"   --->   Operation 659 'zext' 'zext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (1.54ns)   --->   "%sub_ln1171_585 = sub i13 0, i13 %zext_ln1171_590"   --->   Operation 660 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i13 %sub_ln1171_585"   --->   Operation 661 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1171_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_214, i2 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln1171_591 = zext i10 %shl_ln1171_80"   --->   Operation 663 'zext' 'zext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (1.53ns)   --->   "%sub_ln1171_586 = sub i14 %sext_ln1171_115, i14 %zext_ln1171_591"   --->   Operation 664 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln717_1158 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_586, i32 1, i32 13"   --->   Operation 665 'partselect' 'trunc_ln717_1158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (1.54ns)   --->   "%sub_ln1171_700 = sub i13 %zext_ln1171_589, i13 %zext_ln1171_590"   --->   Operation 666 'sub' 'sub_ln1171_700' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln717_1159 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_700, i32 1, i32 12"   --->   Operation 667 'partselect' 'trunc_ln717_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln717_721 = sext i12 %trunc_ln717_1159"   --->   Operation 668 'sext' 'sext_ln717_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln42_410 = zext i12 %mult_V_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'zext' 'zext_ln42_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln717_1160 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_585, i32 1, i32 12"   --->   Operation 670 'partselect' 'trunc_ln717_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (1.30ns)   --->   "%sub_ln1171_587 = sub i9 0, i9 %zext_ln1171_588"   --->   Operation 671 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_1161 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_587, i32 1, i32 8"   --->   Operation 672 'partselect' 'trunc_ln717_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln717_723 = sext i11 %trunc_ln717_1163"   --->   Operation 673 'sext' 'sext_ln717_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln717_770 = zext i14 %sext_ln717_723"   --->   Operation 674 'zext' 'zext_ln717_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln717_724 = sext i13 %trunc_ln717_1164"   --->   Operation 675 'sext' 'sext_ln717_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln717_725 = sext i13 %trunc_ln717_1165"   --->   Operation 676 'sext' 'sext_ln717_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln42_411 = zext i11 %mult_V_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'zext' 'zext_ln42_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1171_595 = zext i8 %p_read_212"   --->   Operation 678 'zext' 'zext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1171_596 = zext i8 %p_read_212"   --->   Operation 679 'zext' 'zext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1171_597 = zext i8 %p_read_212"   --->   Operation 680 'zext' 'zext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln717_726 = sext i10 %mult_V_48"   --->   Operation 681 'sext' 'sext_ln717_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln717_773 = zext i14 %sext_ln717_726"   --->   Operation 682 'zext' 'zext_ln717_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (3.81ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_597, i14 16361"   --->   Operation 683 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln717_1167 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_116, i32 1, i32 13"   --->   Operation 684 'partselect' 'trunc_ln717_1167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (1.30ns)   --->   "%sub_ln1171_590 = sub i9 0, i9 %zext_ln1171_596"   --->   Operation 685 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln717_1168 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_590, i32 1, i32 8"   --->   Operation 686 'partselect' 'trunc_ln717_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1171_391 = sext i8 %trunc_ln717_1168"   --->   Operation 687 'sext' 'sext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (3.81ns)   --->   "%mul_ln1171_117 = mul i15 %zext_ln1171_595, i15 32731"   --->   Operation 688 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln717_1169 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_117, i32 1, i32 14"   --->   Operation 689 'partselect' 'trunc_ln717_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1171_599 = zext i8 %p_read_211"   --->   Operation 690 'zext' 'zext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (3.81ns)   --->   "%mul_ln1171_118 = mul i14 %zext_ln1171_599, i14 16357"   --->   Operation 691 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln717_1170 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_118, i32 1, i32 13"   --->   Operation 692 'partselect' 'trunc_ln717_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln42_412 = zext i7 %mult_V_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'zext' 'zext_ln42_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (3.81ns)   --->   "%mul_ln1171_119 = mul i14 %zext_ln1171_599, i14 16359"   --->   Operation 694 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln717_1172 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_119, i32 1, i32 13"   --->   Operation 695 'partselect' 'trunc_ln717_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln42_414 = zext i8 %p_read_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'zext' 'zext_ln42_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln42_415 = zext i8 %p_read_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'zext' 'zext_ln42_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (3.81ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln42_414, i12 11"   --->   Operation 698 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_175, i32 1, i32 11"   --->   Operation 699 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln717_727 = sext i12 %mult_V_62"   --->   Operation 700 'sext' 'sext_ln717_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln717_776 = zext i14 %sext_ln717_727"   --->   Operation 701 'zext' 'zext_ln717_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (3.81ns)   --->   "%mul_ln1171_120 = mul i14 %zext_ln42_415, i14 16355"   --->   Operation 702 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln717_1174 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_120, i32 1, i32 13"   --->   Operation 703 'partselect' 'trunc_ln717_1174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln717_728 = sext i13 %trunc_ln717_1175"   --->   Operation 704 'sext' 'sext_ln717_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln717_777 = zext i12 %mult_V_65"   --->   Operation 705 'zext' 'zext_ln717_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln1171_603 = zext i8 %p_read_209"   --->   Operation 706 'zext' 'zext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln1171_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_209, i4 0"   --->   Operation 707 'bitconcatenate' 'shl_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1171_604 = zext i12 %shl_ln1171_84"   --->   Operation 708 'zext' 'zext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.54ns)   --->   "%sub_ln1171_594 = sub i13 0, i13 %zext_ln1171_604"   --->   Operation 709 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i13 %sub_ln1171_594"   --->   Operation 710 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln1171_85 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_209, i2 0"   --->   Operation 711 'bitconcatenate' 'shl_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1171_605 = zext i10 %shl_ln1171_85"   --->   Operation 712 'zext' 'zext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (1.53ns)   --->   "%sub_ln1171_595 = sub i14 %sext_ln1171_118, i14 %zext_ln1171_605"   --->   Operation 713 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln717_1176 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_595, i32 1, i32 13"   --->   Operation 714 'partselect' 'trunc_ln717_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1171_395 = sext i12 %trunc_ln717_1177"   --->   Operation 715 'sext' 'sext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln717_729 = sext i13 %trunc_ln717_1178"   --->   Operation 716 'sext' 'sext_ln717_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_209, i3 0"   --->   Operation 717 'bitconcatenate' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln42_417 = zext i11 %mult_V_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'zext' 'zext_ln42_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (3.81ns)   --->   "%mul_ln717_176 = mul i12 %zext_ln1171_603, i12 13"   --->   Operation 719 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_176, i32 1, i32 11"   --->   Operation 720 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1171_606 = zext i8 %p_read_208"   --->   Operation 721 'zext' 'zext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1171_396 = sext i11 %trunc_ln717_1180"   --->   Operation 722 'sext' 'sext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln1171_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_208, i4 0"   --->   Operation 723 'bitconcatenate' 'shl_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln1171_609 = zext i12 %shl_ln1171_87"   --->   Operation 724 'zext' 'zext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (1.54ns)   --->   "%sub_ln1171_598 = sub i13 0, i13 %zext_ln1171_609"   --->   Operation 725 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i13 %sub_ln1171_598"   --->   Operation 726 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (1.53ns)   --->   "%sub_ln1171_599 = sub i14 %sext_ln1171_120, i14 %zext_ln1171_606"   --->   Operation 727 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln717_1181 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_599, i32 1, i32 13"   --->   Operation 728 'partselect' 'trunc_ln717_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (3.81ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_606, i14 16362"   --->   Operation 729 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln717_1182 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_123, i32 1, i32 13"   --->   Operation 730 'partselect' 'trunc_ln717_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln717_731 = sext i9 %trunc_ln717_1183"   --->   Operation 731 'sext' 'sext_ln717_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln717_781 = zext i12 %mult_V_77"   --->   Operation 732 'zext' 'zext_ln717_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln1171_611 = zext i8 %p_read_207"   --->   Operation 733 'zext' 'zext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln1171_89 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_207, i5 0"   --->   Operation 734 'bitconcatenate' 'shl_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln1171_613 = zext i13 %shl_ln1171_89"   --->   Operation 735 'zext' 'zext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln1171_90 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_207, i3 0"   --->   Operation 736 'bitconcatenate' 'shl_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1171_614 = zext i11 %shl_ln1171_90"   --->   Operation 737 'zext' 'zext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (1.53ns)   --->   "%sub_ln1171_601 = sub i14 %zext_ln1171_614, i14 %zext_ln1171_613"   --->   Operation 738 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln717_1184 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_601, i32 1, i32 13"   --->   Operation 739 'partselect' 'trunc_ln717_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1171_399 = sext i13 %trunc_ln717_1184"   --->   Operation 740 'sext' 'sext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (3.81ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_611, i14 16357"   --->   Operation 741 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln717_1185 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_124, i32 1, i32 13"   --->   Operation 742 'partselect' 'trunc_ln717_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln717_783 = zext i12 %mult_V_80"   --->   Operation 743 'zext' 'zext_ln717_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln717_85 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_207, i4 0"   --->   Operation 744 'bitconcatenate' 'shl_ln717_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln717_784 = zext i12 %shl_ln717_85"   --->   Operation 745 'zext' 'zext_ln717_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln717_86 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_207, i2 0"   --->   Operation 746 'bitconcatenate' 'shl_ln717_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln717_785 = zext i10 %shl_ln717_86"   --->   Operation 747 'zext' 'zext_ln717_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (1.54ns)   --->   "%add_ln717_214 = add i13 %zext_ln717_784, i13 %zext_ln717_785"   --->   Operation 748 'add' 'add_ln717_214' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_214, i32 1, i32 12"   --->   Operation 749 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln717_786 = zext i12 %mult_V_81"   --->   Operation 750 'zext' 'zext_ln717_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln717_787 = zext i11 %mult_V_82"   --->   Operation 751 'zext' 'zext_ln717_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (3.81ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_611, i14 16365"   --->   Operation 752 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln717_1186 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_125, i32 1, i32 13"   --->   Operation 753 'partselect' 'trunc_ln717_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1171_615 = zext i8 %p_read_206"   --->   Operation 754 'zext' 'zext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln717_733 = sext i13 %trunc_ln717_1187"   --->   Operation 755 'sext' 'sext_ln717_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln717_788 = zext i8 %p_read_206"   --->   Operation 756 'zext' 'zext_ln717_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (3.81ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln717_788, i13 25"   --->   Operation 757 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_180, i32 1, i32 12"   --->   Operation 758 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln1171_91 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_206, i3 0"   --->   Operation 759 'bitconcatenate' 'shl_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln1171_617 = zext i11 %shl_ln1171_91"   --->   Operation 760 'zext' 'zext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (1.48ns)   --->   "%sub_ln1171_602 = sub i12 0, i12 %zext_ln1171_617"   --->   Operation 761 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln717_1188 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_602, i32 1, i32 11"   --->   Operation 762 'partselect' 'trunc_ln717_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln717_734 = sext i11 %trunc_ln717_1188"   --->   Operation 763 'sext' 'sext_ln717_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln717_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_206, i2 0"   --->   Operation 764 'bitconcatenate' 'shl_ln717_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln717_789 = zext i10 %shl_ln717_87"   --->   Operation 765 'zext' 'zext_ln717_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (1.41ns)   --->   "%sub_ln717_279 = sub i11 %zext_ln717_789, i11 %zext_ln1171_615"   --->   Operation 766 'sub' 'sub_ln717_279' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_279, i32 1, i32 10"   --->   Operation 767 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln717_735 = sext i10 %mult_V_87"   --->   Operation 768 'sext' 'sext_ln717_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln717_790 = zext i14 %sext_ln717_735"   --->   Operation 769 'zext' 'zext_ln717_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1171_401 = sext i13 %trunc_ln717_1190"   --->   Operation 770 'sext' 'sext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1171_402 = sext i12 %trunc_ln717_1191"   --->   Operation 771 'sext' 'sext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln1171_621 = zext i8 %p_read_205"   --->   Operation 772 'zext' 'zext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (3.81ns)   --->   "%mul_ln1171_128 = mul i14 %zext_ln1171_621, i14 16361"   --->   Operation 773 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_1192 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_128, i32 1, i32 13"   --->   Operation 774 'partselect' 'trunc_ln717_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln717_736 = sext i12 %trunc_ln717_1193"   --->   Operation 775 'sext' 'sext_ln717_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln717_793 = zext i12 %mult_V_92"   --->   Operation 776 'zext' 'zext_ln717_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln42_420 = zext i11 %mult_V_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln717_796 = zext i11 %mult_V_94"   --->   Operation 778 'zext' 'zext_ln717_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1171_404 = sext i11 %trunc_ln717_1194"   --->   Operation 779 'sext' 'sext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln1171_623 = zext i8 %p_read_204"   --->   Operation 780 'zext' 'zext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1171_624 = zext i8 %p_read_204"   --->   Operation 781 'zext' 'zext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln1171_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_204, i2 0"   --->   Operation 782 'bitconcatenate' 'shl_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln1171_625 = zext i10 %shl_ln1171_94"   --->   Operation 783 'zext' 'zext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (1.41ns)   --->   "%sub_ln1171_605 = sub i11 0, i11 %zext_ln1171_625"   --->   Operation 784 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln717_1195 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_605, i32 1, i32 10"   --->   Operation 785 'partselect' 'trunc_ln717_1195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln717_737 = sext i10 %trunc_ln717_1195"   --->   Operation 786 'sext' 'sext_ln717_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%shl_ln717_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_204, i4 0"   --->   Operation 787 'bitconcatenate' 'shl_ln717_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln717_797 = zext i12 %shl_ln717_91"   --->   Operation 788 'zext' 'zext_ln717_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln717_798 = zext i10 %shl_ln1171_94"   --->   Operation 789 'zext' 'zext_ln717_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (1.54ns)   --->   "%sub_ln717_280 = sub i13 %zext_ln717_797, i13 %zext_ln717_798"   --->   Operation 790 'sub' 'sub_ln717_280' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_280, i32 1, i32 12"   --->   Operation 791 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln1171_95 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_204, i5 0"   --->   Operation 792 'bitconcatenate' 'shl_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1171_626 = zext i13 %shl_ln1171_95"   --->   Operation 793 'zext' 'zext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1171_96 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_204, i3 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1171_627 = zext i11 %shl_ln1171_96"   --->   Operation 795 'zext' 'zext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (1.53ns)   --->   "%sub_ln1171_606 = sub i14 %zext_ln1171_627, i14 %zext_ln1171_626"   --->   Operation 796 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln717_1197 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_606, i32 1, i32 13"   --->   Operation 797 'partselect' 'trunc_ln717_1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1171_405 = sext i13 %trunc_ln717_1197"   --->   Operation 798 'sext' 'sext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (1.30ns)   --->   "%sub_ln1171_607 = sub i9 0, i9 %zext_ln1171_623"   --->   Operation 799 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln717_1198 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_607, i32 1, i32 8"   --->   Operation 800 'partselect' 'trunc_ln717_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln717_739 = sext i8 %trunc_ln717_1198"   --->   Operation 801 'sext' 'sext_ln717_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (1.54ns)   --->   "%sub_ln717_281 = sub i13 %zext_ln717_797, i13 %zext_ln1171_624"   --->   Operation 802 'sub' 'sub_ln717_281' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln717_1199 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_281, i32 1, i32 12"   --->   Operation 803 'partselect' 'trunc_ln717_1199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1171_406 = sext i13 %trunc_ln717_1200"   --->   Operation 804 'sext' 'sext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1171_628 = zext i8 %p_read_203"   --->   Operation 805 'zext' 'zext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln717_741 = sext i13 %trunc_ln717_1201"   --->   Operation 806 'sext' 'sext_ln717_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (3.81ns)   --->   "%mul_ln717_182 = mul i12 %zext_ln1171_628, i12 13"   --->   Operation 807 'mul' 'mul_ln717_182' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_182, i32 1, i32 11"   --->   Operation 808 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (3.81ns)   --->   "%mul_ln717_183 = mul i12 %zext_ln1171_628, i12 11"   --->   Operation 809 'mul' 'mul_ln717_183' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_183, i32 1, i32 11"   --->   Operation 810 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%shl_ln1171_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_203, i4 0"   --->   Operation 811 'bitconcatenate' 'shl_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1171_630 = zext i12 %shl_ln1171_97"   --->   Operation 812 'zext' 'zext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (1.54ns)   --->   "%sub_ln1171_608 = sub i13 0, i13 %zext_ln1171_630"   --->   Operation 813 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i13 %sub_ln1171_608"   --->   Operation 814 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln1171_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_203, i1 0"   --->   Operation 815 'bitconcatenate' 'shl_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1171_631 = zext i9 %shl_ln1171_98"   --->   Operation 816 'zext' 'zext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (1.53ns)   --->   "%sub_ln1171_609 = sub i14 %sext_ln1171_121, i14 %zext_ln1171_631"   --->   Operation 817 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln717_1203 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_609, i32 1, i32 13"   --->   Operation 818 'partselect' 'trunc_ln717_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln717_803 = zext i12 %mult_V_107"   --->   Operation 819 'zext' 'zext_ln717_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1171_632 = zext i8 %p_read_202"   --->   Operation 820 'zext' 'zext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln717_804 = zext i8 %p_read_202"   --->   Operation 821 'zext' 'zext_ln717_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln717_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_202, i3 0"   --->   Operation 822 'bitconcatenate' 'shl_ln717_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln717_805 = zext i11 %shl_ln717_92"   --->   Operation 823 'zext' 'zext_ln717_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (1.48ns)   --->   "%add_ln717_217 = add i12 %zext_ln717_805, i12 %zext_ln717_804"   --->   Operation 824 'add' 'add_ln717_217' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_217, i32 1, i32 11"   --->   Operation 825 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_202, i2 0"   --->   Operation 826 'bitconcatenate' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln1171_633 = zext i10 %mult_V_113"   --->   Operation 827 'zext' 'zext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (1.41ns)   --->   "%sub_ln1171_610 = sub i11 0, i11 %zext_ln1171_633"   --->   Operation 828 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln717_1204 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_610, i32 1, i32 10"   --->   Operation 829 'partselect' 'trunc_ln717_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln42_268 = sext i10 %trunc_ln717_1204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'sext' 'sext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (1.48ns)   --->   "%sub_ln717_282 = sub i12 %zext_ln717_805, i12 %zext_ln717_804"   --->   Operation 831 'sub' 'sub_ln717_282' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_282, i32 1, i32 11"   --->   Operation 832 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln717_744 = sext i11 %mult_V_111"   --->   Operation 833 'sext' 'sext_ln717_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln717_807 = zext i14 %sext_ln717_744"   --->   Operation 834 'zext' 'zext_ln717_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (3.81ns)   --->   "%mul_ln1171_133 = mul i14 %zext_ln1171_632, i14 16357"   --->   Operation 835 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln717_1206 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_133, i32 1, i32 13"   --->   Operation 836 'partselect' 'trunc_ln717_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1171_635 = zext i8 %p_read_201"   --->   Operation 837 'zext' 'zext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln1171_636 = zext i8 %p_read_201"   --->   Operation 838 'zext' 'zext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (3.81ns)   --->   "%mul_ln1171_134 = mul i14 %zext_ln1171_636, i14 16357"   --->   Operation 839 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln717_1207 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_134, i32 1, i32 13"   --->   Operation 840 'partselect' 'trunc_ln717_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln717_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_201, i2 0"   --->   Operation 841 'bitconcatenate' 'shl_ln717_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln717_809 = zext i10 %shl_ln717_93"   --->   Operation 842 'zext' 'zext_ln717_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (1.41ns)   --->   "%add_ln717_218 = add i11 %zext_ln717_809, i11 %zext_ln1171_635"   --->   Operation 843 'add' 'add_ln717_218' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_218, i32 1, i32 10"   --->   Operation 844 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln42_423 = zext i10 %mult_V_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'zext' 'zext_ln42_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln42_424 = zext i11 %mult_V_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'zext' 'zext_ln42_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln1171_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_201, i3 0"   --->   Operation 847 'bitconcatenate' 'shl_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln1171_637 = zext i11 %shl_ln1171_99"   --->   Operation 848 'zext' 'zext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (1.48ns)   --->   "%sub_ln1171_611 = sub i12 0, i12 %zext_ln1171_637"   --->   Operation 849 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln717_1208 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_611, i32 1, i32 11"   --->   Operation 850 'partselect' 'trunc_ln717_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1171_407 = sext i11 %trunc_ln717_1208"   --->   Operation 851 'sext' 'sext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1171_408 = sext i8 %trunc_ln717_1209"   --->   Operation 852 'sext' 'sext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln1171_638 = zext i8 %p_read_200"   --->   Operation 853 'zext' 'zext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i11 %sub_ln1171_613"   --->   Operation 854 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (1.48ns)   --->   "%sub_ln1171_614 = sub i12 %sext_ln1171_122, i12 %zext_ln1171_638"   --->   Operation 855 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln717_1210 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_614, i32 1, i32 11"   --->   Operation 856 'partselect' 'trunc_ln717_1210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln717_746 = sext i11 %trunc_ln717_1210"   --->   Operation 857 'sext' 'sext_ln717_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln717_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_200, i3 0"   --->   Operation 858 'bitconcatenate' 'shl_ln717_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln717_810 = zext i11 %shl_ln717_94"   --->   Operation 859 'zext' 'zext_ln717_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln717_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_200, i1 0"   --->   Operation 860 'bitconcatenate' 'shl_ln717_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln717_811 = zext i9 %shl_ln717_95"   --->   Operation 861 'zext' 'zext_ln717_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (1.48ns)   --->   "%sub_ln717_283 = sub i12 %zext_ln717_810, i12 %zext_ln717_811"   --->   Operation 862 'sub' 'sub_ln717_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_283, i32 1, i32 11"   --->   Operation 863 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln717_747 = sext i11 %mult_V_124"   --->   Operation 864 'sext' 'sext_ln717_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln717_812 = zext i14 %sext_ln717_747"   --->   Operation 865 'zext' 'zext_ln717_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln1171_641 = zext i9 %shl_ln1171_101"   --->   Operation 866 'zext' 'zext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (1.36ns)   --->   "%sub_ln1171_615 = sub i10 0, i10 %zext_ln1171_641"   --->   Operation 867 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln717_1212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_615, i32 1, i32 9"   --->   Operation 868 'partselect' 'trunc_ln717_1212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1171_409 = sext i12 %trunc_ln717_1213"   --->   Operation 869 'sext' 'sext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1171_410 = sext i10 %trunc_ln717_1214"   --->   Operation 870 'sext' 'sext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln1171_645 = zext i8 %p_read_198"   --->   Operation 871 'zext' 'zext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln717_815 = zext i8 %p_read_198"   --->   Operation 872 'zext' 'zext_ln717_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln717_816 = zext i8 %p_read_198"   --->   Operation 873 'zext' 'zext_ln717_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (3.81ns)   --->   "%mul_ln717_186 = mul i13 %zext_ln717_816, i13 21"   --->   Operation 874 'mul' 'mul_ln717_186' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_186, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (3.81ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_645, i14 16365"   --->   Operation 876 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln717_1215 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_135, i32 1, i32 13"   --->   Operation 877 'partselect' 'trunc_ln717_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (3.81ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_645, i14 16362"   --->   Operation 878 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln717_1216 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_136, i32 1, i32 13"   --->   Operation 879 'partselect' 'trunc_ln717_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln717_97 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_198, i3 0"   --->   Operation 880 'bitconcatenate' 'shl_ln717_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln717_817 = zext i11 %shl_ln717_97"   --->   Operation 881 'zext' 'zext_ln717_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (1.48ns)   --->   "%add_ln717_220 = add i12 %zext_ln717_817, i12 %zext_ln717_815"   --->   Operation 882 'add' 'add_ln717_220' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_220, i32 1, i32 11"   --->   Operation 883 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln42_425 = zext i11 %mult_V_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'zext' 'zext_ln42_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1171_647 = zext i8 %p_read_197"   --->   Operation 885 'zext' 'zext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (3.81ns)   --->   "%mul_ln717_187 = mul i13 %zext_ln1171_647, i13 21"   --->   Operation 886 'mul' 'mul_ln717_187' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_187, i32 1, i32 12"   --->   Operation 887 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1171_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_197, i4 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln1171_648 = zext i12 %shl_ln1171_104"   --->   Operation 889 'zext' 'zext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln1171_105 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_197, i1 0"   --->   Operation 890 'bitconcatenate' 'shl_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln1171_649 = zext i9 %shl_ln1171_105"   --->   Operation 891 'zext' 'zext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (1.54ns)   --->   "%sub_ln1171_617 = sub i13 %zext_ln1171_649, i13 %zext_ln1171_648"   --->   Operation 892 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln717_1217 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_617, i32 1, i32 12"   --->   Operation 893 'partselect' 'trunc_ln717_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (1.54ns)   --->   "%sub_ln717_284 = sub i13 %zext_ln1171_648, i13 %zext_ln1171_647"   --->   Operation 894 'sub' 'sub_ln717_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_284, i32 1, i32 12"   --->   Operation 895 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln717_751 = sext i12 %mult_V_140"   --->   Operation 896 'sext' 'sext_ln717_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln717_819 = zext i14 %sext_ln717_751"   --->   Operation 897 'zext' 'zext_ln717_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1171_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_197, i3 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln1171_650 = zext i11 %shl_ln1171_106"   --->   Operation 899 'zext' 'zext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (1.48ns)   --->   "%sub_ln1171_618 = sub i12 0, i12 %zext_ln1171_650"   --->   Operation 900 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln717_1219 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_618, i32 1, i32 11"   --->   Operation 901 'partselect' 'trunc_ln717_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (1.54ns)   --->   "%sub_ln1171_702 = sub i13 %zext_ln1171_647, i13 %zext_ln1171_648"   --->   Operation 902 'sub' 'sub_ln1171_702' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln717_1220 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_702, i32 1, i32 12"   --->   Operation 903 'partselect' 'trunc_ln717_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln1171_413 = sext i12 %trunc_ln717_1220"   --->   Operation 904 'sext' 'sext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1171_414 = sext i13 %trunc_ln717_1221"   --->   Operation 905 'sext' 'sext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln1171_651 = zext i8 %p_read_196"   --->   Operation 906 'zext' 'zext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1171_652 = zext i8 %p_read_196"   --->   Operation 907 'zext' 'zext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln1171_653 = zext i8 %p_read_196"   --->   Operation 908 'zext' 'zext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln1171_654 = zext i8 %p_read_196"   --->   Operation 909 'zext' 'zext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%shl_ln717_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_196, i4 0"   --->   Operation 910 'bitconcatenate' 'shl_ln717_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln717_820 = zext i12 %shl_ln717_98"   --->   Operation 911 'zext' 'zext_ln717_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (1.54ns)   --->   "%add_ln717_221 = add i13 %zext_ln717_820, i13 %zext_ln1171_653"   --->   Operation 912 'add' 'add_ln717_221' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_221, i32 1, i32 12"   --->   Operation 913 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (3.81ns)   --->   "%mul_ln1171_138 = mul i14 %zext_ln1171_654, i14 16358"   --->   Operation 914 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln717_1222 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_138, i32 1, i32 13"   --->   Operation 915 'partselect' 'trunc_ln717_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln1171_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_196, i3 0"   --->   Operation 916 'bitconcatenate' 'shl_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln1171_655 = zext i11 %shl_ln1171_107"   --->   Operation 917 'zext' 'zext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (1.48ns)   --->   "%sub_ln1171_619 = sub i12 0, i12 %zext_ln1171_655"   --->   Operation 918 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i12 %sub_ln1171_619"   --->   Operation 919 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (1.54ns)   --->   "%sub_ln1171_620 = sub i13 %sext_ln1171_123, i13 %zext_ln1171_653"   --->   Operation 920 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_1223 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_620, i32 1, i32 12"   --->   Operation 921 'partselect' 'trunc_ln717_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (1.30ns)   --->   "%sub_ln1171_621 = sub i9 0, i9 %zext_ln1171_652"   --->   Operation 922 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln717_1224 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_621, i32 1, i32 8"   --->   Operation 923 'partselect' 'trunc_ln717_1224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln717_752 = sext i8 %trunc_ln717_1224"   --->   Operation 924 'sext' 'sext_ln717_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_155 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_196, i2 0"   --->   Operation 925 'bitconcatenate' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln42_426 = zext i10 %mult_V_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'zext' 'zext_ln42_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln1171_656 = zext i8 %p_read_195"   --->   Operation 927 'zext' 'zext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i13 %sub_ln1171_622"   --->   Operation 928 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln1171_659 = zext i9 %mult_V_159"   --->   Operation 929 'zext' 'zext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (1.53ns)   --->   "%sub_ln1171_623 = sub i14 %sext_ln1171_124, i14 %zext_ln1171_659"   --->   Operation 930 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln717_1225 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_623, i32 1, i32 13"   --->   Operation 931 'partselect' 'trunc_ln717_1225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1171_416 = sext i13 %trunc_ln717_1225"   --->   Operation 932 'sext' 'sext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln1171_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_195, i5 0"   --->   Operation 933 'bitconcatenate' 'shl_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln1171_660 = zext i13 %shl_ln1171_109"   --->   Operation 934 'zext' 'zext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (1.53ns)   --->   "%sub_ln1171_624 = sub i14 0, i14 %zext_ln1171_660"   --->   Operation 935 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln717_1226 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_624, i32 1, i32 13"   --->   Operation 936 'partselect' 'trunc_ln717_1226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln717_753 = sext i13 %trunc_ln717_1226"   --->   Operation 937 'sext' 'sext_ln717_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln717_822 = zext i12 %mult_V_158"   --->   Operation 938 'zext' 'zext_ln717_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln42_428 = zext i7 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'zext' 'zext_ln42_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (1.53ns)   --->   "%sub_ln1171_625 = sub i14 %sext_ln1171_124, i14 %zext_ln1171_656"   --->   Operation 940 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln717_1227 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_625, i32 1, i32 13"   --->   Operation 941 'partselect' 'trunc_ln717_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%shl_ln717_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_194, i5 0"   --->   Operation 942 'bitconcatenate' 'shl_ln717_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln717_823 = zext i13 %shl_ln717_99"   --->   Operation 943 'zext' 'zext_ln717_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln717_824 = zext i11 %shl_ln717_100"   --->   Operation 944 'zext' 'zext_ln717_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (1.53ns)   --->   "%sub_ln717_285 = sub i14 %zext_ln717_823, i14 %zext_ln717_824"   --->   Operation 945 'sub' 'sub_ln717_285' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_285, i32 1, i32 13"   --->   Operation 946 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln717_754 = sext i13 %mult_V_163"   --->   Operation 947 'sext' 'sext_ln717_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln717_825 = zext i14 %sext_ln717_754"   --->   Operation 948 'zext' 'zext_ln717_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln1171_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_194, i2 0"   --->   Operation 949 'bitconcatenate' 'shl_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1171_662 = zext i10 %shl_ln1171_110"   --->   Operation 950 'zext' 'zext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (1.53ns)   --->   "%sub_ln1171_626 = sub i14 %zext_ln1171_662, i14 %zext_ln717_823"   --->   Operation 951 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln717_1229 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_626, i32 1, i32 13"   --->   Operation 952 'partselect' 'trunc_ln717_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln717_755 = sext i11 %trunc_ln717_1230"   --->   Operation 953 'sext' 'sext_ln717_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln717_756 = sext i11 %trunc_ln717_1230"   --->   Operation 954 'sext' 'sext_ln717_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln717_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_194, i4 0"   --->   Operation 955 'bitconcatenate' 'shl_ln717_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln717_826 = zext i12 %shl_ln717_101"   --->   Operation 956 'zext' 'zext_ln717_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln717_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_194, i1 0"   --->   Operation 957 'bitconcatenate' 'shl_ln717_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln717_827 = zext i9 %shl_ln717_102"   --->   Operation 958 'zext' 'zext_ln717_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (1.54ns)   --->   "%add_ln717_223 = add i13 %zext_ln717_826, i13 %zext_ln717_827"   --->   Operation 959 'add' 'add_ln717_223' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_223, i32 1, i32 12"   --->   Operation 960 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln1171_419 = sext i11 %trunc_ln717_1231"   --->   Operation 961 'sext' 'sext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1171_420 = sext i13 %trunc_ln717_1232"   --->   Operation 962 'sext' 'sext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln1171_421 = sext i12 %trunc_ln717_1233"   --->   Operation 963 'sext' 'sext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln717_757 = sext i11 %trunc_ln717_1234"   --->   Operation 964 'sext' 'sext_ln717_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1171_422 = sext i13 %trunc_ln717_1235"   --->   Operation 965 'sext' 'sext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln1171_670 = zext i8 %p_read_192"   --->   Operation 966 'zext' 'zext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1171_423 = sext i12 %trunc_ln717_1236"   --->   Operation 967 'sext' 'sext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i13 %sub_ln1171_629"   --->   Operation 968 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln1171_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_192, i2 0"   --->   Operation 969 'bitconcatenate' 'shl_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln1171_673 = zext i10 %shl_ln1171_113"   --->   Operation 970 'zext' 'zext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (1.53ns)   --->   "%sub_ln1171_630 = sub i14 %sext_ln1171_126, i14 %zext_ln1171_673"   --->   Operation 971 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln717_1237 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_630, i32 1, i32 13"   --->   Operation 972 'partselect' 'trunc_ln717_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln717_828 = zext i12 %mult_V_177"   --->   Operation 973 'zext' 'zext_ln717_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (1.53ns)   --->   "%sub_ln1171_631 = sub i14 %sext_ln1171_126, i14 %zext_ln1171_670"   --->   Operation 974 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln717_1238 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_631, i32 1, i32 13"   --->   Operation 975 'partselect' 'trunc_ln717_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln717_759 = sext i13 %trunc_ln717_1238"   --->   Operation 976 'sext' 'sext_ln717_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln717_829 = zext i10 %shl_ln1171_113"   --->   Operation 977 'zext' 'zext_ln717_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (1.54ns)   --->   "%sub_ln717_286 = sub i13 %zext_ln1171_672, i13 %zext_ln717_829"   --->   Operation 978 'sub' 'sub_ln717_286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_286, i32 1, i32 12"   --->   Operation 979 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln717_760 = sext i12 %mult_V_179"   --->   Operation 980 'sext' 'sext_ln717_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln717_830 = zext i14 %sext_ln717_760"   --->   Operation 981 'zext' 'zext_ln717_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1171_424 = sext i12 %trunc_ln717_1240"   --->   Operation 982 'sext' 'sext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln717_761 = sext i12 %trunc_ln717_1241"   --->   Operation 983 'sext' 'sext_ln717_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1171_425 = sext i10 %trunc_ln717_1243"   --->   Operation 984 'sext' 'sext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1171_426 = sext i12 %trunc_ln717_1244"   --->   Operation 985 'sext' 'sext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln717_763 = sext i13 %trunc_ln717_1245"   --->   Operation 986 'sext' 'sext_ln717_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln42_431 = zext i12 %mult_V_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 987 'zext' 'zext_ln42_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln1171_682 = zext i8 %p_read_189"   --->   Operation 988 'zext' 'zext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln1171_683 = zext i8 %p_read_189"   --->   Operation 989 'zext' 'zext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (3.81ns)   --->   "%mul_ln717_192 = mul i13 %zext_ln1171_683, i13 23"   --->   Operation 990 'mul' 'mul_ln717_192' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_192, i32 1, i32 12"   --->   Operation 991 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1171_427 = sext i13 %trunc_ln717_1246"   --->   Operation 992 'sext' 'sext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i12 %sub_ln1171_639"   --->   Operation 993 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (1.54ns)   --->   "%sub_ln1171_640 = sub i13 %sext_ln1171_130, i13 %zext_ln1171_683"   --->   Operation 994 'sub' 'sub_ln1171_640' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln717_1247 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_640, i32 1, i32 12"   --->   Operation 995 'partselect' 'trunc_ln717_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1171_428 = sext i12 %trunc_ln717_1247"   --->   Operation 996 'sext' 'sext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (1.30ns)   --->   "%sub_ln1171_641 = sub i9 0, i9 %zext_ln1171_682"   --->   Operation 997 'sub' 'sub_ln1171_641' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln717_1248 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_641, i32 1, i32 8"   --->   Operation 998 'partselect' 'trunc_ln717_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln717_764 = sext i8 %trunc_ln717_1248"   --->   Operation 999 'sext' 'sext_ln717_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln717_765 = sext i11 %trunc_ln717_1249"   --->   Operation 1000 'sext' 'sext_ln717_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln717_835 = zext i14 %sext_ln717_765"   --->   Operation 1001 'zext' 'zext_ln717_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln717_766 = sext i13 %trunc_ln717_1251"   --->   Operation 1002 'sext' 'sext_ln717_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln42_432 = zext i11 %mult_V_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1003 'zext' 'zext_ln42_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln717_767 = sext i12 %mult_V_209"   --->   Operation 1004 'sext' 'sext_ln717_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln717_837 = zext i14 %sext_ln717_767"   --->   Operation 1005 'zext' 'zext_ln717_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln1171_691 = zext i8 %p_read_187"   --->   Operation 1006 'zext' 'zext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln1171_693 = zext i8 %p_read_187"   --->   Operation 1007 'zext' 'zext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (3.81ns)   --->   "%mul_ln1171_144 = mul i14 %zext_ln1171_693, i14 16363"   --->   Operation 1008 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln717_1253 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_144, i32 1, i32 13"   --->   Operation 1009 'partselect' 'trunc_ln717_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln717_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_187, i4 0"   --->   Operation 1010 'bitconcatenate' 'shl_ln717_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln717_838 = zext i12 %shl_ln717_105"   --->   Operation 1011 'zext' 'zext_ln717_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%shl_ln717_106 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_187, i2 0"   --->   Operation 1012 'bitconcatenate' 'shl_ln717_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln717_839 = zext i10 %shl_ln717_106"   --->   Operation 1013 'zext' 'zext_ln717_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (1.54ns)   --->   "%sub_ln717_290 = sub i13 %zext_ln717_838, i13 %zext_ln717_839"   --->   Operation 1014 'sub' 'sub_ln717_290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_290, i32 1, i32 12"   --->   Operation 1015 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln717_769 = sext i12 %mult_V_211"   --->   Operation 1016 'sext' 'sext_ln717_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln717_840 = zext i14 %sext_ln717_769"   --->   Operation 1017 'zext' 'zext_ln717_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln717_841 = zext i11 %mult_V_212"   --->   Operation 1018 'zext' 'zext_ln717_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (3.81ns)   --->   "%mul_ln717_196 = mul i13 %zext_ln1171_691, i13 19"   --->   Operation 1019 'mul' 'mul_ln717_196' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_196, i32 1, i32 12"   --->   Operation 1020 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (1.54ns)   --->   "%sub_ln1171_643 = sub i13 0, i13 %zext_ln717_838"   --->   Operation 1021 'sub' 'sub_ln1171_643' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln717_1255 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_643, i32 1, i32 12"   --->   Operation 1022 'partselect' 'trunc_ln717_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1171_430 = sext i12 %trunc_ln717_1255"   --->   Operation 1023 'sext' 'sext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln1171_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_187, i5 0"   --->   Operation 1024 'bitconcatenate' 'shl_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_694 = zext i13 %shl_ln1171_121"   --->   Operation 1025 'zext' 'zext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1171_122 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_187, i3 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln1171_695 = zext i11 %shl_ln1171_122"   --->   Operation 1027 'zext' 'zext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (1.53ns)   --->   "%sub_ln1171_644 = sub i14 %zext_ln1171_695, i14 %zext_ln1171_694"   --->   Operation 1028 'sub' 'sub_ln1171_644' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln717_1256 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_644, i32 1, i32 13"   --->   Operation 1029 'partselect' 'trunc_ln717_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1171_431 = sext i13 %trunc_ln717_1256"   --->   Operation 1030 'sext' 'sext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1171_696 = zext i8 %p_read_186"   --->   Operation 1031 'zext' 'zext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln1171_697 = zext i8 %p_read_186"   --->   Operation 1032 'zext' 'zext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%shl_ln1171_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_186, i4 0"   --->   Operation 1033 'bitconcatenate' 'shl_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln1171_698 = zext i12 %shl_ln1171_123"   --->   Operation 1034 'zext' 'zext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (1.54ns)   --->   "%sub_ln1171_645 = sub i13 0, i13 %zext_ln1171_698"   --->   Operation 1035 'sub' 'sub_ln1171_645' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln717_1257 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_645, i32 1, i32 12"   --->   Operation 1036 'partselect' 'trunc_ln717_1257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln717_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_186, i1 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln717_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln717_842 = zext i9 %shl_ln717_107"   --->   Operation 1038 'zext' 'zext_ln717_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (1.54ns)   --->   "%add_ln717_225 = add i13 %zext_ln1171_698, i13 %zext_ln717_842"   --->   Operation 1039 'add' 'add_ln717_225' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_225, i32 1, i32 12"   --->   Operation 1040 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_186, i3 0"   --->   Operation 1041 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1171_699 = zext i11 %tmp_24"   --->   Operation 1042 'zext' 'zext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (1.48ns)   --->   "%sub_ln1171_707 = sub i12 %zext_ln1171_697, i12 %zext_ln1171_699"   --->   Operation 1043 'sub' 'sub_ln1171_707' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln717_1258 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_707, i32 1, i32 11"   --->   Operation 1044 'partselect' 'trunc_ln717_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1171_432 = sext i11 %trunc_ln717_1258"   --->   Operation 1045 'sext' 'sext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%shl_ln1171_124 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_186, i2 0"   --->   Operation 1046 'bitconcatenate' 'shl_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln1171_700 = zext i10 %shl_ln1171_124"   --->   Operation 1047 'zext' 'zext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (1.54ns)   --->   "%sub_ln1171_646 = sub i13 %zext_ln1171_700, i13 %zext_ln1171_698"   --->   Operation 1048 'sub' 'sub_ln1171_646' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln717_1259 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_646, i32 1, i32 12"   --->   Operation 1049 'partselect' 'trunc_ln717_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln717_771 = sext i12 %trunc_ln717_1259"   --->   Operation 1050 'sext' 'sext_ln717_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln717_843 = zext i10 %shl_ln1171_124"   --->   Operation 1051 'zext' 'zext_ln717_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (1.41ns)   --->   "%add_ln717_226 = add i11 %zext_ln717_843, i11 %zext_ln1171_696"   --->   Operation 1052 'add' 'add_ln717_226' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_226, i32 1, i32 10"   --->   Operation 1053 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (1.48ns)   --->   "%sub_ln1171_647 = sub i12 0, i12 %zext_ln1171_699"   --->   Operation 1054 'sub' 'sub_ln1171_647' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln717_1260 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_647, i32 1, i32 11"   --->   Operation 1055 'partselect' 'trunc_ln717_1260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln1171_701 = zext i8 %p_read_185"   --->   Operation 1056 'zext' 'zext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln1171_702 = zext i8 %p_read_185"   --->   Operation 1057 'zext' 'zext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%mult_V_226 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_185, i2 0"   --->   Operation 1058 'bitconcatenate' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln717_844 = zext i10 %mult_V_226"   --->   Operation 1059 'zext' 'zext_ln717_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (1.41ns)   --->   "%sub_ln717_291 = sub i11 %zext_ln717_844, i11 %zext_ln1171_702"   --->   Operation 1060 'sub' 'sub_ln717_291' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_291, i32 1, i32 10"   --->   Operation 1061 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1171_434 = sext i12 %trunc_ln717_1262"   --->   Operation 1062 'sext' 'sext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln1171_125 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_185, i3 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1171_704 = zext i11 %shl_ln1171_125"   --->   Operation 1064 'zext' 'zext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln1171_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_185, i1 0"   --->   Operation 1065 'bitconcatenate' 'shl_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln1171_705 = zext i9 %shl_ln1171_126"   --->   Operation 1066 'zext' 'zext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (1.48ns)   --->   "%sub_ln1171_648 = sub i12 %zext_ln1171_705, i12 %zext_ln1171_704"   --->   Operation 1067 'sub' 'sub_ln1171_648' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln717_1263 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_648, i32 1, i32 11"   --->   Operation 1068 'partselect' 'trunc_ln717_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln42_271 = sext i11 %trunc_ln717_1263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1069 'sext' 'sext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (3.81ns)   --->   "%mul_ln1171_146 = mul i14 %zext_ln1171_701, i14 16357"   --->   Operation 1070 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln717_1264 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_146, i32 1, i32 13"   --->   Operation 1071 'partselect' 'trunc_ln717_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln1171_706 = zext i8 %p_read_184"   --->   Operation 1072 'zext' 'zext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (3.81ns)   --->   "%mul_ln1171_147 = mul i14 %zext_ln1171_706, i14 16362"   --->   Operation 1073 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln717_1265 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_147, i32 1, i32 13"   --->   Operation 1074 'partselect' 'trunc_ln717_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln1171_707 = zext i9 %shl_ln1171_127"   --->   Operation 1075 'zext' 'zext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln717_773 = sext i9 %trunc_ln717_1266"   --->   Operation 1076 'sext' 'sext_ln717_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln717_847 = zext i8 %p_read_184"   --->   Operation 1077 'zext' 'zext_ln717_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (3.81ns)   --->   "%mul_ln717_197 = mul i13 %zext_ln717_847, i13 19"   --->   Operation 1078 'mul' 'mul_ln717_197' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_197, i32 1, i32 12"   --->   Operation 1079 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%shl_ln1171_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_184, i4 0"   --->   Operation 1080 'bitconcatenate' 'shl_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1171_709 = zext i12 %shl_ln1171_128"   --->   Operation 1081 'zext' 'zext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (1.54ns)   --->   "%sub_ln1171_650 = sub i13 0, i13 %zext_ln1171_709"   --->   Operation 1082 'sub' 'sub_ln1171_650' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i13 %sub_ln1171_650"   --->   Operation 1083 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (1.53ns)   --->   "%sub_ln1171_651 = sub i14 %sext_ln1171_131, i14 %zext_ln1171_707"   --->   Operation 1084 'sub' 'sub_ln1171_651' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln717_1267 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_651, i32 1, i32 13"   --->   Operation 1085 'partselect' 'trunc_ln717_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (1.54ns)   --->   "%sub_ln717_292 = sub i13 %zext_ln1171_709, i13 %zext_ln717_847"   --->   Operation 1086 'sub' 'sub_ln717_292' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_292, i32 1, i32 12"   --->   Operation 1087 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln1171_710 = zext i8 %p_read_183"   --->   Operation 1088 'zext' 'zext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%shl_ln1171_129 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_183, i4 0"   --->   Operation 1089 'bitconcatenate' 'shl_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln1171_711 = zext i12 %shl_ln1171_129"   --->   Operation 1090 'zext' 'zext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln1171_130 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_183, i1 0"   --->   Operation 1091 'bitconcatenate' 'shl_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln1171_712 = zext i9 %shl_ln1171_130"   --->   Operation 1092 'zext' 'zext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (1.54ns)   --->   "%sub_ln1171_652 = sub i13 %zext_ln1171_712, i13 %zext_ln1171_711"   --->   Operation 1093 'sub' 'sub_ln1171_652' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln717_1269 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_652, i32 1, i32 12"   --->   Operation 1094 'partselect' 'trunc_ln717_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (1.54ns)   --->   "%add_ln717_227 = add i13 %zext_ln1171_711, i13 %zext_ln1171_712"   --->   Operation 1095 'add' 'add_ln717_227' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_227, i32 1, i32 12"   --->   Operation 1096 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (1.54ns)   --->   "%sub_ln717_293 = sub i13 %zext_ln1171_711, i13 %zext_ln1171_712"   --->   Operation 1097 'sub' 'sub_ln717_293' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_293, i32 1, i32 12"   --->   Operation 1098 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (3.81ns)   --->   "%mul_ln1171_148 = mul i14 %zext_ln1171_710, i14 16358"   --->   Operation 1099 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln717_1271 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_148, i32 1, i32 13"   --->   Operation 1100 'partselect' 'trunc_ln717_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln1171_131 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_183, i2 0"   --->   Operation 1101 'bitconcatenate' 'shl_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln1171_713 = zext i10 %shl_ln1171_131"   --->   Operation 1102 'zext' 'zext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (1.54ns)   --->   "%sub_ln1171_653 = sub i13 %zext_ln1171_713, i13 %zext_ln1171_711"   --->   Operation 1103 'sub' 'sub_ln1171_653' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln717_1272 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_653, i32 1, i32 12"   --->   Operation 1104 'partselect' 'trunc_ln717_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln717_778 = sext i12 %trunc_ln717_1274"   --->   Operation 1105 'sext' 'sext_ln717_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln42_440 = zext i11 %mult_V_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1106 'zext' 'zext_ln42_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln42_441 = zext i11 %mult_V_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1107 'zext' 'zext_ln42_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln1171_720 = zext i8 %p_read_181"   --->   Operation 1108 'zext' 'zext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln717_851 = zext i8 %p_read_181"   --->   Operation 1109 'zext' 'zext_ln717_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%shl_ln717_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_181, i4 0"   --->   Operation 1110 'bitconcatenate' 'shl_ln717_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln717_852 = zext i12 %shl_ln717_108"   --->   Operation 1111 'zext' 'zext_ln717_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (1.54ns)   --->   "%sub_ln717_294 = sub i13 %zext_ln717_852, i13 %zext_ln717_851"   --->   Operation 1112 'sub' 'sub_ln717_294' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_294, i32 1, i32 12"   --->   Operation 1113 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln717_780 = sext i12 %mult_V_252"   --->   Operation 1114 'sext' 'sext_ln717_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln717_853 = zext i14 %sext_ln717_780"   --->   Operation 1115 'zext' 'zext_ln717_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1171_440 = sext i11 %trunc_ln717_1277"   --->   Operation 1116 'sext' 'sext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (3.81ns)   --->   "%mul_ln1171_149 = mul i14 %zext_ln1171_720, i14 16365"   --->   Operation 1117 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln717_1278 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_149, i32 1, i32 13"   --->   Operation 1118 'partselect' 'trunc_ln717_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln42_442 = zext i10 %mult_V_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1119 'zext' 'zext_ln42_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln1171_723 = zext i8 %p_read_180"   --->   Operation 1120 'zext' 'zext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln1171_724 = zext i8 %p_read_180"   --->   Operation 1121 'zext' 'zext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln717_854 = zext i8 %p_read_180"   --->   Operation 1122 'zext' 'zext_ln717_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%shl_ln717_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_180, i4 0"   --->   Operation 1123 'bitconcatenate' 'shl_ln717_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln717_855 = zext i12 %shl_ln717_109"   --->   Operation 1124 'zext' 'zext_ln717_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln717_110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_180, i1 0"   --->   Operation 1125 'bitconcatenate' 'shl_ln717_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln717_856 = zext i9 %shl_ln717_110"   --->   Operation 1126 'zext' 'zext_ln717_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (1.54ns)   --->   "%sub_ln717_295 = sub i13 %zext_ln717_855, i13 %zext_ln717_856"   --->   Operation 1127 'sub' 'sub_ln717_295' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_295, i32 1, i32 12"   --->   Operation 1128 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln717_781 = sext i12 %mult_V_264"   --->   Operation 1129 'sext' 'sext_ln717_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln717_857 = zext i14 %sext_ln717_781"   --->   Operation 1130 'zext' 'zext_ln717_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (3.81ns)   --->   "%mul_ln717_200 = mul i12 %zext_ln717_854, i12 13"   --->   Operation 1131 'mul' 'mul_ln717_200' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_200, i32 1, i32 11"   --->   Operation 1132 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln717_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_180, i3 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln717_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln717_858 = zext i11 %shl_ln717_111"   --->   Operation 1134 'zext' 'zext_ln717_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (1.48ns)   --->   "%add_ln717_229 = add i12 %zext_ln717_858, i12 %zext_ln717_854"   --->   Operation 1135 'add' 'add_ln717_229' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_229, i32 1, i32 11"   --->   Operation 1136 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (3.81ns)   --->   "%mul_ln1171_150 = mul i14 %zext_ln1171_724, i14 16365"   --->   Operation 1137 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln717_1280 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_150, i32 1, i32 13"   --->   Operation 1138 'partselect' 'trunc_ln717_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (1.48ns)   --->   "%sub_ln1171_660 = sub i12 0, i12 %zext_ln717_858"   --->   Operation 1139 'sub' 'sub_ln1171_660' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i12 %sub_ln1171_660"   --->   Operation 1140 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (1.54ns)   --->   "%sub_ln1171_661 = sub i13 %sext_ln1171_134, i13 %zext_ln1171_723"   --->   Operation 1141 'sub' 'sub_ln1171_661' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln717_1281 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_661, i32 1, i32 12"   --->   Operation 1142 'partselect' 'trunc_ln717_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln1171_725 = zext i9 %shl_ln717_110"   --->   Operation 1143 'zext' 'zext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (1.36ns)   --->   "%sub_ln1171_662 = sub i10 0, i10 %zext_ln1171_725"   --->   Operation 1144 'sub' 'sub_ln1171_662' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln717_1282 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_662, i32 1, i32 9"   --->   Operation 1145 'partselect' 'trunc_ln717_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln717_782 = sext i13 %trunc_ln717_1283"   --->   Operation 1146 'sext' 'sext_ln717_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln717_859 = zext i8 %p_read_179"   --->   Operation 1147 'zext' 'zext_ln717_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln717_112 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_179, i2 0"   --->   Operation 1148 'bitconcatenate' 'shl_ln717_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln717_860 = zext i10 %shl_ln717_112"   --->   Operation 1149 'zext' 'zext_ln717_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (1.41ns)   --->   "%sub_ln717_296 = sub i11 %zext_ln717_860, i11 %zext_ln717_859"   --->   Operation 1150 'sub' 'sub_ln717_296' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_296, i32 1, i32 10"   --->   Operation 1151 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln717_783 = sext i10 %mult_V_279"   --->   Operation 1152 'sext' 'sext_ln717_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln717_861 = zext i14 %sext_ln717_783"   --->   Operation 1153 'zext' 'zext_ln717_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln1171_135 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_179, i4 0"   --->   Operation 1154 'bitconcatenate' 'shl_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln1171_728 = zext i12 %shl_ln1171_135"   --->   Operation 1155 'zext' 'zext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (1.54ns)   --->   "%sub_ln1171_663 = sub i13 0, i13 %zext_ln1171_728"   --->   Operation 1156 'sub' 'sub_ln1171_663' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i13 %sub_ln1171_663"   --->   Operation 1157 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln1171_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_179, i1 0"   --->   Operation 1158 'bitconcatenate' 'shl_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1171_729 = zext i9 %shl_ln1171_136"   --->   Operation 1159 'zext' 'zext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (1.53ns)   --->   "%sub_ln1171_664 = sub i14 %sext_ln1171_135, i14 %zext_ln1171_729"   --->   Operation 1160 'sub' 'sub_ln1171_664' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln717_1285 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_664, i32 1, i32 13"   --->   Operation 1161 'partselect' 'trunc_ln717_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln42_445 = zext i11 %mult_V_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1162 'zext' 'zext_ln42_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln1171_730 = zext i8 %p_read_178"   --->   Operation 1163 'zext' 'zext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln1171_731 = zext i8 %p_read_178"   --->   Operation 1164 'zext' 'zext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1171_732 = zext i8 %p_read_178"   --->   Operation 1165 'zext' 'zext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%shl_ln717_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_178, i4 0"   --->   Operation 1166 'bitconcatenate' 'shl_ln717_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln717_862 = zext i12 %shl_ln717_113"   --->   Operation 1167 'zext' 'zext_ln717_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln717_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_178, i1 0"   --->   Operation 1168 'bitconcatenate' 'shl_ln717_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln717_863 = zext i9 %shl_ln717_114"   --->   Operation 1169 'zext' 'zext_ln717_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (1.54ns)   --->   "%add_ln717_230 = add i13 %zext_ln717_862, i13 %zext_ln717_863"   --->   Operation 1170 'add' 'add_ln717_230' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_230, i32 1, i32 12"   --->   Operation 1171 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln717_864 = zext i12 %mult_V_288"   --->   Operation 1172 'zext' 'zext_ln717_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (3.81ns)   --->   "%mul_ln717_202 = mul i13 %zext_ln1171_730, i13 19"   --->   Operation 1173 'mul' 'mul_ln717_202' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_202, i32 1, i32 12"   --->   Operation 1174 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (1.30ns)   --->   "%sub_ln1171_665 = sub i9 0, i9 %zext_ln1171_732"   --->   Operation 1175 'sub' 'sub_ln1171_665' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln717_1286 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_665, i32 1, i32 8"   --->   Operation 1176 'partselect' 'trunc_ln717_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln1171_444 = sext i8 %trunc_ln717_1286"   --->   Operation 1177 'sext' 'sext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (1.54ns)   --->   "%sub_ln1171_666 = sub i13 0, i13 %zext_ln717_862"   --->   Operation 1178 'sub' 'sub_ln1171_666' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i13 %sub_ln1171_666"   --->   Operation 1179 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (1.53ns)   --->   "%sub_ln1171_667 = sub i14 %sext_ln1171_136, i14 %zext_ln1171_731"   --->   Operation 1180 'sub' 'sub_ln1171_667' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln717_1287 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_667, i32 1, i32 13"   --->   Operation 1181 'partselect' 'trunc_ln717_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%shl_ln1171_137 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_178, i5 0"   --->   Operation 1182 'bitconcatenate' 'shl_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln1171_733 = zext i13 %shl_ln1171_137"   --->   Operation 1183 'zext' 'zext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1171_734 = zext i9 %shl_ln717_114"   --->   Operation 1184 'zext' 'zext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (1.53ns)   --->   "%sub_ln1171_668 = sub i14 %zext_ln1171_734, i14 %zext_ln1171_733"   --->   Operation 1185 'sub' 'sub_ln1171_668' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln717_1288 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_668, i32 1, i32 13"   --->   Operation 1186 'partselect' 'trunc_ln717_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln1171_446 = sext i13 %trunc_ln717_1288"   --->   Operation 1187 'sext' 'sext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1171_448 = sext i11 %trunc_ln717_1290"   --->   Operation 1188 'sext' 'sext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln717_785 = sext i12 %trunc_ln717_1291"   --->   Operation 1189 'sext' 'sext_ln717_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln42_446 = zext i7 %mult_V_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1190 'zext' 'zext_ln42_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln717_868 = zext i12 %mult_V_305"   --->   Operation 1191 'zext' 'zext_ln717_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln1171_738 = zext i8 %p_read_176"   --->   Operation 1192 'zext' 'zext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln1171_739 = zext i8 %p_read_176"   --->   Operation 1193 'zext' 'zext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln717_118 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_176, i2 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln717_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln717_870 = zext i10 %shl_ln717_118"   --->   Operation 1195 'zext' 'zext_ln717_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (1.54ns)   --->   "%sub_ln717_297 = sub i13 %zext_ln717_869, i13 %zext_ln717_870"   --->   Operation 1196 'sub' 'sub_ln717_297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_297, i32 1, i32 12"   --->   Operation 1197 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (1.54ns)   --->   "%sub_ln1171_673 = sub i13 %zext_ln717_870, i13 %zext_ln717_869"   --->   Operation 1198 'sub' 'sub_ln1171_673' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln717_1293 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_673, i32 1, i32 12"   --->   Operation 1199 'partselect' 'trunc_ln717_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1171_449 = sext i12 %trunc_ln717_1293"   --->   Operation 1200 'sext' 'sext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (3.81ns)   --->   "%mul_ln1171_152 = mul i14 %zext_ln1171_739, i14 16365"   --->   Operation 1201 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln717_1294 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_152, i32 1, i32 13"   --->   Operation 1202 'partselect' 'trunc_ln717_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (3.81ns)   --->   "%mul_ln1171_153 = mul i13 %zext_ln1171_738, i13 8179"   --->   Operation 1203 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln717_1295 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_153, i32 1, i32 12"   --->   Operation 1204 'partselect' 'trunc_ln717_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln717_873 = zext i12 %mult_V_311"   --->   Operation 1205 'zext' 'zext_ln717_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln1171_740 = zext i8 %p_read_175"   --->   Operation 1206 'zext' 'zext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln1171_741 = zext i8 %p_read_175"   --->   Operation 1207 'zext' 'zext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (3.81ns)   --->   "%mul_ln1171_154 = mul i14 %zext_ln1171_741, i14 16365"   --->   Operation 1208 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln717_1297 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_154, i32 1, i32 13"   --->   Operation 1209 'partselect' 'trunc_ln717_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (1.30ns)   --->   "%sub_ln1171_675 = sub i9 0, i9 %zext_ln1171_740"   --->   Operation 1210 'sub' 'sub_ln1171_675' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln717_1298 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_675, i32 1, i32 8"   --->   Operation 1211 'partselect' 'trunc_ln717_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln1171_744 = zext i8 %p_read_174"   --->   Operation 1212 'zext' 'zext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1171_745 = zext i8 %p_read_174"   --->   Operation 1213 'zext' 'zext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%mult_V_321 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_174, i3 0"   --->   Operation 1214 'bitconcatenate' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln1171_746 = zext i11 %mult_V_321"   --->   Operation 1215 'zext' 'zext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (1.48ns)   --->   "%sub_ln1171_676 = sub i12 0, i12 %zext_ln1171_746"   --->   Operation 1216 'sub' 'sub_ln1171_676' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i12 %sub_ln1171_676"   --->   Operation 1217 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (1.54ns)   --->   "%sub_ln1171_677 = sub i13 %sext_ln1171_138, i13 %zext_ln1171_744"   --->   Operation 1218 'sub' 'sub_ln1171_677' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln717_1300 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_677, i32 1, i32 12"   --->   Operation 1219 'partselect' 'trunc_ln717_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%shl_ln717_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_174, i4 0"   --->   Operation 1220 'bitconcatenate' 'shl_ln717_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln717_878 = zext i12 %shl_ln717_121"   --->   Operation 1221 'zext' 'zext_ln717_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln717_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_174, i2 0"   --->   Operation 1222 'bitconcatenate' 'shl_ln717_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln717_879 = zext i10 %shl_ln717_122"   --->   Operation 1223 'zext' 'zext_ln717_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln717_880 = zext i10 %shl_ln717_122"   --->   Operation 1224 'zext' 'zext_ln717_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (1.54ns)   --->   "%add_ln717_234 = add i13 %zext_ln717_878, i13 %zext_ln717_880"   --->   Operation 1225 'add' 'add_ln717_234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_234, i32 1, i32 12"   --->   Operation 1226 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (1.54ns)   --->   "%sub_ln1171_678 = sub i13 0, i13 %zext_ln717_878"   --->   Operation 1227 'sub' 'sub_ln1171_678' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i13 %sub_ln1171_678"   --->   Operation 1228 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln1171_747 = zext i10 %shl_ln717_122"   --->   Operation 1229 'zext' 'zext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (1.53ns)   --->   "%sub_ln1171_679 = sub i14 %sext_ln1171_139, i14 %zext_ln1171_747"   --->   Operation 1230 'sub' 'sub_ln1171_679' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln717_1301 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_679, i32 1, i32 13"   --->   Operation 1231 'partselect' 'trunc_ln717_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (1.41ns)   --->   "%sub_ln717_299 = sub i11 %zext_ln717_879, i11 %zext_ln1171_745"   --->   Operation 1232 'sub' 'sub_ln717_299' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_299, i32 1, i32 10"   --->   Operation 1233 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1171_453 = sext i13 %trunc_ln717_1303"   --->   Operation 1234 'sext' 'sext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln1171_748 = zext i8 %p_read_173"   --->   Operation 1235 'zext' 'zext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_324 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_173, i2 0"   --->   Operation 1236 'bitconcatenate' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln42_450 = zext i10 %mult_V_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1237 'zext' 'zext_ln42_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln1171_749 = zext i10 %mult_V_324"   --->   Operation 1238 'zext' 'zext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln1171_750 = zext i10 %mult_V_324"   --->   Operation 1239 'zext' 'zext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (1.41ns)   --->   "%sub_ln1171_680 = sub i11 0, i11 %zext_ln1171_750"   --->   Operation 1240 'sub' 'sub_ln1171_680' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln717_1304 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_680, i32 1, i32 10"   --->   Operation 1241 'partselect' 'trunc_ln717_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1171_454 = sext i10 %trunc_ln717_1304"   --->   Operation 1242 'sext' 'sext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (3.81ns)   --->   "%mul_ln1171_156 = mul i14 %zext_ln1171_748, i14 16362"   --->   Operation 1243 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln717_1305 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_156, i32 1, i32 13"   --->   Operation 1244 'partselect' 'trunc_ln717_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%shl_ln1171_140 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_173, i5 0"   --->   Operation 1245 'bitconcatenate' 'shl_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln1171_751 = zext i13 %shl_ln1171_140"   --->   Operation 1246 'zext' 'zext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (1.53ns)   --->   "%sub_ln1171_681 = sub i14 %zext_ln1171_749, i14 %zext_ln1171_751"   --->   Operation 1247 'sub' 'sub_ln1171_681' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln717_1306 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_681, i32 1, i32 13"   --->   Operation 1248 'partselect' 'trunc_ln717_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln1171_753 = zext i8 %p_read_172"   --->   Operation 1249 'zext' 'zext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (3.81ns)   --->   "%mul_ln1171_157 = mul i14 %zext_ln1171_753, i14 16363"   --->   Operation 1250 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln717_1307 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_157, i32 1, i32 13"   --->   Operation 1251 'partselect' 'trunc_ln717_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln717_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_172, i4 0"   --->   Operation 1252 'bitconcatenate' 'shl_ln717_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln717_883 = zext i12 %shl_ln717_123"   --->   Operation 1253 'zext' 'zext_ln717_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln717_124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_172, i1 0"   --->   Operation 1254 'bitconcatenate' 'shl_ln717_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln717_884 = zext i9 %shl_ln717_124"   --->   Operation 1255 'zext' 'zext_ln717_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (1.54ns)   --->   "%sub_ln717_300 = sub i13 %zext_ln717_883, i13 %zext_ln717_884"   --->   Operation 1256 'sub' 'sub_ln717_300' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_300, i32 1, i32 12"   --->   Operation 1257 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln717_793 = sext i12 %mult_V_331"   --->   Operation 1258 'sext' 'sext_ln717_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln717_885 = zext i14 %sext_ln717_793"   --->   Operation 1259 'zext' 'zext_ln717_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (1.54ns)   --->   "%sub_ln1171_708 = sub i13 %zext_ln1171_752, i13 %zext_ln717_883"   --->   Operation 1260 'sub' 'sub_ln1171_708' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln717_1309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_708, i32 1, i32 12"   --->   Operation 1261 'partselect' 'trunc_ln717_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln1171_754 = zext i9 %shl_ln717_124"   --->   Operation 1262 'zext' 'zext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (1.36ns)   --->   "%sub_ln1171_682 = sub i10 0, i10 %zext_ln1171_754"   --->   Operation 1263 'sub' 'sub_ln1171_682' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln717_1310 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_682, i32 1, i32 9"   --->   Operation 1264 'partselect' 'trunc_ln717_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln717_794 = sext i9 %trunc_ln717_1310"   --->   Operation 1265 'sext' 'sext_ln717_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln42_451 = zext i12 %mult_V_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1266 'zext' 'zext_ln42_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%shl_ln1171_141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_172, i2 0"   --->   Operation 1267 'bitconcatenate' 'shl_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln1171_755 = zext i10 %shl_ln1171_141"   --->   Operation 1268 'zext' 'zext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (1.54ns)   --->   "%sub_ln1171_683 = sub i13 %zext_ln1171_755, i13 %zext_ln717_883"   --->   Operation 1269 'sub' 'sub_ln1171_683' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln717_1311 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_683, i32 1, i32 12"   --->   Operation 1270 'partselect' 'trunc_ln717_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln1171_458 = sext i12 %trunc_ln717_1311"   --->   Operation 1271 'sext' 'sext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln1171_757 = zext i8 %p_read_171"   --->   Operation 1272 'zext' 'zext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln717_886 = zext i8 %p_read_171"   --->   Operation 1273 'zext' 'zext_ln717_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln717_795 = sext i12 %mult_V_336"   --->   Operation 1274 'sext' 'sext_ln717_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln717_888 = zext i14 %sext_ln717_795"   --->   Operation 1275 'zext' 'zext_ln717_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln717_126 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_171, i3 0"   --->   Operation 1276 'bitconcatenate' 'shl_ln717_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln717_889 = zext i11 %shl_ln717_126"   --->   Operation 1277 'zext' 'zext_ln717_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (1.48ns)   --->   "%sub_ln717_302 = sub i12 %zext_ln717_889, i12 %zext_ln717_886"   --->   Operation 1278 'sub' 'sub_ln717_302' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_302, i32 1, i32 11"   --->   Operation 1279 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (1.30ns)   --->   "%sub_ln1171_684 = sub i9 0, i9 %zext_ln1171_757"   --->   Operation 1280 'sub' 'sub_ln1171_684' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln717_1314 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_684, i32 1, i32 8"   --->   Operation 1281 'partselect' 'trunc_ln717_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln1171_459 = sext i8 %trunc_ln717_1314"   --->   Operation 1282 'sext' 'sext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%shl_ln1171_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_171, i1 0"   --->   Operation 1283 'bitconcatenate' 'shl_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln1171_758 = zext i9 %shl_ln1171_142"   --->   Operation 1284 'zext' 'zext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1171_759 = zext i9 %shl_ln1171_142"   --->   Operation 1285 'zext' 'zext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (1.36ns)   --->   "%sub_ln1171_685 = sub i10 0, i10 %zext_ln1171_759"   --->   Operation 1286 'sub' 'sub_ln1171_685' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln717_1315 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_685, i32 1, i32 9"   --->   Operation 1287 'partselect' 'trunc_ln717_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln1171_143 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_171, i5 0"   --->   Operation 1288 'bitconcatenate' 'shl_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln1171_760 = zext i13 %shl_ln1171_143"   --->   Operation 1289 'zext' 'zext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (1.53ns)   --->   "%sub_ln1171_686 = sub i14 %zext_ln1171_758, i14 %zext_ln1171_760"   --->   Operation 1290 'sub' 'sub_ln1171_686' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln717_1316 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_686, i32 1, i32 13"   --->   Operation 1291 'partselect' 'trunc_ln717_1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1171_461 = sext i13 %trunc_ln717_1316"   --->   Operation 1292 'sext' 'sext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln1171_761 = zext i8 %p_read_170"   --->   Operation 1293 'zext' 'zext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln717_797 = sext i12 %trunc_ln717_1317"   --->   Operation 1294 'sext' 'sext_ln717_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln717_798 = sext i12 %trunc_ln717_1318"   --->   Operation 1295 'sext' 'sext_ln717_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_346 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_170, i1 0"   --->   Operation 1296 'bitconcatenate' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln42_452 = zext i9 %mult_V_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'zext' 'zext_ln42_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_170, i5 0"   --->   Operation 1298 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1171_764 = zext i13 %tmp_25"   --->   Operation 1299 'zext' 'zext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (1.53ns)   --->   "%sub_ln1171_709 = sub i14 %zext_ln1171_761, i14 %zext_ln1171_764"   --->   Operation 1300 'sub' 'sub_ln1171_709' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln717_1319 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_709, i32 1, i32 13"   --->   Operation 1301 'partselect' 'trunc_ln717_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln717_799 = sext i13 %trunc_ln717_1319"   --->   Operation 1302 'sext' 'sext_ln717_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln42_453 = zext i7 %mult_V_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1303 'zext' 'zext_ln42_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln1171_462 = sext i13 %trunc_ln717_1320"   --->   Operation 1304 'sext' 'sext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln717_800 = sext i12 %trunc_ln717_1321"   --->   Operation 1305 'sext' 'sext_ln717_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln717_801 = sext i12 %mult_V_352"   --->   Operation 1306 'sext' 'sext_ln717_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln717_894 = zext i14 %sext_ln717_801"   --->   Operation 1307 'zext' 'zext_ln717_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln717_803 = sext i13 %mult_V_354"   --->   Operation 1308 'sext' 'sext_ln717_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln717_900 = zext i14 %sext_ln717_803"   --->   Operation 1309 'zext' 'zext_ln717_900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1171_463 = sext i13 %trunc_ln717_1326"   --->   Operation 1310 'sext' 'sext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln717_805 = sext i13 %trunc_ln717_1327"   --->   Operation 1311 'sext' 'sext_ln717_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln42_454 = zext i11 %mult_V_358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1312 'zext' 'zext_ln42_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln42_455 = zext i11 %mult_V_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1313 'zext' 'zext_ln42_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln42_456 = zext i7 %mult_V_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1314 'zext' 'zext_ln42_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1171_464 = sext i13 %trunc_ln717_1329"   --->   Operation 1315 'sext' 'sext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%shl_ln1171_148 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_167, i2 0"   --->   Operation 1316 'bitconcatenate' 'shl_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln1171_774 = zext i10 %shl_ln1171_148"   --->   Operation 1317 'zext' 'zext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (1.41ns)   --->   "%sub_ln1171_692 = sub i11 0, i11 %zext_ln1171_774"   --->   Operation 1318 'sub' 'sub_ln1171_692' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln717_1330 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_692, i32 1, i32 10"   --->   Operation 1319 'partselect' 'trunc_ln717_1330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln42_274 = sext i10 %trunc_ln717_1330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1320 'sext' 'sext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1171_465 = sext i13 %trunc_ln717_1331"   --->   Operation 1321 'sext' 'sext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln717_807 = sext i11 %trunc_ln717_1332"   --->   Operation 1322 'sext' 'sext_ln717_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%shl_ln1171_149 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_166, i3 0"   --->   Operation 1323 'bitconcatenate' 'shl_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln1171_778 = zext i11 %shl_ln1171_149"   --->   Operation 1324 'zext' 'zext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (1.48ns)   --->   "%sub_ln1171_695 = sub i12 0, i12 %zext_ln1171_778"   --->   Operation 1325 'sub' 'sub_ln1171_695' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln717_1333 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_695, i32 1, i32 11"   --->   Operation 1326 'partselect' 'trunc_ln717_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln717_808 = sext i11 %trunc_ln717_1333"   --->   Operation 1327 'sext' 'sext_ln717_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln717_809 = sext i12 %mult_V_382"   --->   Operation 1328 'sext' 'sext_ln717_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln717_905 = zext i14 %sext_ln717_809"   --->   Operation 1329 'zext' 'zext_ln717_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (1.54ns)   --->   "%add_ln712 = add i13 %sext_ln717, i13 %sext_ln1171_378"   --->   Operation 1330 'add' 'add_ln712' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (1.53ns)   --->   "%add_ln712_2735 = add i14 %sext_ln717_724, i14 %sext_ln717_729"   --->   Operation 1331 'add' 'add_ln712_2735' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (1.53ns)   --->   "%add_ln712_2738 = add i14 %sext_ln717_734, i14 %sext_ln1171_405"   --->   Operation 1332 'add' 'add_ln712_2738' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2744 = add i14 %sext_ln1171_423, i14 %sext_ln1171_427"   --->   Operation 1333 'add' 'add_ln712_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1334 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2745 = add i14 %add_ln712_2744, i14 %sext_ln1171_421"   --->   Operation 1334 'add' 'add_ln712_2745' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1335 [1/1] (1.54ns)   --->   "%add_ln712_2746 = add i13 %sext_ln1171_434, i13 %sext_ln717_778"   --->   Operation 1335 'add' 'add_ln712_2746' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln712_855 = sext i13 %add_ln712_2746"   --->   Operation 1336 'sext' 'sext_ln712_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (1.53ns)   --->   "%add_ln712_2747 = add i14 %sext_ln712_855, i14 %sext_ln1171_432"   --->   Operation 1337 'add' 'add_ln712_2747' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (1.54ns)   --->   "%add_ln712_2749 = add i13 %sext_ln1171_448, i13 %sext_ln1171_449"   --->   Operation 1338 'add' 'add_ln712_2749' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (1.53ns)   --->   "%add_ln712_2756 = add i14 %sext_ln1171_462, i14 %sext_ln1171_463"   --->   Operation 1339 'add' 'add_ln712_2756' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln712_862 = sext i14 %add_ln712_2756"   --->   Operation 1340 'sext' 'sext_ln712_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (1.52ns)   --->   "%add_ln712_2757 = add i15 %sext_ln712_862, i15 %sext_ln717_798"   --->   Operation 1341 'add' 'add_ln712_2757' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (1.52ns)   --->   "%add_ln712_2758 = add i15 %zext_ln717_764, i15 %zext_ln42_409"   --->   Operation 1342 'add' 'add_ln712_2758' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2761 = add i15 %zext_ln717_773, i15 %zext_ln42_412"   --->   Operation 1343 'add' 'add_ln712_2761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1344 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2762 = add i15 %add_ln712_2761, i15 %zext_ln42_410"   --->   Operation 1344 'add' 'add_ln712_2762' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1345 [1/1] (1.54ns)   --->   "%add_ln712_2763 = add i13 %zext_ln717_783, i13 %zext_ln717_793"   --->   Operation 1345 'add' 'add_ln712_2763' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln712_826 = zext i13 %add_ln712_2763"   --->   Operation 1346 'zext' 'zext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (1.52ns)   --->   "%add_ln712_2764 = add i15 %zext_ln712_826, i15 %zext_ln717_776"   --->   Operation 1347 'add' 'add_ln712_2764' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (1.52ns)   --->   "%add_ln712_2767 = add i15 %zext_ln42_423, i15 %zext_ln717_819"   --->   Operation 1348 'add' 'add_ln712_2767' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (1.54ns)   --->   "%add_ln712_2769 = add i12 %trunc_ln42_68, i12 %zext_ln717_841"   --->   Operation 1349 'add' 'add_ln712_2769' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln712_828 = zext i12 %add_ln712_2769"   --->   Operation 1350 'zext' 'zext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (1.54ns)   --->   "%add_ln712_2770 = add i13 %zext_ln712_828, i13 %zext_ln717_822"   --->   Operation 1351 'add' 'add_ln712_2770' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (1.54ns)   --->   "%add_ln712_2780 = add i13 %sext_ln1171_380, i13 %sext_ln1171_383"   --->   Operation 1352 'add' 'add_ln712_2780' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (1.53ns)   --->   "%add_ln712_2785 = add i14 %sext_ln1171_399, i14 %sext_ln717_733"   --->   Operation 1353 'add' 'add_ln712_2785' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (1.53ns)   --->   "%add_ln712_2787 = add i14 %sext_ln717_737, i14 %sext_ln717_741"   --->   Operation 1354 'add' 'add_ln712_2787' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (1.53ns)   --->   "%add_ln712_2791 = add i14 %sext_ln1171_416, i14 %sext_ln1171_419"   --->   Operation 1355 'add' 'add_ln712_2791' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (1.54ns)   --->   "%add_ln712_2793 = add i13 %sext_ln1171_424, i13 %sext_ln1171_425"   --->   Operation 1356 'add' 'add_ln712_2793' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln712_873 = sext i13 %add_ln712_2793"   --->   Operation 1357 'sext' 'sext_ln712_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (1.53ns)   --->   "%add_ln712_2794 = add i14 %sext_ln712_873, i14 %sext_ln1171_423"   --->   Operation 1358 'add' 'add_ln712_2794' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (1.53ns)   --->   "%add_ln712_2804 = add i14 %sext_ln717_797, i14 %sext_ln1171_465"   --->   Operation 1359 'add' 'add_ln712_2804' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2806 = add i15 %zext_ln42_408, i15 %zext_ln717_773"   --->   Operation 1360 'add' 'add_ln712_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1361 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2807 = add i15 %add_ln712_2806, i15 %zext_ln42"   --->   Operation 1361 'add' 'add_ln712_2807' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1362 [1/1] (1.52ns)   --->   "%add_ln712_2816 = add i15 %zext_ln717_853, i15 %zext_ln717_857"   --->   Operation 1362 'add' 'add_ln712_2816' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln712_839 = zext i12 %add_ln712_2818"   --->   Operation 1363 'zext' 'zext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (1.54ns)   --->   "%add_ln712_2819 = add i13 %zext_ln712_839, i13 %zext_ln717_864"   --->   Operation 1364 'add' 'add_ln712_2819' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2821 = add i15 %zext_ln717_888, i15 %zext_ln42_453"   --->   Operation 1365 'add' 'add_ln712_2821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1366 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2822 = add i15 %add_ln712_2821, i15 %zext_ln42_450"   --->   Operation 1366 'add' 'add_ln712_2822' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2823 = add i15 %zext_ln717_900, i15 %zext_ln42_455"   --->   Operation 1367 'add' 'add_ln712_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln712_842 = zext i9 %add_ln712_2824"   --->   Operation 1368 'zext' 'zext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2825 = add i15 %zext_ln712_842, i15 %add_ln712_2823"   --->   Operation 1369 'add' 'add_ln712_2825' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1370 [1/1] (1.54ns)   --->   "%add_ln712_2835 = add i13 %sext_ln1171_395, i13 %sext_ln1171_396"   --->   Operation 1370 'add' 'add_ln712_2835' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln712_884 = sext i13 %add_ln712_2835"   --->   Operation 1371 'sext' 'sext_ln712_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (1.53ns)   --->   "%add_ln712_2836 = add i14 %sext_ln712_884, i14 %sext_ln717_721"   --->   Operation 1372 'add' 'add_ln712_2836' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (1.54ns)   --->   "%add_ln712_2837 = add i13 %sext_ln717_736, i13 %sext_ln42_268"   --->   Operation 1373 'add' 'add_ln712_2837' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (1.53ns)   --->   "%add_ln712_2843 = add i14 %sext_ln717_753, i14 %sext_ln1171_420"   --->   Operation 1374 'add' 'add_ln712_2843' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (1.53ns)   --->   "%add_ln712_2846 = add i14 %sext_ln1171_426, i14 %sext_ln717_766"   --->   Operation 1375 'add' 'add_ln712_2846' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2848 = add i13 %sext_ln717_778, i13 %sext_ln1171_440"   --->   Operation 1376 'add' 'add_ln712_2848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1377 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2849 = add i13 %add_ln712_2848, i13 %sext_ln717_773"   --->   Operation 1377 'add' 'add_ln712_2849' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln712_895 = sext i13 %add_ln712_2853"   --->   Operation 1378 'sext' 'sext_ln712_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (1.53ns)   --->   "%add_ln712_2854 = add i14 %sext_ln712_895, i14 %sext_ln717_782"   --->   Operation 1379 'add' 'add_ln712_2854' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (1.52ns)   --->   "%add_ln712_2855 = add i16 %sext_ln717_807, i16 %zext_ln717_770"   --->   Operation 1380 'add' 'add_ln712_2855' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (1.52ns)   --->   "%add_ln712_2860 = add i15 %zext_ln717_825, i15 %zext_ln717_840"   --->   Operation 1381 'add' 'add_ln712_2860' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (1.52ns)   --->   "%add_ln712_2869 = add i15 %zext_ln717_885, i15 %zext_ln717_888"   --->   Operation 1382 'add' 'add_ln712_2869' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (1.54ns)   --->   "%add_ln712_2871 = add i12 %trunc_ln42_71, i12 %zext_ln42_456"   --->   Operation 1383 'add' 'add_ln712_2871' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_2872)   --->   "%zext_ln712_849 = zext i12 %add_ln712_2871"   --->   Operation 1384 'zext' 'zext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_2872)   --->   "%xor_ln712 = xor i8 %p_read_211, i8 128"   --->   Operation 1385 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_2872)   --->   "%sext_ln712_12 = sext i8 %xor_ln712"   --->   Operation 1386 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln712_2872 = add i13 %sext_ln712_12, i13 %zext_ln712_849"   --->   Operation 1387 'add' 'add_ln712_2872' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (1.48ns)   --->   "%add_ln712_2884 = add i12 %sext_ln717_739, i12 %sext_ln717_746"   --->   Operation 1388 'add' 'add_ln712_2884' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2889 = add i13 %sext_ln717_757, i13 %sext_ln717_761"   --->   Operation 1389 'add' 'add_ln712_2889' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1390 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2890 = add i13 %add_ln712_2889, i13 %sext_ln717_756"   --->   Operation 1390 'add' 'add_ln712_2890' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1391 [1/1] (1.53ns)   --->   "%add_ln712_2891 = add i14 %sext_ln717_763, i14 %sext_ln1171_428"   --->   Operation 1391 'add' 'add_ln712_2891' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (1.54ns)   --->   "%add_ln712_2892 = add i13 %sext_ln717_771, i13 %sext_ln42_271"   --->   Operation 1392 'add' 'add_ln712_2892' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (1.54ns)   --->   "%add_ln712_2897 = add i13 %sext_ln1171_444, i13 %sext_ln717_785"   --->   Operation 1393 'add' 'add_ln712_2897' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (1.36ns)   --->   "%add_ln712_2903 = add i10 %sext_ln717_794, i10 %sext_ln1171_459"   --->   Operation 1394 'add' 'add_ln712_2903' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln712_912 = sext i10 %add_ln712_2903"   --->   Operation 1395 'sext' 'sext_ln712_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (1.41ns)   --->   "%add_ln712_2904 = add i11 %sext_ln712_912, i11 %sext_ln1171_454"   --->   Operation 1396 'add' 'add_ln712_2904' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (1.53ns)   --->   "%add_ln712_2905 = add i14 %sext_ln717_800, i14 %sext_ln717_805"   --->   Operation 1397 'add' 'add_ln712_2905' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (1.53ns)   --->   "%add_ln712_2906 = add i14 %sext_ln1171_464, i14 %sext_ln717_808"   --->   Operation 1398 'add' 'add_ln712_2906' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (1.54ns)   --->   "%add_ln712_2909 = add i12 %zext_ln42_406, i12 %trunc_ln42_64"   --->   Operation 1399 'add' 'add_ln712_2909' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln712_850 = zext i12 %add_ln712_2909"   --->   Operation 1400 'zext' 'zext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (1.54ns)   --->   "%add_ln712_2910 = add i13 %zext_ln712_850, i13 %zext_ln717_758"   --->   Operation 1401 'add' 'add_ln712_2910' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (1.54ns)   --->   "%add_ln712_2911 = add i13 %zext_ln42_417, i13 %zext_ln717_786"   --->   Operation 1402 'add' 'add_ln712_2911' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (1.52ns)   --->   "%add_ln712_2912 = add i15 %zext_ln717_790, i15 %zext_ln42_420"   --->   Operation 1403 'add' 'add_ln712_2912' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (1.52ns)   --->   "%add_ln712_2916 = add i15 %zext_ln717_807, i15 %zext_ln42_424"   --->   Operation 1404 'add' 'add_ln712_2916' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln712_854 = zext i11 %add_ln712_2918"   --->   Operation 1405 'zext' 'zext_ln712_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2919 = add i13 %zext_ln717_828, i13 %zext_ln42_432"   --->   Operation 1406 'add' 'add_ln712_2919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1407 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2920 = add i13 %add_ln712_2919, i13 %zext_ln712_854"   --->   Operation 1407 'add' 'add_ln712_2920' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1408 [1/1] (1.52ns)   --->   "%add_ln712_2922 = add i15 %zext_ln42_440, i15 %zext_ln717_861"   --->   Operation 1408 'add' 'add_ln712_2922' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2924 = add i12 %zext_ln1171_746, i12 %zext_ln1171_651"   --->   Operation 1409 'add' 'add_ln712_2924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln712_857 = zext i9 %add_ln712_2925"   --->   Operation 1410 'zext' 'zext_ln712_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2926 = add i12 %zext_ln712_857, i12 %add_ln712_2924"   --->   Operation 1411 'add' 'add_ln712_2926' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln712_917 = sext i12 %add_ln712_2931"   --->   Operation 1412 'sext' 'sext_ln712_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (1.54ns)   --->   "%add_ln712_2932 = add i13 %sext_ln712_917, i13 %sext_ln1171_378"   --->   Operation 1413 'add' 'add_ln712_2932' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (1.53ns)   --->   "%add_ln712_2933 = add i14 %sext_ln717_725, i14 %sext_ln1171_391"   --->   Operation 1414 'add' 'add_ln712_2933' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (1.53ns)   --->   "%add_ln712_2936 = add i14 %sext_ln717_731, i14 %sext_ln1171_401"   --->   Operation 1415 'add' 'add_ln712_2936' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln712_920 = sext i14 %add_ln712_2936"   --->   Operation 1416 'sext' 'sext_ln712_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (1.52ns)   --->   "%add_ln712_2937 = add i15 %sext_ln712_920, i15 %sext_ln717_728"   --->   Operation 1417 'add' 'add_ln712_2937' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (1.54ns)   --->   "%add_ln712_2939 = add i13 %sext_ln1171_407, i13 %sext_ln1171_409"   --->   Operation 1418 'add' 'add_ln712_2939' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (1.48ns)   --->   "%add_ln712_2943 = add i12 %sext_ln717_752, i12 %sext_ln717_755"   --->   Operation 1419 'add' 'add_ln712_2943' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln712_925 = sext i12 %add_ln712_2943"   --->   Operation 1420 'sext' 'sext_ln712_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (1.54ns)   --->   "%add_ln712_2944 = add i13 %sext_ln712_925, i13 %sext_ln1171_413"   --->   Operation 1421 'add' 'add_ln712_2944' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (1.53ns)   --->   "%add_ln712_2945 = add i14 %sext_ln717_759, i14 %sext_ln1171_426"   --->   Operation 1422 'add' 'add_ln712_2945' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (1.54ns)   --->   "%add_ln712_2946 = add i13 %sext_ln717_764, i13 %sext_ln1171_430"   --->   Operation 1423 'add' 'add_ln712_2946' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (1.54ns)   --->   "%add_ln712_2957 = add i12 %trunc_ln42_s, i12 %zext_ln42_407"   --->   Operation 1424 'add' 'add_ln712_2957' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln712_860 = zext i12 %add_ln712_2957"   --->   Operation 1425 'zext' 'zext_ln712_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (1.54ns)   --->   "%add_ln712_2958 = add i14 %zext_ln712_860, i14 %sext_ln42_274"   --->   Operation 1426 'add' 'add_ln712_2958' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (1.48ns)   --->   "%add_ln712_2959 = add i12 %zext_ln717_787, i12 %zext_ln717_796"   --->   Operation 1427 'add' 'add_ln712_2959' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (1.52ns)   --->   "%add_ln712_2962 = add i15 %zext_ln717_812, i15 %zext_ln42_425"   --->   Operation 1428 'add' 'add_ln712_2962' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (1.48ns)   --->   "%add_ln712_2964 = add i11 %zext_ln42_428, i11 %trunc_ln42_67"   --->   Operation 1429 'add' 'add_ln712_2964' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (1.48ns)   --->   "%add_ln712_2971 = add i11 %trunc_ln42_69, i11 %zext_ln42_446"   --->   Operation 1430 'add' 'add_ln712_2971' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2975 = add i15 %zext_ln42_452, i15 %zext_ln717_894"   --->   Operation 1431 'add' 'add_ln712_2975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1432 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2976 = add i15 %add_ln712_2975, i15 %zext_ln42_451"   --->   Operation 1432 'add' 'add_ln712_2976' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2977 = add i15 %zext_ln42_454, i15 %zext_ln717_905"   --->   Operation 1433 'add' 'add_ln712_2977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln712_870 = zext i9 %add_ln712_2978"   --->   Operation 1434 'zext' 'zext_ln712_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2979 = add i15 %zext_ln712_870, i15 %add_ln712_2977"   --->   Operation 1435 'add' 'add_ln712_2979' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1436 [1/1] (1.54ns)   --->   "%add_ln712_2984 = add i13 %sext_ln1171_385, i13 %sext_ln1171_386"   --->   Operation 1436 'add' 'add_ln712_2984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2988 = add i14 %sext_ln1171_404, i14 %sext_ln1171_406"   --->   Operation 1437 'add' 'add_ln712_2988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1438 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2989 = add i14 %add_ln712_2988, i14 %sext_ln1171_402"   --->   Operation 1438 'add' 'add_ln712_2989' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2990 = add i14 %sext_ln1171_410, i14 %sext_ln1171_414"   --->   Operation 1439 'add' 'add_ln712_2990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1440 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2991 = add i14 %add_ln712_2990, i14 %sext_ln1171_408"   --->   Operation 1440 'add' 'add_ln712_2991' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1441 [1/1] (1.53ns)   --->   "%add_ln712_2994 = add i14 %sext_ln1171_422, i14 %sext_ln1171_431"   --->   Operation 1441 'add' 'add_ln712_2994' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (1.53ns)   --->   "%add_ln712_2999 = add i14 %sext_ln1171_446, i14 %sext_ln1171_453"   --->   Operation 1442 'add' 'add_ln712_2999' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (1.53ns)   --->   "%add_ln712_3001 = add i14 %sext_ln1171_458, i14 %sext_ln1171_461"   --->   Operation 1443 'add' 'add_ln712_3001' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (1.54ns)   --->   "%add_ln712_3006 = add i12 %zext_ln717_759, i12 %trunc_ln9"   --->   Operation 1444 'add' 'add_ln712_3006' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln712_872 = zext i12 %add_ln712_3006"   --->   Operation 1445 'zext' 'zext_ln712_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (1.53ns)   --->   "%add_ln712_3007 = add i14 %zext_ln712_872, i14 %sext_ln717_799"   --->   Operation 1446 'add' 'add_ln712_3007' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3008 = add i13 %zext_ln717_777, i13 %zext_ln717_781"   --->   Operation 1447 'add' 'add_ln712_3008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1448 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3009 = add i13 %add_ln712_3008, i13 %zext_ln42_411"   --->   Operation 1448 'add' 'add_ln712_3009' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1449 [1/1] (1.41ns)   --->   "%add_ln712_3011 = add i11 %zext_ln1171_633, i11 %zext_ln42_426"   --->   Operation 1449 'add' 'add_ln712_3011' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln712_874 = zext i11 %add_ln712_3011"   --->   Operation 1450 'zext' 'zext_ln712_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (1.54ns)   --->   "%add_ln712_3012 = add i13 %zext_ln712_874, i13 %zext_ln717_803"   --->   Operation 1451 'add' 'add_ln712_3012' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (1.52ns)   --->   "%add_ln712_3013 = add i15 %zext_ln717_830, i15 %zext_ln42_431"   --->   Operation 1452 'add' 'add_ln712_3013' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (1.52ns)   --->   "%add_ln712_3017 = add i15 %zext_ln717_837, i15 %zext_ln42_441"   --->   Operation 1453 'add' 'add_ln712_3017' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln712_877 = zext i15 %add_ln712_3017"   --->   Operation 1454 'zext' 'zext_ln712_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1455 [1/1] (1.53ns)   --->   "%add_ln712_3018 = add i16 %zext_ln712_877, i16 %zext_ln717_835"   --->   Operation 1455 'add' 'add_ln712_3018' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3019 = add i13 %zext_ln42_445, i13 %zext_ln717_868"   --->   Operation 1456 'add' 'add_ln712_3019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1457 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3020 = add i13 %add_ln712_3019, i13 %zext_ln42_442"   --->   Operation 1457 'add' 'add_ln712_3020' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln712_879 = zext i15 %add_ln712_3022"   --->   Operation 1458 'zext' 'zext_ln712_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3023 = add i16 %zext_ln712_879, i16 %zext_ln717_873"   --->   Operation 1459 'add' 'add_ln712_3023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i13 %add_ln712_3025"   --->   Operation 1460 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3026 = add i16 %sext_ln712_15, i16 %add_ln712_3023"   --->   Operation 1461 'add' 'add_ln712_3026' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.18>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln1171_375 = sext i12 %trunc_ln"   --->   Operation 1462 'sext' 'sext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln1171_376 = sext i11 %trunc_ln717_s"   --->   Operation 1463 'sext' 'sext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln1171_377 = sext i13 %trunc_ln717_1141"   --->   Operation 1464 'sext' 'sext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln717_715 = sext i13 %trunc_ln717_1143"   --->   Operation 1465 'sext' 'sext_ln717_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1171_379 = sext i11 %trunc_ln717_1144"   --->   Operation 1466 'sext' 'sext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln717_716 = sext i13 %trunc_ln717_1145"   --->   Operation 1467 'sext' 'sext_ln717_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln717_717 = sext i13 %trunc_ln717_1147"   --->   Operation 1468 'sext' 'sext_ln717_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1171_381 = sext i13 %trunc_ln717_1149"   --->   Operation 1469 'sext' 'sext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln1171_384 = sext i14 %trunc_ln717_1152"   --->   Operation 1470 'sext' 'sext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln717_719 = sext i13 %trunc_ln717_1153"   --->   Operation 1471 'sext' 'sext_ln717_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln717_720 = sext i13 %trunc_ln717_1155"   --->   Operation 1472 'sext' 'sext_ln717_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %trunc_ln717_1156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1473 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1171_387 = sext i13 %trunc_ln717_1158"   --->   Operation 1474 'sext' 'sext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln1171_388 = sext i12 %trunc_ln717_1160"   --->   Operation 1475 'sext' 'sext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1171_389 = sext i8 %trunc_ln717_1161"   --->   Operation 1476 'sext' 'sext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln717_722 = sext i13 %trunc_ln717_1162"   --->   Operation 1477 'sext' 'sext_ln717_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln1171_390 = sext i13 %trunc_ln717_1167"   --->   Operation 1478 'sext' 'sext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln1171_392 = sext i14 %trunc_ln717_1169"   --->   Operation 1479 'sext' 'sext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln42_265 = sext i13 %trunc_ln717_1170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1480 'sext' 'sext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln42_267 = sext i13 %trunc_ln717_1172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1481 'sext' 'sext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln42_416 = zext i11 %mult_V_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1482 'zext' 'zext_ln42_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln1171_393 = sext i13 %trunc_ln717_1174"   --->   Operation 1483 'sext' 'sext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln1171_394 = sext i13 %trunc_ln717_1176"   --->   Operation 1484 'sext' 'sext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln42_418 = zext i11 %mult_V_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1485 'zext' 'zext_ln42_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1171_397 = sext i13 %trunc_ln717_1181"   --->   Operation 1486 'sext' 'sext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1171_398 = sext i13 %trunc_ln717_1182"   --->   Operation 1487 'sext' 'sext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln717_732 = sext i13 %trunc_ln717_1185"   --->   Operation 1488 'sext' 'sext_ln717_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1171_400 = sext i13 %trunc_ln717_1186"   --->   Operation 1489 'sext' 'sext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln42_419 = zext i12 %mult_V_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1490 'zext' 'zext_ln42_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln1171_403 = sext i13 %trunc_ln717_1192"   --->   Operation 1491 'sext' 'sext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln717_738 = sext i12 %mult_V_97"   --->   Operation 1492 'sext' 'sext_ln717_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln717_799 = zext i14 %sext_ln717_738"   --->   Operation 1493 'zext' 'zext_ln717_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln717_742 = sext i13 %trunc_ln717_1202"   --->   Operation 1494 'sext' 'sext_ln717_742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln42_421 = zext i11 %mult_V_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1495 'zext' 'zext_ln42_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln717_743 = sext i13 %trunc_ln717_1203"   --->   Operation 1496 'sext' 'sext_ln717_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln717_806 = zext i11 %mult_V_108"   --->   Operation 1497 'zext' 'zext_ln717_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln42_422 = zext i11 %mult_V_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1498 'zext' 'zext_ln42_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln42_269 = sext i13 %trunc_ln717_1206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1499 'sext' 'sext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln717_745 = sext i13 %trunc_ln717_1207"   --->   Operation 1500 'sext' 'sext_ln717_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln717_748 = sext i9 %trunc_ln717_1212"   --->   Operation 1501 'sext' 'sext_ln717_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln1171_411 = sext i13 %trunc_ln717_1215"   --->   Operation 1502 'sext' 'sext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln717_749 = sext i13 %trunc_ln717_1216"   --->   Operation 1503 'sext' 'sext_ln717_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln717_818 = zext i12 %mult_V_138"   --->   Operation 1504 'zext' 'zext_ln717_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln717_750 = sext i12 %trunc_ln717_1217"   --->   Operation 1505 'sext' 'sext_ln717_750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1171_412 = sext i11 %trunc_ln717_1219"   --->   Operation 1506 'sext' 'sext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln717_821 = zext i12 %mult_V_150"   --->   Operation 1507 'zext' 'zext_ln717_821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1171_415 = sext i13 %trunc_ln717_1222"   --->   Operation 1508 'sext' 'sext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln42_270 = sext i12 %trunc_ln717_1223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1509 'sext' 'sext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1171_417 = sext i13 %trunc_ln717_1227"   --->   Operation 1510 'sext' 'sext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln42_429 = zext i11 %mult_V_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1511 'zext' 'zext_ln42_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1171_418 = sext i13 %trunc_ln717_1229"   --->   Operation 1512 'sext' 'sext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln42_430 = zext i12 %mult_V_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1513 'zext' 'zext_ln42_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln717_758 = sext i13 %trunc_ln717_1237"   --->   Operation 1514 'sext' 'sext_ln717_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln717_762 = sext i12 %mult_V_184"   --->   Operation 1515 'sext' 'sext_ln717_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln717_832 = zext i14 %sext_ln717_762"   --->   Operation 1516 'zext' 'zext_ln717_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln717_833 = zext i12 %mult_V_198"   --->   Operation 1517 'zext' 'zext_ln717_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln1171_429 = sext i12 %trunc_ln717_1250"   --->   Operation 1518 'sext' 'sext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln42_433 = zext i11 %mult_V_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1519 'zext' 'zext_ln42_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln717_768 = sext i13 %trunc_ln717_1253"   --->   Operation 1520 'sext' 'sext_ln717_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln42_434 = zext i12 %mult_V_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1521 'zext' 'zext_ln42_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln717_770 = sext i12 %trunc_ln717_1257"   --->   Operation 1522 'sext' 'sext_ln717_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln42_435 = zext i12 %mult_V_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1523 'zext' 'zext_ln42_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln42_436 = zext i10 %mult_V_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1524 'zext' 'zext_ln42_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1171_433 = sext i11 %trunc_ln717_1260"   --->   Operation 1525 'sext' 'sext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln717_772 = sext i10 %mult_V_222"   --->   Operation 1526 'sext' 'sext_ln717_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln717_845 = zext i14 %sext_ln717_772"   --->   Operation 1527 'zext' 'zext_ln717_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln717_846 = zext i14 %sext_ln717_772"   --->   Operation 1528 'zext' 'zext_ln717_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln42_437 = zext i10 %mult_V_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1529 'zext' 'zext_ln42_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1171_435 = sext i13 %trunc_ln717_1264"   --->   Operation 1530 'sext' 'sext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln1171_436 = sext i13 %trunc_ln717_1265"   --->   Operation 1531 'sext' 'sext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln42_438 = zext i12 %mult_V_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1532 'zext' 'zext_ln42_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln717_774 = sext i13 %trunc_ln717_1267"   --->   Operation 1533 'sext' 'sext_ln717_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln717_775 = sext i12 %mult_V_232"   --->   Operation 1534 'sext' 'sext_ln717_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln717_848 = zext i14 %sext_ln717_775"   --->   Operation 1535 'zext' 'zext_ln717_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln717_776 = sext i12 %trunc_ln717_1269"   --->   Operation 1536 'sext' 'sext_ln717_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln42_439 = zext i12 %mult_V_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1537 'zext' 'zext_ln42_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln717_777 = sext i12 %mult_V_242"   --->   Operation 1538 'sext' 'sext_ln717_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln717_849 = zext i14 %sext_ln717_777"   --->   Operation 1539 'zext' 'zext_ln717_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln1171_437 = sext i13 %trunc_ln717_1271"   --->   Operation 1540 'sext' 'sext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln1171_438 = sext i12 %trunc_ln717_1272"   --->   Operation 1541 'sext' 'sext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1171_439 = sext i13 %trunc_ln717_1273"   --->   Operation 1542 'sext' 'sext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln717_779 = sext i11 %trunc_ln717_1275"   --->   Operation 1543 'sext' 'sext_ln717_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln42_272 = sext i13 %trunc_ln717_1278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1544 'sext' 'sext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln42_443 = zext i11 %mult_V_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1545 'zext' 'zext_ln42_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln42_444 = zext i11 %mult_V_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1546 'zext' 'zext_ln42_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln1171_441 = sext i13 %trunc_ln717_1280"   --->   Operation 1547 'sext' 'sext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln1171_442 = sext i12 %trunc_ln717_1281"   --->   Operation 1548 'sext' 'sext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln1171_443 = sext i9 %trunc_ln717_1282"   --->   Operation 1549 'sext' 'sext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln717_784 = sext i13 %trunc_ln717_1285"   --->   Operation 1550 'sext' 'sext_ln717_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln717_865 = zext i12 %mult_V_290"   --->   Operation 1551 'zext' 'zext_ln717_865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1171_445 = sext i13 %trunc_ln717_1287"   --->   Operation 1552 'sext' 'sext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln717_786 = sext i12 %mult_V_307"   --->   Operation 1553 'sext' 'sext_ln717_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln717_871 = zext i14 %sext_ln717_786"   --->   Operation 1554 'zext' 'zext_ln717_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1171_450 = sext i13 %trunc_ln717_1294"   --->   Operation 1555 'sext' 'sext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln717_787 = sext i12 %trunc_ln717_1295"   --->   Operation 1556 'sext' 'sext_ln717_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln1171_452 = sext i13 %trunc_ln717_1297"   --->   Operation 1557 'sext' 'sext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln717_788 = sext i8 %trunc_ln717_1298"   --->   Operation 1558 'sext' 'sext_ln717_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln42_448 = zext i12 %mult_V_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1559 'zext' 'zext_ln42_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln717_790 = sext i12 %trunc_ln717_1300"   --->   Operation 1560 'sext' 'sext_ln717_790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln42_449 = zext i12 %mult_V_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1561 'zext' 'zext_ln42_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln42_273 = sext i13 %trunc_ln717_1301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1562 'sext' 'sext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln717_791 = sext i10 %mult_V_322"   --->   Operation 1563 'sext' 'sext_ln717_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln717_881 = zext i14 %sext_ln717_791"   --->   Operation 1564 'zext' 'zext_ln717_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln717_882 = zext i7 %mult_V_325"   --->   Operation 1565 'zext' 'zext_ln717_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1171_455 = sext i13 %trunc_ln717_1305"   --->   Operation 1566 'sext' 'sext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1171_456 = sext i13 %trunc_ln717_1306"   --->   Operation 1567 'sext' 'sext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln717_792 = sext i13 %trunc_ln717_1307"   --->   Operation 1568 'sext' 'sext_ln717_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln1171_457 = sext i12 %trunc_ln717_1309"   --->   Operation 1569 'sext' 'sext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln717_796 = sext i11 %mult_V_338"   --->   Operation 1570 'sext' 'sext_ln717_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln717_890 = zext i14 %sext_ln717_796"   --->   Operation 1571 'zext' 'zext_ln717_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1171_460 = sext i9 %trunc_ln717_1315"   --->   Operation 1572 'sext' 'sext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln717_804 = sext i10 %trunc_ln717_1325"   --->   Operation 1573 'sext' 'sext_ln717_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln717_806 = sext i13 %trunc_ln717_1328"   --->   Operation 1574 'sext' 'sext_ln717_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln712_847 = sext i13 %add_ln712"   --->   Operation 1575 'sext' 'sext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln712_848 = sext i14 %add_ln712_2735"   --->   Operation 1576 'sext' 'sext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2736 = add i15 %sext_ln712_848, i15 %sext_ln717_719"   --->   Operation 1577 'add' 'add_ln712_2736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1578 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2737 = add i15 %add_ln712_2736, i15 %sext_ln712_847"   --->   Operation 1578 'add' 'add_ln712_2737' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln712_850 = sext i14 %add_ln712_2738"   --->   Operation 1579 'sext' 'sext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1580 [1/1] (1.52ns)   --->   "%add_ln712_2739 = add i15 %sext_ln712_850, i15 %sext_ln1171_397"   --->   Operation 1580 'add' 'add_ln712_2739' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (1.53ns)   --->   "%add_ln712_2740 = add i14 %sext_ln42_270, i14 %sext_ln1171_418"   --->   Operation 1581 'add' 'add_ln712_2740' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln712_852 = sext i14 %add_ln712_2740"   --->   Operation 1582 'sext' 'sext_ln712_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (1.52ns)   --->   "%add_ln712_2741 = add i15 %sext_ln712_852, i15 %sext_ln717_742"   --->   Operation 1583 'add' 'add_ln712_2741' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln712_854 = sext i14 %add_ln712_2745"   --->   Operation 1584 'sext' 'sext_ln712_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln712_856 = sext i14 %add_ln712_2747"   --->   Operation 1585 'sext' 'sext_ln712_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1586 [1/1] (1.52ns)   --->   "%add_ln712_2748 = add i15 %sext_ln712_856, i15 %sext_ln712_854"   --->   Operation 1586 'add' 'add_ln712_2748' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln712_858 = sext i13 %add_ln712_2749"   --->   Operation 1587 'sext' 'sext_ln712_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (1.53ns)   --->   "%add_ln712_2750 = add i14 %sext_ln712_858, i14 %sext_ln42_272"   --->   Operation 1588 'add' 'add_ln712_2750' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1589 [1/1] (1.53ns)   --->   "%add_ln712_2751 = add i14 %sext_ln42_273, i14 %sext_ln1171_457"   --->   Operation 1589 'add' 'add_ln712_2751' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln712_860 = sext i14 %add_ln712_2751"   --->   Operation 1590 'sext' 'sext_ln712_860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1591 [1/1] (1.52ns)   --->   "%add_ln712_2752 = add i15 %sext_ln712_860, i15 %sext_ln1171_452"   --->   Operation 1591 'add' 'add_ln712_2752' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln712_863 = sext i15 %add_ln712_2757"   --->   Operation 1592 'sext' 'sext_ln712_863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i15 %add_ln712_2758"   --->   Operation 1593 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2759 = add i16 %zext_ln712, i16 %sext_ln717_806"   --->   Operation 1594 'add' 'add_ln712_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1595 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2760 = add i16 %add_ln712_2759, i16 %sext_ln712_863"   --->   Operation 1595 'add' 'add_ln712_2760' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln712_825 = zext i15 %add_ln712_2762"   --->   Operation 1596 'zext' 'zext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln712_827 = zext i15 %add_ln712_2764"   --->   Operation 1597 'zext' 'zext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (1.53ns)   --->   "%add_ln712_2765 = add i16 %zext_ln712_827, i16 %zext_ln712_825"   --->   Operation 1598 'add' 'add_ln712_2765' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2768 = add i15 %add_ln712_2767, i15 %zext_ln42_422"   --->   Operation 1599 'add' 'add_ln712_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln712_829 = zext i13 %add_ln712_2770"   --->   Operation 1600 'zext' 'zext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2771 = add i15 %zext_ln712_829, i15 %add_ln712_2768"   --->   Operation 1601 'add' 'add_ln712_2771' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2772 = add i15 %zext_ln717_849, i15 %zext_ln42_444"   --->   Operation 1602 'add' 'add_ln712_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1603 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2773 = add i15 %add_ln712_2772, i15 %zext_ln42_438"   --->   Operation 1603 'add' 'add_ln712_2773' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1604 [1/1] (1.52ns)   --->   "%add_ln712_2774 = add i15 %zext_ln717_890, i15 32704"   --->   Operation 1604 'add' 'add_ln712_2774' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i15 %add_ln712_2774"   --->   Operation 1605 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1606 [1/1] (1.53ns)   --->   "%add_ln712_2775 = add i16 %sext_ln712, i16 %zext_ln717_865"   --->   Operation 1606 'add' 'add_ln712_2775' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln712_864 = sext i13 %add_ln712_2780"   --->   Operation 1607 'sext' 'sext_ln712_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (1.53ns)   --->   "%add_ln712_2781 = add i14 %sext_ln712_864, i14 %sext_ln1171_375"   --->   Operation 1608 'add' 'add_ln712_2781' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (1.53ns)   --->   "%add_ln712_2782 = add i14 %sext_ln717_722, i14 %sext_ln42_265"   --->   Operation 1609 'add' 'add_ln712_2782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln712_866 = sext i14 %add_ln712_2782"   --->   Operation 1610 'sext' 'sext_ln712_866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (1.52ns)   --->   "%add_ln712_2783 = add i15 %sext_ln712_866, i15 %sext_ln1171_387"   --->   Operation 1611 'add' 'add_ln712_2783' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln712_868 = sext i14 %add_ln712_2785"   --->   Operation 1612 'sext' 'sext_ln712_868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (1.52ns)   --->   "%add_ln712_2786 = add i15 %sext_ln712_868, i15 %sext_ln1171_394"   --->   Operation 1613 'add' 'add_ln712_2786' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln712_869 = sext i15 %add_ln712_2786"   --->   Operation 1614 'sext' 'sext_ln712_869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln712_870 = sext i14 %add_ln712_2787"   --->   Operation 1615 'sext' 'sext_ln712_870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (1.52ns)   --->   "%add_ln712_2788 = add i15 %sext_ln712_870, i15 %sext_ln1171_403"   --->   Operation 1616 'add' 'add_ln712_2788' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln712_871 = sext i15 %add_ln712_2788"   --->   Operation 1617 'sext' 'sext_ln712_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1618 [1/1] (1.53ns)   --->   "%add_ln712_2789 = add i16 %sext_ln712_871, i16 %sext_ln712_869"   --->   Operation 1618 'add' 'add_ln712_2789' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln712_872 = sext i14 %add_ln712_2791"   --->   Operation 1619 'sext' 'sext_ln712_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2792 = add i15 %sext_ln712_872, i15 %sext_ln717_745"   --->   Operation 1620 'add' 'add_ln712_2792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln712_874 = sext i14 %add_ln712_2794"   --->   Operation 1621 'sext' 'sext_ln712_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1622 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2795 = add i15 %sext_ln712_874, i15 %add_ln712_2792"   --->   Operation 1622 'add' 'add_ln712_2795' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2796 = add i14 %sext_ln717_768, i14 %sext_ln717_770"   --->   Operation 1623 'add' 'add_ln712_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1624 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2797 = add i14 %add_ln712_2796, i14 %sext_ln1171_429"   --->   Operation 1624 'add' 'add_ln712_2797' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1625 [1/1] (1.53ns)   --->   "%add_ln712_2798 = add i14 %sext_ln1171_436, i14 %sext_ln717_776"   --->   Operation 1625 'add' 'add_ln712_2798' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln712_877 = sext i14 %add_ln712_2798"   --->   Operation 1626 'sext' 'sext_ln712_877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1627 [1/1] (1.53ns)   --->   "%add_ln712_2799 = add i14 %sext_ln1171_439, i14 %sext_ln717_790"   --->   Operation 1627 'add' 'add_ln712_2799' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln712_878 = sext i14 %add_ln712_2799"   --->   Operation 1628 'sext' 'sext_ln712_878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (1.52ns)   --->   "%add_ln712_2800 = add i15 %sext_ln712_878, i15 %sext_ln712_877"   --->   Operation 1629 'add' 'add_ln712_2800' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln712_880 = sext i14 %add_ln712_2804"   --->   Operation 1630 'sext' 'sext_ln712_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (1.52ns)   --->   "%add_ln712_2805 = add i15 %sext_ln712_880, i15 %sext_ln717_792"   --->   Operation 1631 'add' 'add_ln712_2805' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln712_881 = sext i15 %add_ln712_2805"   --->   Operation 1632 'sext' 'sext_ln712_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln712_832 = zext i15 %add_ln712_2807"   --->   Operation 1633 'zext' 'zext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (1.53ns)   --->   "%add_ln712_2808 = add i16 %zext_ln712_832, i16 %sext_ln712_881"   --->   Operation 1634 'add' 'add_ln712_2808' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (1.54ns)   --->   "%add_ln712_2809 = add i12 %zext_ln717_806, i12 %trunc_ln42_66"   --->   Operation 1635 'add' 'add_ln712_2809' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (1.54ns)   --->   "%add_ln712_2811 = add i13 %zext_ln717_818, i13 %zext_ln717_821"   --->   Operation 1636 'add' 'add_ln712_2811' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln712_834 = zext i13 %add_ln712_2811"   --->   Operation 1637 'zext' 'zext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/1] (1.54ns)   --->   "%add_ln712_2812 = add i13 %zext_ln42_429, i13 %zext_ln717_833"   --->   Operation 1638 'add' 'add_ln712_2812' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln712_835 = zext i13 %add_ln712_2812"   --->   Operation 1639 'zext' 'zext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (1.53ns)   --->   "%add_ln712_2813 = add i14 %zext_ln712_835, i14 %zext_ln712_834"   --->   Operation 1640 'add' 'add_ln712_2813' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln712_838 = zext i15 %add_ln712_2816"   --->   Operation 1641 'zext' 'zext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (1.53ns)   --->   "%add_ln712_2817 = add i16 %zext_ln712_838, i16 %zext_ln717_846"   --->   Operation 1642 'add' 'add_ln712_2817' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln712_841 = zext i15 %add_ln712_2822"   --->   Operation 1643 'zext' 'zext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln712_843 = zext i15 %add_ln712_2825"   --->   Operation 1644 'zext' 'zext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (1.53ns)   --->   "%add_ln712_2826 = add i16 %zext_ln712_843, i16 %zext_ln712_841"   --->   Operation 1645 'add' 'add_ln712_2826' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2830 = add i14 %sext_ln1171_377, i14 %sext_ln1171_379"   --->   Operation 1646 'add' 'add_ln712_2830' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1647 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2831 = add i14 %add_ln712_2830, i14 %sext_ln1171_376"   --->   Operation 1647 'add' 'add_ln712_2831' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2832 = add i15 %sext_ln1171_384, i15 %sext_ln717_720"   --->   Operation 1648 'add' 'add_ln712_2832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1649 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2833 = add i15 %add_ln712_2832, i15 %sext_ln717_717"   --->   Operation 1649 'add' 'add_ln712_2833' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln712_885 = sext i14 %add_ln712_2836"   --->   Operation 1650 'sext' 'sext_ln712_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln712_886 = sext i13 %add_ln712_2837"   --->   Operation 1651 'sext' 'sext_ln712_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (1.53ns)   --->   "%add_ln712_2838 = add i14 %sext_ln712_886, i14 %sext_ln717_732"   --->   Operation 1652 'add' 'add_ln712_2838' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln712_887 = sext i14 %add_ln712_2838"   --->   Operation 1653 'sext' 'sext_ln712_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (1.52ns)   --->   "%add_ln712_2839 = add i15 %sext_ln712_887, i15 %sext_ln712_885"   --->   Operation 1654 'add' 'add_ln712_2839' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2841 = add i14 %sext_ln1171_411, i14 %sext_ln717_750"   --->   Operation 1655 'add' 'add_ln712_2841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1656 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2842 = add i14 %add_ln712_2841, i14 %sext_ln717_748"   --->   Operation 1656 'add' 'add_ln712_2842' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln712_890 = sext i14 %add_ln712_2843"   --->   Operation 1657 'sext' 'sext_ln712_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (1.52ns)   --->   "%add_ln712_2844 = add i15 %sext_ln712_890, i15 %sext_ln1171_415"   --->   Operation 1658 'add' 'add_ln712_2844' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln712_892 = sext i14 %add_ln712_2846"   --->   Operation 1659 'sext' 'sext_ln712_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2847 = add i15 %sext_ln712_892, i15 %sext_ln717_758"   --->   Operation 1660 'add' 'add_ln712_2847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln712_893 = sext i13 %add_ln712_2849"   --->   Operation 1661 'sext' 'sext_ln712_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1662 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2850 = add i15 %sext_ln712_893, i15 %add_ln712_2847"   --->   Operation 1662 'add' 'add_ln712_2850' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln712_896 = sext i14 %add_ln712_2854"   --->   Operation 1663 'sext' 'sext_ln712_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2856 = add i16 %add_ln712_2855, i16 %sext_ln717_804"   --->   Operation 1664 'add' 'add_ln712_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1665 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2857 = add i16 %add_ln712_2856, i16 %sext_ln712_896"   --->   Operation 1665 'add' 'add_ln712_2857' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2858 = add i15 %zext_ln42_419, i15 %zext_ln717_799"   --->   Operation 1666 'add' 'add_ln712_2858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1667 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2859 = add i15 %add_ln712_2858, i15 %zext_ln42_416"   --->   Operation 1667 'add' 'add_ln712_2859' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2864 = add i15 %zext_ln717_845, i15 %zext_ln42_439"   --->   Operation 1668 'add' 'add_ln712_2864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1669 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2865 = add i15 %add_ln712_2864, i15 %zext_ln42_435"   --->   Operation 1669 'add' 'add_ln712_2865' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2866 = add i15 %zext_ln717_871, i15 %zext_ln42_449"   --->   Operation 1670 'add' 'add_ln712_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1671 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2867 = add i15 %add_ln712_2866, i15 %zext_ln42_443"   --->   Operation 1671 'add' 'add_ln712_2867' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln712_848 = zext i15 %add_ln712_2869"   --->   Operation 1672 'zext' 'zext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2870 = add i16 %zext_ln712_848, i16 %zext_ln717_882"   --->   Operation 1673 'add' 'add_ln712_2870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %add_ln712_2872"   --->   Operation 1674 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2873 = add i16 %sext_ln712_13, i16 %add_ln712_2870"   --->   Operation 1675 'add' 'add_ln712_2873' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1676 [1/1] (1.53ns)   --->   "%add_ln712_2877 = add i14 %sext_ln717_716, i14 %sext_ln1171_381"   --->   Operation 1676 'add' 'add_ln712_2877' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln712_897 = sext i14 %add_ln712_2877"   --->   Operation 1677 'sext' 'sext_ln712_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (1.52ns)   --->   "%add_ln712_2878 = add i15 %sext_ln712_897, i15 %sext_ln717_715"   --->   Operation 1678 'add' 'add_ln712_2878' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2879 = add i14 %sext_ln1171_388, i14 %sext_ln1171_390"   --->   Operation 1679 'add' 'add_ln712_2879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1680 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2880 = add i14 %add_ln712_2879, i14 %sext_ln42"   --->   Operation 1680 'add' 'add_ln712_2880' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1681 [1/1] (1.53ns)   --->   "%add_ln712_2882 = add i14 %sext_ln1171_393, i14 %sext_ln1171_398"   --->   Operation 1681 'add' 'add_ln712_2882' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln712_901 = sext i12 %add_ln712_2884"   --->   Operation 1682 'sext' 'sext_ln712_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2885 = add i14 %sext_ln717_749, i14 %sext_ln1171_412"   --->   Operation 1683 'add' 'add_ln712_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1684 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2886 = add i14 %add_ln712_2885, i14 %sext_ln712_901"   --->   Operation 1684 'add' 'add_ln712_2886' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln712_904 = sext i13 %add_ln712_2890"   --->   Operation 1685 'sext' 'sext_ln712_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln712_905 = sext i14 %add_ln712_2891"   --->   Operation 1686 'sext' 'sext_ln712_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln712_906 = sext i13 %add_ln712_2892"   --->   Operation 1687 'sext' 'sext_ln712_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2893 = add i15 %sext_ln712_906, i15 %sext_ln712_905"   --->   Operation 1688 'add' 'add_ln712_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1689 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2894 = add i15 %add_ln712_2893, i15 %sext_ln712_904"   --->   Operation 1689 'add' 'add_ln712_2894' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1690 [1/1] (1.53ns)   --->   "%add_ln712_2895 = add i14 %sext_ln1171_437, i14 %sext_ln1171_441"   --->   Operation 1690 'add' 'add_ln712_2895' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln712_908 = sext i14 %add_ln712_2895"   --->   Operation 1691 'sext' 'sext_ln712_908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (1.52ns)   --->   "%add_ln712_2896 = add i15 %sext_ln712_908, i15 %sext_ln717_774"   --->   Operation 1692 'add' 'add_ln712_2896' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln712_910 = sext i13 %add_ln712_2897"   --->   Operation 1693 'sext' 'sext_ln712_910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2898 = add i14 %sext_ln1171_450, i14 %sext_ln717_788"   --->   Operation 1694 'add' 'add_ln712_2898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1695 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2899 = add i14 %add_ln712_2898, i14 %sext_ln712_910"   --->   Operation 1695 'add' 'add_ln712_2899' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln712_913 = sext i11 %add_ln712_2904"   --->   Operation 1696 'sext' 'sext_ln712_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln712_914 = sext i14 %add_ln712_2905"   --->   Operation 1697 'sext' 'sext_ln712_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln712_915 = sext i14 %add_ln712_2906"   --->   Operation 1698 'sext' 'sext_ln712_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2907 = add i15 %sext_ln712_915, i15 %sext_ln712_914"   --->   Operation 1699 'add' 'add_ln712_2907' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1700 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2908 = add i15 %add_ln712_2907, i15 %sext_ln712_913"   --->   Operation 1700 'add' 'add_ln712_2908' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln712_851 = zext i13 %add_ln712_2910"   --->   Operation 1701 'zext' 'zext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln712_852 = zext i13 %add_ln712_2911"   --->   Operation 1702 'zext' 'zext_ln712_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2913 = add i15 %add_ln712_2912, i15 %zext_ln712_852"   --->   Operation 1703 'add' 'add_ln712_2913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1704 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2914 = add i15 %add_ln712_2913, i15 %zext_ln712_851"   --->   Operation 1704 'add' 'add_ln712_2914' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2917 = add i15 %add_ln712_2916, i15 %zext_ln42_421"   --->   Operation 1705 'add' 'add_ln712_2917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln712_855 = zext i13 %add_ln712_2920"   --->   Operation 1706 'zext' 'zext_ln712_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1707 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2921 = add i15 %zext_ln712_855, i15 %add_ln712_2917"   --->   Operation 1707 'add' 'add_ln712_2921' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2923 = add i15 %add_ln712_2922, i15 %zext_ln42_434"   --->   Operation 1708 'add' 'add_ln712_2923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln712_858 = zext i12 %add_ln712_2926"   --->   Operation 1709 'zext' 'zext_ln712_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2927 = add i15 %zext_ln712_858, i15 %add_ln712_2923"   --->   Operation 1710 'add' 'add_ln712_2927' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln712_918 = sext i13 %add_ln712_2932"   --->   Operation 1711 'sext' 'sext_ln712_918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2934 = add i14 %add_ln712_2933, i14 %sext_ln1171_389"   --->   Operation 1712 'add' 'add_ln712_2934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1713 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2935 = add i14 %add_ln712_2934, i14 %sext_ln712_918"   --->   Operation 1713 'add' 'add_ln712_2935' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1714 [1/1] (1.53ns)   --->   "%add_ln712_2938 = add i14 %sext_ln717_743, i14 %sext_ln42_269"   --->   Operation 1714 'add' 'add_ln712_2938' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln712_922 = sext i14 %add_ln712_2938"   --->   Operation 1715 'sext' 'sext_ln712_922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln712_923 = sext i13 %add_ln712_2939"   --->   Operation 1716 'sext' 'sext_ln712_923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (1.52ns)   --->   "%add_ln712_2940 = add i15 %sext_ln712_923, i15 %sext_ln712_922"   --->   Operation 1717 'add' 'add_ln712_2940' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln712_926 = sext i13 %add_ln712_2944"   --->   Operation 1718 'sext' 'sext_ln712_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln712_927 = sext i14 %add_ln712_2945"   --->   Operation 1719 'sext' 'sext_ln712_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln712_928 = sext i13 %add_ln712_2946"   --->   Operation 1720 'sext' 'sext_ln712_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2947 = add i15 %sext_ln712_928, i15 %sext_ln712_927"   --->   Operation 1721 'add' 'add_ln712_2947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1722 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2948 = add i15 %add_ln712_2947, i15 %sext_ln712_926"   --->   Operation 1722 'add' 'add_ln712_2948' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2949 = add i14 %sext_ln1171_442, i14 %sext_ln717_784"   --->   Operation 1723 'add' 'add_ln712_2949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1724 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2950 = add i14 %add_ln712_2949, i14 %sext_ln717_779"   --->   Operation 1724 'add' 'add_ln712_2950' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1725 [1/1] (1.53ns)   --->   "%add_ln712_2951 = add i14 %sext_ln1171_445, i14 %sext_ln717_787"   --->   Operation 1725 'add' 'add_ln712_2951' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln712_931 = sext i14 %add_ln712_2951"   --->   Operation 1726 'sext' 'sext_ln712_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (1.53ns)   --->   "%add_ln712_2952 = add i14 %sext_ln1171_455, i14 %sext_ln1171_460"   --->   Operation 1727 'add' 'add_ln712_2952' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln712_932 = sext i14 %add_ln712_2952"   --->   Operation 1728 'sext' 'sext_ln712_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (1.52ns)   --->   "%add_ln712_2953 = add i15 %sext_ln712_932, i15 %sext_ln712_931"   --->   Operation 1729 'add' 'add_ln712_2953' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln712_934 = sext i14 %add_ln712_2958"   --->   Operation 1730 'sext' 'sext_ln712_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln712_861 = zext i12 %add_ln712_2959"   --->   Operation 1731 'zext' 'zext_ln712_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (1.54ns)   --->   "%add_ln712_2960 = add i13 %zext_ln712_861, i13 %zext_ln42_418"   --->   Operation 1732 'add' 'add_ln712_2960' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln712_862 = zext i13 %add_ln712_2960"   --->   Operation 1733 'zext' 'zext_ln712_862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (1.52ns)   --->   "%add_ln712_2961 = add i15 %zext_ln712_862, i15 %sext_ln712_934"   --->   Operation 1734 'add' 'add_ln712_2961' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln712_864 = zext i11 %add_ln712_2964"   --->   Operation 1735 'zext' 'zext_ln712_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2965 = add i15 %zext_ln717_832, i15 %zext_ln42_433"   --->   Operation 1736 'add' 'add_ln712_2965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1737 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2966 = add i15 %add_ln712_2965, i15 %zext_ln712_864"   --->   Operation 1737 'add' 'add_ln712_2966' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2969 = add i15 %zext_ln42_437, i15 %zext_ln717_848"   --->   Operation 1738 'add' 'add_ln712_2969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1739 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2970 = add i15 %add_ln712_2969, i15 %zext_ln42_436"   --->   Operation 1739 'add' 'add_ln712_2970' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln712_867 = zext i11 %add_ln712_2971"   --->   Operation 1740 'zext' 'zext_ln712_867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2972 = add i15 %zext_ln42_448, i15 %zext_ln717_881"   --->   Operation 1741 'add' 'add_ln712_2972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1742 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2973 = add i15 %add_ln712_2972, i15 %zext_ln712_867"   --->   Operation 1742 'add' 'add_ln712_2973' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln712_869 = zext i15 %add_ln712_2976"   --->   Operation 1743 'zext' 'zext_ln712_869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln712_871 = zext i15 %add_ln712_2979"   --->   Operation 1744 'zext' 'zext_ln712_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (1.53ns)   --->   "%add_ln712_2980 = add i16 %zext_ln712_871, i16 %zext_ln712_869"   --->   Operation 1745 'add' 'add_ln712_2980' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (1.53ns)   --->   "%add_ln712_2985 = add i14 %sext_ln42_267, i14 %sext_ln1171_400"   --->   Operation 1746 'add' 'add_ln712_2985' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln712_937 = sext i14 %add_ln712_2985"   --->   Operation 1747 'sext' 'sext_ln712_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (1.52ns)   --->   "%add_ln712_2986 = add i15 %sext_ln712_937, i15 %sext_ln1171_392"   --->   Operation 1748 'add' 'add_ln712_2986' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln712_939 = sext i14 %add_ln712_2989"   --->   Operation 1749 'sext' 'sext_ln712_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln712_940 = sext i14 %add_ln712_2991"   --->   Operation 1750 'sext' 'sext_ln712_940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (1.52ns)   --->   "%add_ln712_2992 = add i15 %sext_ln712_940, i15 %sext_ln712_939"   --->   Operation 1751 'add' 'add_ln712_2992' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln712_942 = sext i14 %add_ln712_2994"   --->   Operation 1752 'sext' 'sext_ln712_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (1.52ns)   --->   "%add_ln712_2995 = add i15 %sext_ln712_942, i15 %sext_ln1171_417"   --->   Operation 1753 'add' 'add_ln712_2995' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2996 = add i14 %sext_ln1171_435, i14 %sext_ln1171_438"   --->   Operation 1754 'add' 'add_ln712_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1755 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2997 = add i14 %add_ln712_2996, i14 %sext_ln1171_433"   --->   Operation 1755 'add' 'add_ln712_2997' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln712_945 = sext i14 %add_ln712_2999"   --->   Operation 1756 'sext' 'sext_ln712_945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (1.52ns)   --->   "%add_ln712_3000 = add i15 %sext_ln712_945, i15 %sext_ln1171_443"   --->   Operation 1757 'add' 'add_ln712_3000' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln712_946 = sext i15 %add_ln712_3000"   --->   Operation 1758 'sext' 'sext_ln712_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln712_947 = sext i14 %add_ln712_3001"   --->   Operation 1759 'sext' 'sext_ln712_947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (1.52ns)   --->   "%add_ln712_3002 = add i15 %sext_ln712_947, i15 %sext_ln1171_456"   --->   Operation 1760 'add' 'add_ln712_3002' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln712_948 = sext i15 %add_ln712_3002"   --->   Operation 1761 'sext' 'sext_ln712_948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (1.53ns)   --->   "%add_ln712_3003 = add i16 %sext_ln712_948, i16 %sext_ln712_946"   --->   Operation 1762 'add' 'add_ln712_3003' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln712_949 = sext i14 %add_ln712_3007"   --->   Operation 1763 'sext' 'sext_ln712_949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln712_873 = zext i13 %add_ln712_3009"   --->   Operation 1764 'zext' 'zext_ln712_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (1.52ns)   --->   "%add_ln712_3010 = add i15 %zext_ln712_873, i15 %sext_ln712_949"   --->   Operation 1765 'add' 'add_ln712_3010' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln712_875 = zext i13 %add_ln712_3012"   --->   Operation 1766 'zext' 'zext_ln712_875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3014 = add i15 %add_ln712_3013, i15 %zext_ln42_430"   --->   Operation 1767 'add' 'add_ln712_3014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1768 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3015 = add i15 %add_ln712_3014, i15 %zext_ln712_875"   --->   Operation 1768 'add' 'add_ln712_3015' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln712_878 = zext i13 %add_ln712_3020"   --->   Operation 1769 'zext' 'zext_ln712_878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3021 = add i16 %zext_ln712_878, i16 %add_ln712_3018"   --->   Operation 1770 'add' 'add_ln712_3021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1771 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3027 = add i16 %add_ln712_3026, i16 %add_ln712_3021"   --->   Operation 1771 'add' 'add_ln712_3027' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln42_266 = sext i8 %trunc_ln717_1171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1772 'sext' 'sext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln717_730 = sext i11 %mult_V_72"   --->   Operation 1773 'sext' 'sext_ln717_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln717_780 = zext i14 %sext_ln717_730"   --->   Operation 1774 'zext' 'zext_ln717_780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln717_740 = sext i12 %trunc_ln717_1199"   --->   Operation 1775 'sext' 'sext_ln717_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln717_800 = zext i14 %sext_ln717_740"   --->   Operation 1776 'zext' 'zext_ln717_800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln717_802 = zext i11 %mult_V_103"   --->   Operation 1777 'zext' 'zext_ln717_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln712_849 = sext i15 %add_ln712_2737"   --->   Operation 1778 'sext' 'sext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln712_851 = sext i15 %add_ln712_2739"   --->   Operation 1779 'sext' 'sext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln712_853 = sext i15 %add_ln712_2741"   --->   Operation 1780 'sext' 'sext_ln712_853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2742 = add i16 %sext_ln712_853, i16 %sext_ln712_851"   --->   Operation 1781 'add' 'add_ln712_2742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1782 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2743 = add i16 %add_ln712_2742, i16 %sext_ln712_849"   --->   Operation 1782 'add' 'add_ln712_2743' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln712_857 = sext i15 %add_ln712_2748"   --->   Operation 1783 'sext' 'sext_ln712_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln712_859 = sext i14 %add_ln712_2750"   --->   Operation 1784 'sext' 'sext_ln712_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln712_861 = sext i15 %add_ln712_2752"   --->   Operation 1785 'sext' 'sext_ln712_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2753 = add i16 %sext_ln712_861, i16 %sext_ln712_859"   --->   Operation 1786 'add' 'add_ln712_2753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1787 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2754 = add i16 %add_ln712_2753, i16 %sext_ln712_857"   --->   Operation 1787 'add' 'add_ln712_2754' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln712_830 = zext i15 %add_ln712_2771"   --->   Operation 1788 'zext' 'zext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln712_831 = zext i15 %add_ln712_2773"   --->   Operation 1789 'zext' 'zext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2776 = add i16 %add_ln712_2775, i16 %zext_ln712_831"   --->   Operation 1790 'add' 'add_ln712_2776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1791 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2777 = add i16 %add_ln712_2776, i16 %zext_ln712_830"   --->   Operation 1791 'add' 'add_ln712_2777' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln712_865 = sext i14 %add_ln712_2781"   --->   Operation 1792 'sext' 'sext_ln712_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln712_867 = sext i15 %add_ln712_2783"   --->   Operation 1793 'sext' 'sext_ln712_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2784 = add i16 %sext_ln712_867, i16 %sext_ln712_865"   --->   Operation 1794 'add' 'add_ln712_2784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1795 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2790 = add i16 %add_ln712_2789, i16 %add_ln712_2784"   --->   Operation 1795 'add' 'add_ln712_2790' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln712_875 = sext i15 %add_ln712_2795"   --->   Operation 1796 'sext' 'sext_ln712_875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln712_876 = sext i14 %add_ln712_2797"   --->   Operation 1797 'sext' 'sext_ln712_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln712_879 = sext i15 %add_ln712_2800"   --->   Operation 1798 'sext' 'sext_ln712_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2801 = add i16 %sext_ln712_879, i16 %sext_ln712_876"   --->   Operation 1799 'add' 'add_ln712_2801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1800 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2802 = add i16 %add_ln712_2801, i16 %sext_ln712_875"   --->   Operation 1800 'add' 'add_ln712_2802' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln712_833 = zext i12 %add_ln712_2809"   --->   Operation 1801 'zext' 'zext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2810 = add i15 %zext_ln712_833, i15 %zext_ln717_780"   --->   Operation 1802 'add' 'add_ln712_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln712_836 = zext i14 %add_ln712_2813"   --->   Operation 1803 'zext' 'zext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2814 = add i15 %zext_ln712_836, i15 %add_ln712_2810"   --->   Operation 1804 'add' 'add_ln712_2814' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln712_840 = zext i13 %add_ln712_2819"   --->   Operation 1805 'zext' 'zext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2820 = add i16 %zext_ln712_840, i16 %add_ln712_2817"   --->   Operation 1806 'add' 'add_ln712_2820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1807 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2827 = add i16 %add_ln712_2826, i16 %add_ln712_2820"   --->   Operation 1807 'add' 'add_ln712_2827' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln712_882 = sext i14 %add_ln712_2831"   --->   Operation 1808 'sext' 'sext_ln712_882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln712_883 = sext i15 %add_ln712_2833"   --->   Operation 1809 'sext' 'sext_ln712_883' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2834 = add i16 %sext_ln712_883, i16 %sext_ln712_882"   --->   Operation 1810 'add' 'add_ln712_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln712_888 = sext i15 %add_ln712_2839"   --->   Operation 1811 'sext' 'sext_ln712_888' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1812 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2840 = add i16 %sext_ln712_888, i16 %add_ln712_2834"   --->   Operation 1812 'add' 'add_ln712_2840' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln712_889 = sext i14 %add_ln712_2842"   --->   Operation 1813 'sext' 'sext_ln712_889' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln712_891 = sext i15 %add_ln712_2844"   --->   Operation 1814 'sext' 'sext_ln712_891' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2845 = add i16 %sext_ln712_891, i16 %sext_ln712_889"   --->   Operation 1815 'add' 'add_ln712_2845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln712_894 = sext i15 %add_ln712_2850"   --->   Operation 1816 'sext' 'sext_ln712_894' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2851 = add i16 %sext_ln712_894, i16 %add_ln712_2845"   --->   Operation 1817 'add' 'add_ln712_2851' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln712_844 = zext i15 %add_ln712_2859"   --->   Operation 1818 'zext' 'zext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln712_845 = zext i15 %add_ln712_2860"   --->   Operation 1819 'zext' 'zext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2861 = add i16 %zext_ln712_845, i16 %zext_ln717_802"   --->   Operation 1820 'add' 'add_ln712_2861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1821 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2862 = add i16 %add_ln712_2861, i16 %zext_ln712_844"   --->   Operation 1821 'add' 'add_ln712_2862' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln712_846 = zext i15 %add_ln712_2865"   --->   Operation 1822 'zext' 'zext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln712_847 = zext i15 %add_ln712_2867"   --->   Operation 1823 'zext' 'zext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2868 = add i16 %zext_ln712_847, i16 %zext_ln712_846"   --->   Operation 1824 'add' 'add_ln712_2868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1825 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2874 = add i16 %add_ln712_2873, i16 %add_ln712_2868"   --->   Operation 1825 'add' 'add_ln712_2874' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln712_900 = sext i14 %add_ln712_2882"   --->   Operation 1826 'sext' 'sext_ln712_900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2883 = add i15 %sext_ln712_900, i15 %sext_ln42_266"   --->   Operation 1827 'add' 'add_ln712_2883' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln712_902 = sext i14 %add_ln712_2886"   --->   Operation 1828 'sext' 'sext_ln712_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1829 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2887 = add i15 %sext_ln712_902, i15 %add_ln712_2883"   --->   Operation 1829 'add' 'add_ln712_2887' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln712_907 = sext i15 %add_ln712_2894"   --->   Operation 1830 'sext' 'sext_ln712_907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln712_909 = sext i15 %add_ln712_2896"   --->   Operation 1831 'sext' 'sext_ln712_909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln712_911 = sext i14 %add_ln712_2899"   --->   Operation 1832 'sext' 'sext_ln712_911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2900 = add i16 %sext_ln712_911, i16 %sext_ln712_909"   --->   Operation 1833 'add' 'add_ln712_2900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1834 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2901 = add i16 %add_ln712_2900, i16 %sext_ln712_907"   --->   Operation 1834 'add' 'add_ln712_2901' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln712_856 = zext i15 %add_ln712_2921"   --->   Operation 1835 'zext' 'zext_ln712_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln712_859 = zext i15 %add_ln712_2927"   --->   Operation 1836 'zext' 'zext_ln712_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (1.53ns)   --->   "%add_ln712_2928 = add i16 %zext_ln712_859, i16 %zext_ln712_856"   --->   Operation 1837 'add' 'add_ln712_2928' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln712_919 = sext i14 %add_ln712_2935"   --->   Operation 1838 'sext' 'sext_ln712_919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln712_921 = sext i15 %add_ln712_2937"   --->   Operation 1839 'sext' 'sext_ln712_921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln712_924 = sext i15 %add_ln712_2940"   --->   Operation 1840 'sext' 'sext_ln712_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2941 = add i16 %sext_ln712_924, i16 %sext_ln712_921"   --->   Operation 1841 'add' 'add_ln712_2941' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1842 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2942 = add i16 %add_ln712_2941, i16 %sext_ln712_919"   --->   Operation 1842 'add' 'add_ln712_2942' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln712_929 = sext i15 %add_ln712_2948"   --->   Operation 1843 'sext' 'sext_ln712_929' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln712_930 = sext i14 %add_ln712_2950"   --->   Operation 1844 'sext' 'sext_ln712_930' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln712_933 = sext i15 %add_ln712_2953"   --->   Operation 1845 'sext' 'sext_ln712_933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2954 = add i16 %sext_ln712_933, i16 %sext_ln712_930"   --->   Operation 1846 'add' 'add_ln712_2954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1847 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2955 = add i16 %add_ln712_2954, i16 %sext_ln712_929"   --->   Operation 1847 'add' 'add_ln712_2955' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln712_863 = zext i15 %add_ln712_2962"   --->   Operation 1848 'zext' 'zext_ln712_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2963 = add i16 %zext_ln712_863, i16 %zext_ln717_800"   --->   Operation 1849 'add' 'add_ln712_2963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln712_865 = zext i15 %add_ln712_2966"   --->   Operation 1850 'zext' 'zext_ln712_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2967 = add i16 %zext_ln712_865, i16 %add_ln712_2963"   --->   Operation 1851 'add' 'add_ln712_2967' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln712_866 = zext i15 %add_ln712_2970"   --->   Operation 1852 'zext' 'zext_ln712_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln712_868 = zext i15 %add_ln712_2973"   --->   Operation 1853 'zext' 'zext_ln712_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2974 = add i16 %zext_ln712_868, i16 %zext_ln712_866"   --->   Operation 1854 'add' 'add_ln712_2974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1855 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2981 = add i16 %add_ln712_2980, i16 %add_ln712_2974"   --->   Operation 1855 'add' 'add_ln712_2981' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln712_936 = sext i13 %add_ln712_2984"   --->   Operation 1856 'sext' 'sext_ln712_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln712_938 = sext i15 %add_ln712_2986"   --->   Operation 1857 'sext' 'sext_ln712_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2987 = add i16 %sext_ln712_938, i16 %sext_ln712_936"   --->   Operation 1858 'add' 'add_ln712_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln712_941 = sext i15 %add_ln712_2992"   --->   Operation 1859 'sext' 'sext_ln712_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1860 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2993 = add i16 %sext_ln712_941, i16 %add_ln712_2987"   --->   Operation 1860 'add' 'add_ln712_2993' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln712_943 = sext i15 %add_ln712_2995"   --->   Operation 1861 'sext' 'sext_ln712_943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln712_944 = sext i14 %add_ln712_2997"   --->   Operation 1862 'sext' 'sext_ln712_944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2998 = add i16 %sext_ln712_944, i16 %sext_ln712_943"   --->   Operation 1863 'add' 'add_ln712_2998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1864 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3004 = add i16 %add_ln712_3003, i16 %add_ln712_2998"   --->   Operation 1864 'add' 'add_ln712_3004' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln712_950 = sext i15 %add_ln712_3010"   --->   Operation 1865 'sext' 'sext_ln712_950' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln712_876 = zext i15 %add_ln712_3015"   --->   Operation 1866 'zext' 'zext_ln712_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3016 = add i16 %zext_ln712_876, i16 %sext_ln712_950"   --->   Operation 1867 'add' 'add_ln712_3016' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1868 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3028 = add i16 %add_ln712_3027, i16 %add_ln712_3016"   --->   Operation 1868 'add' 'add_ln712_3028' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 1869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2766 = add i16 %add_ln712_2765, i16 %add_ln712_2760"   --->   Operation 1869 'add' 'add_ln712_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1870 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2778 = add i16 %add_ln712_2777, i16 %add_ln712_2766"   --->   Operation 1870 'add' 'add_ln712_2778' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln712_837 = zext i15 %add_ln712_2814"   --->   Operation 1871 'zext' 'zext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2815 = add i16 %zext_ln712_837, i16 %add_ln712_2808"   --->   Operation 1872 'add' 'add_ln712_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1873 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2828 = add i16 %add_ln712_2827, i16 %add_ln712_2815"   --->   Operation 1873 'add' 'add_ln712_2828' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2863 = add i16 %add_ln712_2862, i16 %add_ln712_2857"   --->   Operation 1874 'add' 'add_ln712_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1875 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2875 = add i16 %add_ln712_2874, i16 %add_ln712_2863"   --->   Operation 1875 'add' 'add_ln712_2875' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln712_898 = sext i15 %add_ln712_2878"   --->   Operation 1876 'sext' 'sext_ln712_898' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln712_899 = sext i14 %add_ln712_2880"   --->   Operation 1877 'sext' 'sext_ln712_899' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2881 = add i16 %sext_ln712_899, i16 %sext_ln712_898"   --->   Operation 1878 'add' 'add_ln712_2881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln712_903 = sext i15 %add_ln712_2887"   --->   Operation 1879 'sext' 'sext_ln712_903' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1880 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2888 = add i16 %sext_ln712_903, i16 %add_ln712_2881"   --->   Operation 1880 'add' 'add_ln712_2888' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln712_916 = sext i15 %add_ln712_2908"   --->   Operation 1881 'sext' 'sext_ln712_916' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln712_853 = zext i15 %add_ln712_2914"   --->   Operation 1882 'zext' 'zext_ln712_853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2915 = add i16 %zext_ln712_853, i16 %sext_ln712_916"   --->   Operation 1883 'add' 'add_ln712_2915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1884 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2929 = add i16 %add_ln712_2928, i16 %add_ln712_2915"   --->   Operation 1884 'add' 'add_ln712_2929' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln712_935 = sext i15 %add_ln712_2961"   --->   Operation 1885 'sext' 'sext_ln712_935' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2968 = add i16 %add_ln712_2967, i16 %sext_ln712_935"   --->   Operation 1886 'add' 'add_ln712_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1887 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2982 = add i16 %add_ln712_2981, i16 %add_ln712_2968"   --->   Operation 1887 'add' 'add_ln712_2982' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3005 = add i16 %add_ln712_3004, i16 %add_ln712_2993"   --->   Operation 1888 'add' 'add_ln712_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1889 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3029 = add i16 %add_ln712_3028, i16 %add_ln712_3005"   --->   Operation 1889 'add' 'add_ln712_3029' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 1890 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 1890 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1891 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 298, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 1891 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2755 = add i16 %add_ln712_2754, i16 %add_ln712_2743"   --->   Operation 1892 'add' 'add_ln712_2755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1893 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2779 = add i16 %add_ln712_2778, i16 %add_ln712_2755"   --->   Operation 1893 'add' 'add_ln712_2779' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2803 = add i16 %add_ln712_2802, i16 %add_ln712_2790"   --->   Operation 1894 'add' 'add_ln712_2803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1895 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2829 = add i16 %add_ln712_2828, i16 %add_ln712_2803"   --->   Operation 1895 'add' 'add_ln712_2829' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2852 = add i16 %add_ln712_2851, i16 %add_ln712_2840"   --->   Operation 1896 'add' 'add_ln712_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1897 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2876 = add i16 %add_ln712_2875, i16 %add_ln712_2852"   --->   Operation 1897 'add' 'add_ln712_2876' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2902 = add i16 %add_ln712_2901, i16 %add_ln712_2888"   --->   Operation 1898 'add' 'add_ln712_2902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1899 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2930 = add i16 %add_ln712_2929, i16 %add_ln712_2902"   --->   Operation 1899 'add' 'add_ln712_2930' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2956 = add i16 %add_ln712_2955, i16 %add_ln712_2942"   --->   Operation 1900 'add' 'add_ln712_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1901 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2983 = add i16 %add_ln712_2982, i16 %add_ln712_2956"   --->   Operation 1901 'add' 'add_ln712_2983' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1902 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %add_ln712_2829" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1902 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1903 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %add_ln712_2876" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1903 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1904 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %add_ln712_2779" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1904 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1905 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %add_ln712_2930" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1905 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1906 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %add_ln712_2983" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1906 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1907 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %add_ln712_3029" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1907 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1908 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1908 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_219') on port 'p_read1' [111]  (0 ns)
	'mul' operation ('mul_ln717') [144]  (3.81 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_621') [717]  (1.31 ns)
	'add' operation ('add_ln712_2943') [1816]  (1.48 ns)
	'add' operation ('add_ln712_2944') [1818]  (1.55 ns)

 <State 3>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_2759') [1532]  (0 ns)
	'add' operation ('add_ln712_2760') [1533]  (3.19 ns)

 <State 4>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_2743') [1505]  (3.19 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_2766') [1542]  (0 ns)
	'add' operation ('add_ln712_2778') [1559]  (3.19 ns)

 <State 6>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_2755') [1525]  (0 ns)
	'add' operation ('add_ln712_2779') [1560]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
