
---------- Begin Simulation Statistics ----------
final_tick                               159741212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    619                       # Simulator instruction rate (inst/s)
host_mem_usage                               36035976                       # Number of bytes of host memory used
host_op_rate                                      635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                219341.97                       # Real time elapsed on the host
host_tick_rate                                 248380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135795207                       # Number of instructions simulated
sim_ops                                     139256240                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054480                       # Number of seconds simulated
sim_ticks                                 54480243125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.806790                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  518922                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               626666                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4908                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43661                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            677572                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              65164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9370                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1127965                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  174143                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7533                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7068252                       # Number of instructions committed
system.cpu.committedOps                       7539185                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.464745                       # CPI: cycles per instruction
system.cpu.discardedOps                        114680                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4924413                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1152397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           525812                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8981761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.405722                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4390                       # number of quiesce instructions executed
system.cpu.numCycles                         17421437                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5509869     73.08%     73.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18323      0.24%     73.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                1240653     16.46%     89.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                770340     10.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7539185                       # Class of committed instruction
system.cpu.quiesceCycles                     69746952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8439676                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1802547                       # Transaction distribution
system.membus.trans_dist::ReadResp            1829674                       # Transaction distribution
system.membus.trans_dist::WriteReq             683453                       # Transaction distribution
system.membus.trans_dist::WriteResp            683453                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5134                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23653                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1827                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1827                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        64625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4880290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4880290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5058703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1382400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1382400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       793856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       933267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156168004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156168004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158483671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2518219                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000524                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022889                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2516899     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1320      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2518219                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5721062580                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93671875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            62811436                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17585500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92431035                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10649881504                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          108915750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1442304                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1442304                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3791351                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3791350                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9805824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9990144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3645                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3645                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10467309                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97959                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    156893184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    159842304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166391275                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17911988125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         11314752                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          700                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14829329250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8120566000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3608794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18043972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2706596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3608794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27968157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3608794                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2706596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6315390                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3608794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18043972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6315390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6315390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34283547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58252                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       205708                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1823                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149279                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2706596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6315390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9021986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2706596                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1069232                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3775827                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2706596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9021986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1069232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12797814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1798101                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1798093                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       642048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       642048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4810752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1834                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4880290                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    153944064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156168004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2877797                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2877797    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2877797                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6113552705                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9632474000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1770723375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36087945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36087945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1842899265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36087945                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36143011                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72230955                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1806811320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72230955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36087945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1915130220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     38928384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262078464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117964800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243597312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1216512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56616960                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3686400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35094528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32479150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4063502571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    714541305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4810523026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2306019665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2165276681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4471296346                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32479150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6369522236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2879817985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9281819371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1382400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1388288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1382400                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1382400                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21600                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           92                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        21692                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25374336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108076                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25482412                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25374336                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25374336                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25374336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108076                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25482412                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115015680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        58316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         465280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115542276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       328576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     38928384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41419648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1797120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1805364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       608256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             647182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2111144764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1070406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8540344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2120810580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6031104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36087945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    714541305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3608794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            760269148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6031104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36143011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2825686068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3608794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1070406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8540344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2881079727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2403750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375756000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3245163                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             686694                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1805371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     647182                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1805371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   647182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58967186780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9018650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106315099280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32691.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58941.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3239                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1681159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  599849                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1805368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               647182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1579135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 102984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  99094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9893                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.231077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.471802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.043848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6226      3.66%      3.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4798      2.82%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2697      1.59%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3013      1.77%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3485      2.05%     11.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2183      1.28%     13.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2287      1.35%     14.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2724      1.60%     16.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142487     83.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169900                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     735.291480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1531.403883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1863     75.95%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     76.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.29%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          143      5.83%     82.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           35      1.43%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.16%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     84.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      0.90%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          198      8.07%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.08%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.16%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           15      0.61%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           45      1.83%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           52      2.12%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.04%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           42      1.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     263.725754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.264588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.054796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1767     72.00%     72.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.87%     73.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.57%     74.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.33%     74.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     74.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.04%     74.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.16%     75.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.24%     75.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.33%     75.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.20%     75.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.12%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     76.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     76.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     76.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.08%     76.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     76.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     76.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     76.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      1.02%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          554     22.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2454                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115438720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  104960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41419200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115542724                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41419648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2118.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       760.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2120.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    760.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54480255750                       # Total gap between requests
system.mem_ctrls.avgGap                      22213.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114911616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        58700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       464384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       330176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     38926336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55065.833555785917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2109234640.094128608704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1077454.809908210998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8523897.349990028888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6060472.220038389787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36087944.679119855165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 714503713.037532448769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3608794.467911985703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1797120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5134                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       608256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4208395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105797206515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212657015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    301027355                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167952548490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  54400822125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 905913365295                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4180208005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70139.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58870.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    230897.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41406.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32713780.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1770860.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1489361.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1360744.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83836854.899996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58515626.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3280532118.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       899422574.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     521555365.799883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     905204257.462438                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     398002252.800043                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6147069050.362704                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.831160                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20469360190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2947140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31064054310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9930200.996583                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2260030.028509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         8625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12457750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116147630125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43593582375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2218869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2218869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2218869                       # number of overall hits
system.cpu.icache.overall_hits::total         2218869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21600                       # number of overall misses
system.cpu.icache.overall_misses::total         21600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    937336875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    937336875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    937336875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    937336875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2240469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2240469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2240469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2240469                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.225694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.225694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.225694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.225694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    903591750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    903591750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    903591750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    903591750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.951389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.951389                       # average overall mshr miss latency
system.cpu.icache.replacements                  21425                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2218869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2218869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    937336875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    937336875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2240469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2240469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.225694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.225694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    903591750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    903591750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.951389                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.516949                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9078103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            423.715426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.516949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4502538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4502538                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1964941                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1964941                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1964941                       # number of overall hits
system.cpu.dcache.overall_hits::total         1964941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9119                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9119                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9119                       # number of overall misses
system.cpu.dcache.overall_misses::total          9119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    682765500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    682765500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    682765500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    682765500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1974060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1974060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1974060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1974060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74872.847900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74872.847900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74872.847900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74872.847900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5134                       # number of writebacks
system.cpu.dcache.writebacks::total              5134                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1757                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1757                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45851                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45851                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    542169875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    542169875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    542169875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    542169875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003729                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73644.373132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73644.373132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73644.373132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73644.373132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.572310                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.572310                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1242867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1242867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    420446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    420446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1248424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1248424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75660.698218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75660.698218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4446                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4446                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    410909375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    410909375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74224.959357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74224.959357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.735493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.735493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       722074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         722074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    262319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    262319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       725636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       725636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73643.739472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73643.739472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71884.173056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71884.173056                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              307025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.704021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7903602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7903602                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159741212500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               159743139375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    619                       # Simulator instruction rate (inst/s)
host_mem_usage                               36035976                       # Number of bytes of host memory used
host_op_rate                                      635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                219343.04                       # Real time elapsed on the host
host_tick_rate                                 248388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135797170                       # Number of instructions simulated
sim_ops                                     139258664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054482                       # Number of seconds simulated
sim_ticks                                 54482170000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.799317                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  519030                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               626853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4908                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43680                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            677620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              65164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74534                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9370                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1128257                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  174237                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7533                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7070215                       # Number of instructions committed
system.cpu.committedOps                       7541609                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.464496                       # CPI: cycles per instruction
system.cpu.discardedOps                        114727                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4925608                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1152895                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           526007                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8982508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.405762                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4390                       # number of quiesce instructions executed
system.cpu.numCycles                         17424520                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5511270     73.08%     73.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                  18323      0.24%     73.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                1241214     16.46%     89.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                770801     10.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7541609                       # Class of committed instruction
system.cpu.quiesceCycles                     69746952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8442012                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1802686                       # Transaction distribution
system.membus.trans_dist::ReadResp            1829826                       # Transaction distribution
system.membus.trans_dist::WriteReq             683453                       # Transaction distribution
system.membus.trans_dist::WriteResp            683453                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5137                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23655                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1827                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1827                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5540                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        64625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       113803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4880576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4880576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5059004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1382400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1382400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       794368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       933779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156177352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156177352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158493531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2518363                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000524                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2517043     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1320      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2518363                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5721226080                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            93671875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            62811436                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17585500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           92458605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10650683589                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          108915750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1442304                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1442304                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3791644                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3791644                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        33516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        73920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9805824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9990144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10467896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42174                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        52668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97959                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    156893184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    159842304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166400623                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17913014125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         11315339                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          700                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14830207250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8120860000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3608667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18043334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2706500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3608667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27967168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3608667                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2706500                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6315167                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3608667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18043334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6315167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6315167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34282335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2706500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6315167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9021667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2706500                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1240773                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3947273                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2706500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9021667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1240773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12968940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1798240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1798240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       642048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       642048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4810752                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4880576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    153944064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156177352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2877936                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2877936    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2877936                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6113691705                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9633206000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1770660750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36086668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36086668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1842834087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36086668                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36141732                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72228401                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1806747418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72228401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36086668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1915062487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    221380608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     38928384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    262078464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117964800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    243597312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55345152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1216512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     56616960                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31408128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3686400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     35094528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32478002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4063358857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    714516033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4810352892                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2305938108                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2165200101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4471138209                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32478002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6369296964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2879716135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9281491101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1382400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1388288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1382400                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1382400                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21600                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           92                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        21692                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25373439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108072                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25481511                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25373439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25373439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25373439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108072                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25481511                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    115015680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         465600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115551880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       328768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     38928384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41419840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1797120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1805515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       608256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             647185                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        55064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2111070099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1240773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8545915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2120911851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6034415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36086668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    714516033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3608667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            760245783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6034415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36141732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2825586132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3608667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1240773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8545915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2881157634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2403750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000375756000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3245416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             686709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1805515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     647185                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1805515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   647185                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58972217425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9019375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106323936175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32691.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58941.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3239                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1681292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  599863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1805511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               647185                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1579239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 102985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  99094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9893                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.236254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.481577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.037271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6226      3.66%      3.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4798      2.82%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2697      1.59%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3013      1.77%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3485      2.05%     11.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2183      1.28%     13.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2287      1.35%     14.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2725      1.60%     16.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142496     83.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169910                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     735.037897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1531.143234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1864     75.96%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     76.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.29%     76.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          143      5.83%     82.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     82.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     82.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     82.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     82.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           35      1.43%     84.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.16%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      0.90%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          198      8.07%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.08%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.16%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           15      0.61%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           45      1.83%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           52      2.12%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.04%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           42      1.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     263.624847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.241157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    428.996503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1768     72.02%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.87%     73.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.57%     74.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.33%     74.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     74.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.04%     74.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.16%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.24%     75.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.33%     75.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.20%     75.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.12%     76.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     76.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     76.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     76.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.08%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     76.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     76.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     76.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     76.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      1.02%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          554     22.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115448000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  104960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41420224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115551880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41419840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2119.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       760.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2120.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    760.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54481990625                       # Total gap between requests
system.mem_ctrls.avgGap                      22213.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114911616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       464704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       330176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     38927360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 55063.886038313081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2109160042.634131431580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1240772.898729988141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8529469.365849414840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6060257.878862019628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36086668.354068860412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 714497238.270795702934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3608666.835406885948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1797120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       608256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4208395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105797206515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    221154480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    301366785                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167952548490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  54400822125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 905947711045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4180208005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70139.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58870.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    208636.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41424.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32694675.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1770860.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1489418.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1360744.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83843762.849996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58519070.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3280803112.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       899444810.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     521555365.799883                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     905256357.787438                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     398002252.800043                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6147424732.387704                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.833698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20469360190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2947140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31065981185                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9930200.996583                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2260030.028509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         8625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12457750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116149557000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43593582375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2219505                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2219505                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2219505                       # number of overall hits
system.cpu.icache.overall_hits::total         2219505                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21600                       # number of overall misses
system.cpu.icache.overall_misses::total         21600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    937336875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    937336875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    937336875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    937336875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2241105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2241105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2241105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2241105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009638                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.225694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.225694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.225694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.225694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    903591750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    903591750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    903591750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    903591750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009638                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009638                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009638                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009638                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.951389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.951389                       # average overall mshr miss latency
system.cpu.icache.replacements                  21425                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2219505                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2219505                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    937336875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    937336875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2241105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2241105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.225694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.225694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    903591750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    903591750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009638                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009638                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.951389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.951389                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.517002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35074489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1602.965541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.517002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4503810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4503810                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1965976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1965976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1965976                       # number of overall hits
system.cpu.dcache.overall_hits::total         1965976                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9124                       # number of overall misses
system.cpu.dcache.overall_misses::total          9124                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    683273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    683273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    683273000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    683273000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1975100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1975100                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1975100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1975100                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004620                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004620                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74887.439719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74887.439719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74887.439719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74887.439719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5137                       # number of writebacks
system.cpu.dcache.writebacks::total              5137                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1757                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1757                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45851                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45851                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    542669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    542669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    542669000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    542669000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     96726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     96726000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003730                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73662.141985                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73662.141985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73662.141985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73662.141985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.572310                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.572310                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1243441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1243441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    420954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    420954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1249003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1249003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75683.926645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75683.926645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4446                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4446                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    411408500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    411408500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     96726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74248.059917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74248.059917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.735493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.735493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       722535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         722535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    262319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    262319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       726097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       726097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73643.739472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73643.739472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        41405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        41405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71884.173056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71884.173056                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1977136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            250.937429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7907767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7907767                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159743139375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
