[tests.formal_verification]
collections = [
	'synlig',
	'yosys',
	'sv2v',
]
passlist = [
	'@synlig/1DUnpackedArray',
	'@synlig/2DeclarationsInFor',
	'@synlig/2DFunctionArg',
	'@synlig/2DParameterOfInstance',
	'@synlig/2DUnpackedArray',
	'@synlig/2DUnpackedFunctionArgument',
	'@synlig/AdditionAsParameterInInstance',
	'@synlig/AluOps',
	'@synlig/AnonStructs',
	'@synlig/AnonymousEnum',
	'@synlig/AnonymousUnion',
	'@synlig/ArithShiftTernary',
	'@synlig/ArraySize',
	'@synlig/AssignArraySelPlus',
	'@synlig/AssignBitsCallToSubmoduleParameter',
	'@synlig/AssignBitSelectPartSelect',
	'@synlig/AssignGeneratedWireInAlways',
	'@synlig/AssignmentPattern',
	'@synlig/AssignmentToConcatenation',
	'@synlig/AssignmentToConcatenationWithSelect',
	'@synlig/AssignSizeOfVar',
	'@synlig/AssignSumOfConstants',
	'@synlig/AssignSumOfConstantsInSubmodule',
	'@synlig/AssignSumWithParameter',
	'@synlig/AssignSumWithParameterInSubmodule',
	'@synlig/AssignToUnionAndReadField',
	'@synlig/AssignTypedefedFunctionCall',
	'@synlig/BindModuleWithInputPortsInGenScope',
	'@synlig/BitsCallOnExpression',
	'@synlig/BitsCallOnParametetrizedTypeFromPackage',
	'@synlig/BitsCallOnStructMember',
	'@synlig/BitsCallOnSubArray',
	'@synlig/BitsCallOnType',
	'@synlig/BitsCallOnVar',
	'@synlig/BitSelect',
	'@synlig/BitSelect2ndBitOfPattern',
	'@synlig/BitSelectOfParameterPassedToSubmodule',
	'@synlig/BitSelectOfParameterPassedToSubmoduleInGenFor',
	'@synlig/BitSelectOfParameterPassedToSubmoduleInGenForOfSubmodule',
	'@synlig/BitSelectPartSelectInFunction',
	'@synlig/bitwise_operations',
	'@synlig/bitwise_operations_reverted_range',
	'@synlig/BreakContinueWhile',
	'@synlig/BreakWhile',
	'@synlig/CaseInside',
	'@synlig/CaseWithGeneratedWire',
	'@synlig/CastClog2',
	'@synlig/CastClog2ToMinimalSizeOfParamValue',
	'@synlig/CastExpression',
	'@synlig/CastInFunctionInGenBlock',
	'@synlig/CastInFunctionToParameterWidth',
	'@synlig/CastLogic',
	'@synlig/CastSize',
	'@synlig/CastStruct',
	'@synlig/CastStructArray',
	'@synlig/CastToSumOfConstants',
	'@synlig/CastToSumWithParameterIn2InstancesOfSubmodule',
	'@synlig/CastToSumWithParameterInSubmodule',
	'@synlig/CastWidthFromPackage',
	'@synlig/CellNamedLikeModule',
	'@synlig/Clog2OfSumWithParameterIn2InstancesOfSubmodule',
	'@synlig/ClogOfParamOfInstanceInitializedByStructMember',
	'@synlig/cmake',
	'@synlig/compound_assignments',
	'@synlig/ConcatWidth',
	'@synlig/conditional_if_else',
	'@synlig/ConstSizes',
	'@synlig/ContinueWhile',
	'@synlig/CppMacroNameAsVariableName',
	'@synlig/DeclarationInFor',
	'@synlig/DivisionOfSize',
	'@synlig/DotMultirange',
	'@synlig/DotRange',
	'@synlig/EmptyTask',
	'@synlig/EnumArray',
	'@synlig/EnumArrayListedElements',
	'@synlig/EnumBases',
	'@synlig/EnumConcat',
	'@synlig/EnumConcatenatedConst',
	'@synlig/EnumConstX',
	'@synlig/EnumInPackage',
	'@synlig/EnumParameterInNestedModules',
	'@synlig/EnumVariantInPackage',
	'@synlig/EnumWidth',
	'@synlig/event_implicit_expression_list',
	'@synlig/ExpressionInIndex',
	'@synlig/FileLevelParameter',
	'@synlig/FileLevelUnionWithMultirange',
	'@synlig/fsm_single_always',
	'@synlig/fsm_using_always',
	'@synlig/fsm_using_function',
	'@synlig/Function2Returns',
	'@synlig/FunctionCallsFunctionWithIndexedPartSelectAsArgument',
	'@synlig/FunctionColonReference',
	'@synlig/FunctionOnDesignLevel',
	'@synlig/FunctionParam',
	'@synlig/FunctionReturnEnum',
	'@synlig/FunctionWireAssignmentOnDeclaration',
	'@synlig/FunctionWithoutReturn',
	'@synlig/FunctionWithOverriddenParameter',
	'@synlig/GenIfInside',
	'@synlig/GenScopeFunction',
	'@synlig/ImportedDoubleCastedParameter',
	'@synlig/ImportedEnumCast',
	'@synlig/ImportedFunctionCallInModuleAndSubmodule',
	'@synlig/ImportedFunctionUsesAnotherFunction',
	'@synlig/ImportedParameter',
	'@synlig/ImportParametrizedTypeAndDeclareParamWithTheSameName',
	'@synlig/ImportTypeOfPort',
	'@synlig/IndexedPartSelect',
	'@synlig/IndexedPartSelectInUniqueCase',
	'@synlig/IndexedPartSelectOfMember',
	'@synlig/InterfaceAsPort',
	'@synlig/InterfaceAsPortAssignValueInSubmodule',
	'@synlig/InterfaceVariable',
	'@synlig/InterfaceWithPort',
	'@synlig/LocalParamInNestedForLoops',
	'@synlig/LocalParamSelect',
	'@synlig/Longint',
	'@synlig/MemberSelectOf2DStructPackedArray',
	'@synlig/MemoryInGenblock',
	'@synlig/MemoryPort',
	'@synlig/MixedPatterns',
	'@synlig/ModuleAlways',
	'@synlig/ModuleInstantiationAndIndirectParams',
	'@synlig/ModuleUsingStuctInput',
	'@synlig/MonitorInputPort',
	'@synlig/MultiAssignmentPatternOfConcat',
	'@synlig/MultipleAssignments',
	'@synlig/MultipleCells',
	'@synlig/NegationAsParameterOfInstance',
	'@synlig/NegationOfParameterInInstance',
	'@synlig/NegationOfPatternParameter',
	'@synlig/NegationOfPatternParameterInInstance',
	'@synlig/NestedCallsOfTheSameFunction',
	'@synlig/NestedForLoops',
	'@synlig/NestedGenscopesInModuleWithMultidimensionalPorts',
	'@synlig/NestedParamSubstitution',
	'@synlig/NestedSelectOnInputPortInGenscope',
	'@synlig/NestedSelectOnVarInGenscope',
	'@synlig/NestedStructArrayParameterInitializedByPatternPassedAsPort',
	'@synlig/OneAlwaysComb',
	'@synlig/OneCast',
	'@synlig/OneConcat',
	'@synlig/OneImport',
	'@synlig/OneInside',
	'@synlig/onenet',
	'@synlig/OnePackage',
	'@synlig/OneReplicate',
	'@synlig/OneStruct',
	'@synlig/OneSysFunc',
	'@synlig/PackageCast',
	'@synlig/PackedArray',
	'@synlig/ParameterColonReference',
	'@synlig/ParameterConditionalAssignment',
	'@synlig/ParameterDoubleUnderscoreInSvFrontend',
	'@synlig/ParameterFromPkgInNestedModule',
	'@synlig/ParameterFromPkgOnParameterPortList',
	'@synlig/ParameterInGenScopeInitializedWithLongConstant',
	'@synlig/ParameterInitializationWithNegation',
	'@synlig/ParameterInitializedByOperationOnPackageParametersAndUsedInGenscope',
	'@synlig/ParameterInitializedByPartSelectOfParameters',
	'@synlig/ParameterInitializedByPartSelectOfParametersAssignedToVar',
	'@synlig/ParameterInitializedInSubModuleOfTopOf5LevelHierarchy',
	'@synlig/ParameterInitializedInTopOf5LevelHierarchy',
	'@synlig/ParameterInitializedInTopOf5LevelHierarchyWithUnusedParamInTheMiddle',
	'@synlig/ParameterInitializedInTopOf5LevelHierarchyWithUnusedParamOfDifferentTypeInTheMiddle',
	'@synlig/ParameterOfParametrizedType',
	'@synlig/ParameterOfParametrizedTypeInSubmodule',
	'@synlig/ParameterOfSizeOfPort',
	'@synlig/ParameterPassedTo3TimesNestedSubmodule',
	'@synlig/ParameterPassedToSubmoduleInGenscopeOfSubmodule',
	'@synlig/ParameterPassedToSubmoduleOfSubmodule',
	'@synlig/ParameterRangeUsingDot',
	'@synlig/ParameterSizeOfInstance',
	'@synlig/ParameterUnpackedArray',
	'@synlig/ParameterUnpackedLogicArray',
	'@synlig/ParameterUnsignedInt',
	'@synlig/ParameterWithUnderscoreValue',
	'@synlig/ParameterWithUnderscoreValueDivided',
	'@synlig/ParameterWithUnderscoreValueDividedPassedFromCommandLine',
	'@synlig/PartSelect',
	'@synlig/PartSelectOfMember',
	'@synlig/PartSelectOfPartSelectedBitSelect',
	'@synlig/PatternAsFunctionArgument',
	'@synlig/PatternAsParameterOfInstance',
	'@synlig/PatternAssignmentOfStructParam',
	'@synlig/PatternDefault',
	'@synlig/PatternInFunction',
	'@synlig/PatternParameterInSubmodule',
	'@synlig/PatternStruct',
	'@synlig/PatternType',
	'@synlig/PkgParamAsFunctionArg',
	'@synlig/ReferencedPackageParameterInEnum',
	'@synlig/Repeat',
	'@synlig/Replication',
	'@synlig/ReplicationPassedToInstance',
	'@synlig/ReturnEnumArray',
	'@synlig/ReturnFunctionCall',
	'@synlig/rsp_gen_minimal',
	'@synlig/SelectOnMemberSelectedFrom2DArray',
	'@synlig/SelfPartSelectInBitSelect',
	'@synlig/serv-minimal',
	'@synlig/ShiftTernary',
	'@synlig/SignedWire',
	'@synlig/simple_unary_op_minus',
	'@synlig/simple_unary_op_not_log',
	'@synlig/simple_unary_op_plus',
	'@synlig/SizeOfGeneratedWireArray',
	'@synlig/SizeOfUnsignedParameter',
	'@synlig/StreamOp',
	'@synlig/StreamOperatorBitReverseFunction',
	'@synlig/StreamOpImplicitSliceSize',
	'@synlig/StreamOpInitialAlways',
	'@synlig/StructArrayParameterInitializedByPatternPassedAsPort',
	'@synlig/StructInPackage',
	'@synlig/StructLocalParam',
	'@synlig/StructMemberAsModuleInput',
	'@synlig/StructOfArrayOfStructs',
	'@synlig/StructPackedArray',
	'@synlig/StructPackedOutput',
	'@synlig/StructParameter',
	'@synlig/StructParameterInitializedWithPatternAndReferenced',
	'@synlig/SubmoduleInGenScopeWithGenScopeParametrizedByParameterFromTopModule',
	'@synlig/SumOfParameters',
	'@synlig/SumOfParametersInNestedForLoops',
	'@synlig/synthesis',
	'@synlig/TypedefedFunctionArgument',
	'@synlig/TypedefedFunctionReturn',
	'@synlig/TypedefedRangedFunctionArgument',
	'@synlig/TypedefInModule',
	'@synlig/TypedefOnFileLevel',
	'@synlig/TypedefPackedDimensions',
	'@synlig/TypedefStructArray',
	'@synlig/TypedefStructParamWithRangeInSubmodule',
	'@synlig/TypedefVariableDimensions',
	'@synlig/TypedefWithParameter',
	'@synlig/TypeParameterAsPortTypeWithEnum',
	'@synlig/TypeParameterAsPortTypeWithEnumOfParametrizedWidth',
	'@synlig/TypeParameterAsPortTypeWithLogic',
	'@synlig/TypeParameterAsPortTypeWithLogicAnonymous',
	'@synlig/unary_op_minus',
	'@synlig/unary_op_not_log',
	'@synlig/unary_op_plus',
	'@synlig/UnionInsideStruct',
	'@synlig/UnionParameter',
	'@synlig/UnitForLoop',
	'@synlig/UnpackedArray',
	'@synlig/UnsizedConst',
	'@synlig/UnsizedConstant',
	'@synlig/UnsizedConstantsParameterParsing',
	'@synlig/UnsizedConstantsParsing',
	'@synlig/VarInFor',
	'@synlig/VarSelect',
	'@synlig/WireNotStartingFromZero',
	'@synlig/xor_assignment',
    '@sv2v/basic__clip_add',
    '@sv2v/basic__clip_mul',
    '@sv2v/basic__duplicate_genvar_shadow',
    '@sv2v/basic__empty_task',
    '@sv2v/basic__function_reorder_resolve',
    '@sv2v/basic__gate',
    '@sv2v/basic__genblk_implicit',
    '@sv2v/basic__generate_else_branch',
    '@sv2v/basic__gen_case',
    '@sv2v/basic__mutual_recursion',
    '@sv2v/basic__shift',
    '@sv2v/basic__simplify_arg_shadow',
    '@sv2v/basic__simplify_genvar_shadow',
    '@sv2v/basic__simplify_type',
    '@sv2v/basic__string_param_plain',
    '@sv2v/core__always_latch',
    '@sv2v/core__always_latch__v',
    '@sv2v/core__array_in_package__v',
    '@sv2v/core__assert__v',
    '@sv2v/core__case_inside_cast__v',
    '@sv2v/core__class_ident',
    '@sv2v/core__class_ident__v',
    '@sv2v/core__class_param_nest__v',
    '@sv2v/core__constexpr__v',
    '@sv2v/core__data_lifetime',
    '@sv2v/core__data_lifetime__v',
    '@sv2v/core__edge',
    '@sv2v/core__edge__v',
    '@sv2v/core__empty_args',
    '@sv2v/core__empty_args_hier',
    '@sv2v/core__empty_args_hier__v',
    '@sv2v/core__empty_args__v',
    '@sv2v/core__empty_constructs',
    '@sv2v/core__empty_constructs__v',
    '@sv2v/core__end_labels__v',
    '@sv2v/core__for_loop_inits__v',
    '@sv2v/core__function_range_cast__v',
    '@sv2v/core__function_ret_unpacked__v',
    '@sv2v/core__function_void__v',
    '@sv2v/core__func_no_asgn',
    '@sv2v/core__func_no_asgn__v',
    '@sv2v/core__header_import',
    '@sv2v/core__header_import__v',
    '@sv2v/core__input_int',
    '@sv2v/core__input_int__v',
    '@sv2v/core__interface_array_indirect__v',
    '@sv2v/core__interface_array_single__v',
    '@sv2v/core__interface_func',
    '@sv2v/core__interface_func__v',
    '@sv2v/core__interface_struct_label__v',
    '@sv2v/core__interface_type_param',
    '@sv2v/core__interface_type_param__v',
    '@sv2v/core__localparamtype__v',
    '@sv2v/core__logic_cond',
    '@sv2v/core__logic_cond__v',
    '@sv2v/core__logic_struct_select',
    '@sv2v/core__logic_struct_select__v',
    '@sv2v/core__log_op__v',
    '@sv2v/core__multipack_delayed__v',
    '@sv2v/core__multipack_struct_cast__v',
    '@sv2v/core__multipack__v',
    '@sv2v/core__multi_array_decl',
    '@sv2v/core__multi_array_decl__v',
    '@sv2v/core__named_genblk_cascade__v',
    '@sv2v/core__net_base_type__v',
    '@sv2v/core__net_or_var',
    '@sv2v/core__net_or_var__v',
    '@sv2v/core__non_ansi_port_decl_order',
    '@sv2v/core__non_ansi_port_decl_order__v',
    '@sv2v/core__output_implicit',
    '@sv2v/core__output_implicit__v',
    '@sv2v/core__package_decl_reorder',
    '@sv2v/core__package_decl_reorder__v',
    '@sv2v/core__package_enum_3',
    '@sv2v/core__package_enum_3__v',
    '@sv2v/core__package_enum_4',
    '@sv2v/core__package_enum_4__v',
    '@sv2v/core__package_export_nothing',
    '@sv2v/core__package_export_nothing__v',
    '@sv2v/core__package_export_wildcard',
    '@sv2v/core__package_export_wildcard__v',
    '@sv2v/core__package_global',
    '@sv2v/core__package_global__v',
    '@sv2v/core__package_ident__v',
    '@sv2v/core__package_implied',
    '@sv2v/core__package_implied__v',
    '@sv2v/core__package_order',
    '@sv2v/core__package_param',
    '@sv2v/core__package_param__v',
    '@sv2v/core__package_scope__v',
    '@sv2v/core__package_self_reference',
    '@sv2v/core__package_self_reference_import',
    '@sv2v/core__package_self_reference_import__v',
    '@sv2v/core__package_self_reference_shadow',
    '@sv2v/core__package_self_reference_shadow__v',
    '@sv2v/core__package_self_reference__v',
    '@sv2v/core__package_typedef_nested',
    '@sv2v/core__package_typedef_nested__v',
    '@sv2v/core__paramtype_bits__v',
    '@sv2v/core__paramtype_expr',
    '@sv2v/core__paramtype_expr__v',
    '@sv2v/core__paramtype_param_default__v',
    '@sv2v/core__paramtype_param__v',
    '@sv2v/core__paramtype_stagger__v',
    '@sv2v/core__paramtype_struct_default',
    '@sv2v/core__paramtype_struct_default__v',
    '@sv2v/core__paramtype__v',
    '@sv2v/core__param_list_unpacked',
    '@sv2v/core__param_list_unpacked__v',
    '@sv2v/core__shadow_recurse__v',
    '@sv2v/core__sign_cast',
    '@sv2v/core__sign_cast__v',
    '@sv2v/core__simple_loop_jump',
    '@sv2v/core__simple_loop_jump__v',
    '@sv2v/core__string_type',
    '@sv2v/core__string_type__v',
    '@sv2v/core__string__v',
    '@sv2v/core__struct_array_field__v',
    '@sv2v/core__struct_array_inline',
    '@sv2v/core__struct_array_inline__v',
    '@sv2v/core__struct_array_param',
    '@sv2v/core__struct_array_param__v',
    '@sv2v/core__struct_array__v',
    '@sv2v/core__struct_bit_struct',
    '@sv2v/core__struct_bit_struct__v',
    '@sv2v/core__struct_const',
    '@sv2v/core__struct_const__v',
    '@sv2v/core__struct_param__v',
    '@sv2v/core__struct_part_select',
    '@sv2v/core__struct_part_select_param__v',
    '@sv2v/core__struct_part_select__v',
    '@sv2v/core__struct_shadow__v',
    '@sv2v/core__struct_tern',
    '@sv2v/core__struct_tern__v',
    '@sv2v/core__tf_block',
    '@sv2v/core__tf_block__v',
    '@sv2v/core__time__v',
    '@sv2v/core__top_tf__v',
    '@sv2v/core__typeof_port',
    '@sv2v/core__typeof_port__v',
    '@sv2v/core__union__v',
    '@sv2v/core__uniop_prec',
    '@sv2v/core__uniop_prec__v',
    '@sv2v/core__unpacked_array_depth__v',
    '@sv2v/core__unpacked_localparam__v',
    '@sv2v/core__unused_imports',
    '@sv2v/core__unused_imports__v',
    '@sv2v/core__wire_reg',
    '@sv2v/core__wire_reg__v',
    '@sv2v/define__main__v',
    '@sv2v/error__case_multiple_defaults',
    '@sv2v/error__decl_const_var_uninit',
    '@sv2v/error__enum_conflict',
    '@sv2v/error__generate_case_multiple_defaults',
    '@sv2v/error__interface_bad_expr_arr',
    '@sv2v/error__interface_bad_expr_module',
    '@sv2v/error__macro_args_empty',
    '@sv2v/error__macro_arg_bad_name',
    '@sv2v/error__size_cast_neg_lit_1',
    '@sv2v/error__size_cast_neg_lit_2',
    '@sv2v/error__size_cast_xpr_lit',
    '@sv2v/error__size_cast_x_lit',
    '@sv2v/error__size_cast_zero_lit',
    '@sv2v/lex__block_comment',
    '@sv2v/lex__block_comment__v',
    '@sv2v/lex__comment_no_space',
    '@sv2v/lex__latin1',
    '@sv2v/lex__line__v',
    '@sv2v/lex__macro_arg_escape',
    '@sv2v/lex__macro_macro__v',
    '@sv2v/lex__macro_string',
    '@sv2v/lex__macro_vendor_comment',
    '@sv2v/lex__no_newline',
    '@sv2v/lex__string_macro__v',
    '@sv2v/lex__undefineall',
    '@sv2v/lex__undefineall__v',
    '@sv2v/lib__empty__v',
    '@sv2v/nosim__min_typ_max',
    '@sv2v/relong__alu',
    '@sv2v/relong__alu__v',
    '@sv2v/relong__cache_request__v',
    '@sv2v/relong__case',
    '@sv2v/relong__case__v',
    '@sv2v/relong__complex_interface',
    '@sv2v/relong__complex_interface__v',
    '@sv2v/relong__double_clock',
    '@sv2v/relong__double_clock__v',
    '@sv2v/relong__enum__v',
    '@sv2v/relong__fsm__v',
    '@sv2v/relong__functions__v',
    '@sv2v/relong__gen_struct',
    '@sv2v/relong__gen_struct__v',
    '@sv2v/relong__inline_concat',
    '@sv2v/relong__inline_concat__v',
    '@sv2v/relong__module_struct__v',
    '@sv2v/relong__port_connections',
    '@sv2v/relong__port_connections__v',
    '@sv2v/relong__simple_interface__v',
    '@sv2v/relong__split_ports',
    '@sv2v/relong__split_ports__v',
    '@sv2v/relong__split_struct',
    '@sv2v/relong__split_struct__v',
    '@sv2v/relong__struct__v',
    '@sv2v/relong__typedef',
    '@sv2v/relong__typedef__v',
    '@sv2v/warning__interface',
    '@sv2v/warning__localparam',
    '@sv2v/warning__package',
    '@sv2v/write__one',
    '@sv2v/write__two',
    '@yosys/arch__common__add_sub__v',
    '@yosys/arch__common__blockrom__v',
    '@yosys/arch__common__counter__v',
    '@yosys/arch__common__fsm__v',
    '@yosys/arch__common__logic__v',
    '@yosys/arch__common__mux__v',
    '@yosys/arch__common__shifter__v',
    '@yosys/arch__common__tribuf__v',
    '@yosys/arch__ecp5__macc__v',
    '@yosys/arch__ecp5__rom__v',
    '@yosys/arch__fabulous__custom_prims__v',
    '@yosys/arch__gatemate__luttrees__v',
    '@yosys/arch__gowin__compare__v',
    '@yosys/arch__ice40__rom__v',
    '@yosys/arch__xilinx__bug3670__v',
    '@yosys/arch__xilinx__mul_unsigned__v',
    '@yosys/asicworld__code_hdl_models_cam__v',
    '@yosys/asicworld__code_hdl_models_clk_div__v',
    '@yosys/asicworld__code_hdl_models_decoder_2to4_gates__v',
    '@yosys/asicworld__code_hdl_models_decoder_using_assign__v',
    '@yosys/asicworld__code_hdl_models_decoder_using_case__v',
    '@yosys/asicworld__code_hdl_models_dff_async_reset__v',
    '@yosys/asicworld__code_hdl_models_dff_sync_reset__v',
    '@yosys/asicworld__code_hdl_models_d_ff_gates__v',
    '@yosys/asicworld__code_hdl_models_d_latch_gates__v',
    '@yosys/asicworld__code_hdl_models_encoder_4to2_gates__v',
    '@yosys/asicworld__code_hdl_models_encoder_using_case__v',
    '@yosys/asicworld__code_hdl_models_encoder_using_if__v',
    '@yosys/asicworld__code_hdl_models_full_adder_gates__v',
    '@yosys/asicworld__code_hdl_models_full_subtracter_gates__v',
    '@yosys/asicworld__code_hdl_models_gray_counter__v',
    '@yosys/asicworld__code_hdl_models_half_adder_gates__v',
    '@yosys/asicworld__code_hdl_models_lfsr_updown__v',
    '@yosys/asicworld__code_hdl_models_lfsr__v',
    '@yosys/asicworld__code_hdl_models_mux_2to1_gates__v',
    '@yosys/asicworld__code_hdl_models_mux_using_assign__v',
    '@yosys/asicworld__code_hdl_models_mux_using_case__v',
    '@yosys/asicworld__code_hdl_models_mux_using_if__v',
    '@yosys/asicworld__code_hdl_models_one_hot_cnt__v',
    '@yosys/asicworld__code_hdl_models_parallel_crc__v',
    '@yosys/asicworld__code_hdl_models_parity_using_assign__v',
    '@yosys/asicworld__code_hdl_models_parity_using_bitwise__v',
    '@yosys/asicworld__code_hdl_models_parity_using_function__v',
    '@yosys/asicworld__code_hdl_models_pri_encoder_using_assign__v',
    '@yosys/asicworld__code_hdl_models_rom_using_case__v',
    '@yosys/asicworld__code_hdl_models_serial_crc__v',
    '@yosys/asicworld__code_hdl_models_tff_async_reset__v',
    '@yosys/asicworld__code_hdl_models_tff_sync_reset__v',
    '@yosys/asicworld__code_hdl_models_up_counter_load__v',
    '@yosys/asicworld__code_hdl_models_up_counter__v',
    '@yosys/asicworld__code_hdl_models_up_down_counter__v',
    '@yosys/asicworld__code_specman_switch_fabric__v',
    '@yosys/asicworld__code_tidbits_asyn_reset__v',
    '@yosys/asicworld__code_tidbits_blocking__v',
    '@yosys/asicworld__code_tidbits_fsm_using_always__v',
    '@yosys/asicworld__code_tidbits_fsm_using_function__v',
    '@yosys/asicworld__code_tidbits_fsm_using_single_always__v',
    '@yosys/asicworld__code_tidbits_nonblocking__v',
    '@yosys/asicworld__code_tidbits_reg_combo_example__v',
    '@yosys/asicworld__code_tidbits_reg_seq_example__v',
    '@yosys/asicworld__code_tidbits_syn_reset__v',
    '@yosys/asicworld__code_tidbits_wire_example__v',
    '@yosys/asicworld__code_verilog_tutorial_addbit__v',
    '@yosys/asicworld__code_verilog_tutorial_always_example__v',
    '@yosys/asicworld__code_verilog_tutorial_bus_con__v',
    '@yosys/asicworld__code_verilog_tutorial_counter__v',
    '@yosys/asicworld__code_verilog_tutorial_decoder_always__v',
    '@yosys/asicworld__code_verilog_tutorial_decoder__v',
    '@yosys/asicworld__code_verilog_tutorial_d_ff__v',
    '@yosys/asicworld__code_verilog_tutorial_escape_id__v',
    '@yosys/asicworld__code_verilog_tutorial_explicit__v',
    '@yosys/asicworld__code_verilog_tutorial_first_counter__v',
    '@yosys/asicworld__code_verilog_tutorial_flip_flop__v',
    '@yosys/asicworld__code_verilog_tutorial_if_else__v',
    '@yosys/asicworld__code_verilog_tutorial_multiply__v',
    '@yosys/asicworld__code_verilog_tutorial_mux_21__v',
    '@yosys/asicworld__code_verilog_tutorial_n_out_primitive__v',
    '@yosys/asicworld__code_verilog_tutorial_parallel_if__v',
    '@yosys/asicworld__code_verilog_tutorial_parity__v',
    '@yosys/asicworld__code_verilog_tutorial_simple_function__v',
    '@yosys/asicworld__code_verilog_tutorial_simple_if__v',
    '@yosys/asicworld__code_verilog_tutorial_task_global__v',
    '@yosys/asicworld__code_verilog_tutorial_tri_buf__v',
    '@yosys/asicworld__code_verilog_tutorial_v2k_reg__v',
    '@yosys/asicworld__code_verilog_tutorial_which_clock__v',
    '@yosys/bind__basic',
    '@yosys/bind__cell_list',
    '@yosys/bind__inst_list',
    '@yosys/errors__syntax_err09__v',
    '@yosys/errors__syntax_err13__v',
    '@yosys/hana__test_parser__v',
    '@yosys/hana__test_simulation_and__v',
    '@yosys/hana__test_simulation_decoder__v',
    '@yosys/liberty__small__v',
    '@yosys/memlib__memlib_lut__v',
    '@yosys/memlib__memlib_multilut__v',
    '@yosys/memlib__memlib_wide_sdp__v',
    '@yosys/memlib__memlib_wide_sp__v',
    '@yosys/memories__firrtl_938__v',
    '@yosys/memories__implicit_en__v',
    '@yosys/memories__no_implicit_en__v',
    '@yosys/memories__read_arst__v',
    '@yosys/memories__shared_ports__v',
    '@yosys/memories__trans_addr_enable__v',
    '@yosys/memories__trans_sdp__v',
    '@yosys/memories__trans_sp__v',
    '@yosys/memories__wide_all__v',
    '@yosys/memories__wide_read_async__v',
    '@yosys/memories__wide_read_mixed__v',
    '@yosys/memories__wide_read_sync__v',
    '@yosys/memories__wide_read_trans__v',
    '@yosys/memories__wide_thru_priority__v',
    '@yosys/memories__wide_write__v',
    '@yosys/opt__opt_rmdff_sat__v',
    '@yosys/opt__opt_share_diff_port_widths__v',
    '@yosys/opt__opt_share_extend__v',
    '@yosys/opt__opt_share_large_pmux_cat_multipart__v',
    '@yosys/opt__opt_share_large_pmux_cat__v',
    '@yosys/opt__opt_share_large_pmux_multipart__v',
    '@yosys/opt__opt_share_large_pmux_part__v',
    '@yosys/opt__opt_share_mux_tree__v',
    '@yosys/proc__bug_1268__v',
    '@yosys/proc__rmdead__v',
    '@yosys/sat__alu__v',
    '@yosys/sat__ram_memory__v',
    '@yosys/sat__splice__v',
    '@yosys/simple__aes_kexp128__v',
    '@yosys/simple__always01__v',
    '@yosys/simple__always02__v',
    '@yosys/simple__arraycells__v',
    '@yosys/simple__arrays01__v',
    '@yosys/simple__arrays02',
    '@yosys/simple__attrib01_module__v',
    '@yosys/simple__attrib02_port_decl__v',
    '@yosys/simple__attrib03_parameter__v',
    '@yosys/simple__attrib04_net_var__v',
    '@yosys/simple__attrib06_operator_suffix__v',
    '@yosys/simple__attrib08_mod_inst__v',
    '@yosys/simple__attrib09_case__v',
    '@yosys/simple__carryadd__v',
    '@yosys/simple__case_expr_const__v',
    '@yosys/simple__case_expr_extend',
    '@yosys/simple__case_expr_query',
    '@yosys/simple__case_large__v',
    '@yosys/simple__constmuldivmod__v',
    '@yosys/simple__const_branch_finish__v',
    '@yosys/simple__const_fold_func__v',
    '@yosys/simple__defvalue',
    '@yosys/simple__dff_different_styles__v',
    '@yosys/simple__forgen01__v',
    '@yosys/simple__forgen02__v',
    '@yosys/simple__forloops__v',
    '@yosys/simple__func_block__v',
    '@yosys/simple__func_recurse__v',
    '@yosys/simple__genblk_dive__v',
    '@yosys/simple__genblk_order__v',
    '@yosys/simple__genblk_port_shadow__v',
    '@yosys/simple__graphtest__v',
    '@yosys/simple__hierarchy__v',
    '@yosys/simple__hierdefparam__v',
    '@yosys/simple__ifdef_1__v',
    '@yosys/simple__ifdef_2__v',
    '@yosys/simple__implicit_ports',
    '@yosys/simple__lesser_size_cast',
    '@yosys/simple__localparam_attr__v',
    '@yosys/simple__local_loop_var',
    '@yosys/simple__loops__v',
    '@yosys/simple__loop_prefix_case__v',
    '@yosys/simple__loop_var_shadow__v',
    '@yosys/simple__macros__v',
    '@yosys/simple__macro_arg_surrounding_spaces__v',
    '@yosys/simple__matching_end_labels',
    '@yosys/simple__mem2reg_bounds_tern__v',
    '@yosys/simple__memwr_port_connection',
    '@yosys/simple__mem_arst__v',
    '@yosys/simple__module_scope_case__v',
    '@yosys/simple__named_genblk__v',
    '@yosys/simple__nested_genblk_resolve__v',
    '@yosys/simple__omsp_dbg_uart__v',
    '@yosys/simple__param_attr__v',
    '@yosys/simple__realexpr__v',
    '@yosys/simple__repwhile__v',
    '@yosys/simple__retime__v',
    '@yosys/simple__rotate__v',
    '@yosys/simple__scopes__v',
    '@yosys/simple__signedexpr__v',
    '@yosys/simple__specify__v',
    '@yosys/simple__string_format__v',
    '@yosys/simple__subbytes__v',
    '@yosys/simple__undef_eqx_nex__v',
    '@yosys/simple__unnamed_block_decl',
    '@yosys/simple__usb_phy_tests__v',
    '@yosys/simple__verilog_primitives__v',
    '@yosys/simple__wandwor__v',
    '@yosys/simple__wreduce__v',
    '@yosys/sim__adffe__v',
    '@yosys/sim__adff__v',
    '@yosys/sim__adlatch__v',
    '@yosys/sim__aldffe__v',
    '@yosys/sim__aldff__v',
    '@yosys/sim__dffe__v',
    '@yosys/sim__dffsr__v',
    '@yosys/sim__dff__v',
    '@yosys/sim__dlatchsr__v',
    '@yosys/sim__dlatch__v',
    '@yosys/sim__sdffce__v',
    '@yosys/sim__sdffe__v',
    '@yosys/sim__sdff__v',
    '@yosys/sva__basic00',
    '@yosys/sva__basic01',
    '@yosys/sva__basic03',
    '@yosys/sva__extnets',
    '@yosys/svinterfaces__svinterface1_ref__v',
    '@yosys/svinterfaces__svinterface_at_top_ref__v',
    '@yosys/svtypes__logic_rom',
    '@yosys/svtypes__multirange_array',
    '@yosys/svtypes__typedef_memory',
    '@yosys/techmap__mem_simple_4x1_cells__v',
    '@yosys/techmap__mem_simple_4x1_uut__v',
    '@yosys/various__async__v',
    '@yosys/various__attrib05_port_conn__v',
    '@yosys/various__attrib07_func_call__v',
    '@yosys/various__constmsk_test__v',
    '@yosys/various__const_func_block_var__v',
    '@yosys/various__countbits',
    '@yosys/various__dynamic_part_select__forloop_select_gate__v',
    '@yosys/various__dynamic_part_select__latch_002_gate_good__v',
    '@yosys/various__dynamic_part_select__latch_002_gate__v',
    '@yosys/various__dynamic_part_select__latch_002__v',
    '@yosys/various__dynamic_part_select__latch_1990_gate__v',
    '@yosys/various__dynamic_part_select__latch_1990__v',
    '@yosys/various__dynamic_part_select__multiple_blocking_gate__v',
    '@yosys/various__dynamic_part_select__nonblocking_gate__v',
    '@yosys/various__dynamic_part_select__original_gate__v',
    '@yosys/various__dynamic_part_select__reset_test_gate__v',
    '@yosys/various__dynamic_part_select__reversed_gate__v',
    '@yosys/various__elab_sys_tasks',
    '@yosys/various__gen_if_null__v',
    '@yosys/various__pmux2shiftx__v',
    '@yosys/various__reg_wire_error',
    '@yosys/various__smtlib2_module__v',
    '@yosys/various__sub__v',
    '@yosys/verific__case',
    '@yosys/verilog__bug656__v',
    '@yosys/verilog__genblk_case__v',
    '@yosys/verilog__mem_bounds',
    '@yosys/verilog__net_types',
    '@yosys/verilog__typedef_const_shadow',
    '@yosys/verilog__unbased_unsized_shift',
    '@yosys/verilog__unnamed_genblk',
]

#-------------------------------------------------------------------------------

[collections.synlig]
base_dir = 'tests/simple_tests'
test_name_regexp = [ '^([^/]+)/[^/]+$', '\1' ]
include = [
	'*/*.sv',
]
exclude = [
	# TODO(mglb): clean up this list
	'ibex/*',
	'swerv/*',
	'synthesis/*',
	'opentitan/*',
	'serv/*',
	'serv-minimal/*',
	'hello-uvm/*',
	'assignment-pattern/*',
	'Forever/*',
	'BitsCallOnType/*',
	'OneClass/*',
	'Continue/*',
	'AnonymousUnion/*',
	'ParameterUnpackedArray/*',
	'VoidFunction2Returns/*',
	'PatternStruct/*',
	'ImportedFunctionCallInModuleAndSubmodule/*',
	'VoidFunctionWithoutReturn/*',
	'cmake/*',
	'PutC/*',
	'OneThis/*',
	'CastInFunctionInGenBlock/*',
	'PatternType/*',
	'FunctionOutputArgument/*',
	'GetC/*',
	'ForkJoinTypes/*',
	'EnumFirstInInitial/*',
	'ImportFunction/*',
	'DpiChandle/*',
	'Disable/*',
	'EnumFirst/*',
	'TypedefOnFileLevel/*',
	'UnsizedConstantsParameterParsing/*',
	'Fork/*',
	'PatternInFunction/*',
	'ParameterUnpackedLogicArray/*',
	'SelectFromUnpackedInFunction/*',
	'PatternReplication/*',
	'VoidFunction/*',
	'MultiplePrints/*',
	'BitSelectPartSelectInFunction/*',
	'ImportPackageWithFunction/*',
	'ParameterPackedArray/*',
	'StringAssignment/*',
	'SystemFunctions/*',
	'ParameterDoubleUnderscoreInSvFrontend/*',
	'OutputSizeWithParameterOfInstanceInitializedByStructMember/*',
	'ParameterOfSizeOfParametrizedPort/*',
	'ParameterOfSizeOfParametrizedPortInSubmodule/*',
	'ParameterOfSizeOfPort/*',
	'StringAssignConcatenation/*',
	'StringLocalParamInitByConcatenation/*',
	'StringWithBackslash/*',
	'FunctionWithOverriddenParameter/*',
	'RealValue/*',
	'BitsCallOnParametetrizedTypeFromPackage/*',
	'AssignToUnpackedUnionFieldAndReadOtherField/*',
	'IndexedPartSelectInFor/*',
	'NestedPatternPassedAsPort/*',
	'StreamOp/*',
	'NestedStructArrayParameterInitializedByPatternPassedAsPort/*',
	'PartSelectInFor/*',
	'SelfSelectsInBitSelectAfterBitSelect/*',
	'StructArrayParameterInitializedByPatternPassedAsPort/*',
	'SelectGivenBySelectOnParameterInFunction/*',
	'StreamOperatorBitReverseFunction/*',
	'black-parrot/*',
	'bsg/*',
]

[collections.yosys]
base_dir = 'third_party/yosys/tests'
test_name_regexp = [
	[ '\.sv$', '' ],
	[ '\.v$', '__v' ],
	[ '/', '__' ],
]
include = [
	'**/*.v',
	'**/*.sv',
]
exclude = [
	# These tests sometimes fails due to how yosys assigns wires to cells and
	# the fact that formal verification requires the same order of assignments.
	'opt/opt_lut.v',
	'simple/always03.v',
	'simple/operators.v',
	'asicworld/code_verilog_tutorial_fsm_full.v',
	'asicworld/code_hdl_models_GrayCounter.v',
	'simple/sincos.v',
	# Yosys mishandles a negative signed constant which is interpreted correctly by the plugin.
	'simple/case_expr_non_const.v',
]

[collections.sv2v]
base_dir = 'third_party/sv2v/test'
test_name_regexp = [
	[ '\.sv$', '' ],
	[ '\.v$', '__v' ],
	[ '/', '__' ],
]
include = [
	'**/*.v',
	'**/*.sv',
]
exclude = [
	# Type parameters in top modules cause the modules to be renamed
	# and handled incorrectly in verification scripts.
	# TODO(mglb): verify whether this still happen
	'core/paramtype_param_default.sv',
	'core/paramtype_stagger.sv',
]
