TimeQuest Timing Analyzer report for top
Wed Nov 23 02:34:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLK'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'CLK'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 75.49 MHz  ; 75.49 MHz       ; CLK                                                  ;      ;
; 162.05 MHz ; 162.05 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -4.868 ; -410.235      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.759 ; -380.619      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; CLK                                                  ; 0.451 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.542  ; 0.000         ;
; CLK                                                  ; 10.165 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                       ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.868 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.148      ; 7.266      ;
; -4.339 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 6.740      ;
; -4.338 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 6.739      ;
; -4.196 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.127      ; 6.573      ;
; -4.196 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.127      ; 6.573      ;
; -4.196 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.127      ; 6.573      ;
; -4.185 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 6.096      ;
; -4.107 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_load_fmem           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 6.018      ;
; -4.067 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.467      ;
; -4.067 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.467      ;
; -4.067 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.467      ;
; -4.064 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.662      ; 5.976      ;
; -4.063 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.662      ; 5.975      ;
; -4.036 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.947      ;
; -4.021 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.932      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.987 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.636      ; 5.873      ;
; -3.921 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.638      ; 5.809      ;
; -3.921 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.638      ; 5.809      ;
; -3.921 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.638      ; 5.809      ;
; -3.919 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.309      ;
; -3.792 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.703      ;
; -3.792 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.703      ;
; -3.792 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.703      ;
; -3.786 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.155      ; 6.191      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.773 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 6.182      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.157      ; 6.166      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.157      ; 6.166      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.157      ; 6.166      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.157      ; 6.166      ;
; -3.753 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.143      ;
; -3.753 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.143      ;
; -3.753 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 6.143      ;
; -3.728 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.160      ; 6.138      ;
; -3.728 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.160      ; 6.138      ;
; -3.728 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.160      ; 6.138      ;
; -3.713 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 6.114      ;
; -3.701 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.612      ;
; -3.700 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.160      ; 6.110      ;
; -3.682 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.157      ; 6.089      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.661 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.648      ; 5.559      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.659      ; 5.564      ;
; -3.644 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[31]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.046      ;
; -3.628 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.030      ;
; -3.600 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.002      ;
; -3.600 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.002      ;
; -3.578 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.163      ; 5.991      ;
; -3.567 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.156      ; 5.973      ;
; -3.564 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[26]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.964      ;
; -3.560 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[29]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.963      ;
; -3.531 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.933      ;
; -3.522 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.925      ;
; -3.521 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.142      ; 5.913      ;
; -3.518 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.920      ;
; -3.516 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.918      ;
; -3.514 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.163      ; 5.927      ;
; -3.511 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.914      ;
; -3.507 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.909      ;
; -3.495 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.898      ;
; -3.495 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.898      ;
; -3.490 ; DRAM_Controller:DRAM_Controller1|data_out[5]   ; UART_Link:UART_Link1|data_buffer[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.893      ;
; -3.479 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 5.888      ;
; -3.479 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.159      ; 5.888      ;
; -3.475 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_write_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.661      ; 5.386      ;
; -3.457 ; DRAM_Controller:DRAM_Controller1|data_out[27]  ; UART_Link:UART_Link1|data_buffer[27]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.856      ;
; -3.455 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.145      ; 5.850      ;
; -3.443 ; DRAM_Controller:DRAM_Controller1|data_out[7]   ; UART_Link:UART_Link1|data_buffer[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.845      ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.759 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.649     ; 2.378      ;
; -4.759 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.649     ; 2.378      ;
; -4.759 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.649     ; 2.378      ;
; -4.759 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.649     ; 2.378      ;
; -4.431 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.221     ; 2.478      ;
; -4.431 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.221     ; 2.478      ;
; -4.431 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.221     ; 2.478      ;
; -4.431 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.221     ; 2.478      ;
; -4.353 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.962      ;
; -4.349 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.210     ; 2.407      ;
; -4.330 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.634     ; 1.964      ;
; -4.330 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.941      ;
; -4.330 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.941      ;
; -4.329 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.634     ; 1.963      ;
; -4.328 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.634     ; 1.962      ;
; -4.327 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.634     ; 1.961      ;
; -4.327 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.634     ; 1.961      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.255 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.174     ; 2.349      ;
; -4.096 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.704      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.179     ; 2.081      ;
; -3.947 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.556      ;
; -3.947 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.556      ;
; -3.947 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.556      ;
; -3.946 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.555      ;
; -3.946 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.555      ;
; -3.945 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.554      ;
; -3.945 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.554      ;
; -3.944 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.553      ;
; -3.944 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 1.553      ;
; -3.934 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.545      ;
; -3.933 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.544      ;
; -3.927 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.538      ;
; -3.926 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.657     ; 1.537      ;
; -3.915 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.024      ;
; -3.915 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.024      ;
; -3.914 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.023      ;
; -3.914 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.023      ;
; -3.914 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.023      ;
; -3.913 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.022      ;
; -3.913 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.022      ;
; -3.912 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.021      ;
; -3.912 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.021      ;
; -3.912 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.021      ;
; -3.912 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.021      ;
; -3.911 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.159     ; 2.020      ;
; -3.841 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.183     ; 1.926      ;
; -3.836 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.171     ; 1.933      ;
; -3.806 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[4]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.647     ; 1.427      ;
; -3.803 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.175     ; 1.896      ;
; -3.788 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.200     ; 1.856      ;
; -3.781 ; UART_Link:UART_Link1|iob_sdram_cmd_wr          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.229     ; 1.820      ;
; -3.752 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.232     ; 1.788      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.743 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.833      ;
; -3.663 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[5]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.178     ; 1.753      ;
; -3.656 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[12] ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.173     ; 1.751      ;
; -3.652 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[14] ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.648     ; 1.272      ;
; -3.638 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23] ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.719      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.434 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.550 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.552 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.566 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.858      ;
; 0.569 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.569 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.641 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.643 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.649 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|captured_data_last[15] ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|captured_data_last[13] ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.745 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.767 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.770 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.781 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.789 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.796 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.816 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.818 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.111      ;
; 0.818 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.111      ;
; 0.822 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.830 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.123      ;
; 0.841 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.134      ;
; 0.841 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.134      ;
; 0.844 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.137      ;
; 0.850 ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.144      ;
; 0.854 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.147      ;
; 0.868 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.160      ;
; 0.870 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.162      ;
; 0.882 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.176      ;
; 0.936 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.229      ;
; 0.937 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.230      ;
; 0.938 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.231      ;
; 0.956 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.968 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 0.988 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.282      ;
; 0.990 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.281      ;
; 1.034 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.328      ;
; 1.079 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 0.934      ;
; 1.088 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.357      ;
; 1.091 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.100 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.369      ;
; 1.100 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.105 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 0.960      ;
; 1.107 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.406      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.120 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.413      ;
; 1.123 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 0.978      ;
; 1.170 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 0.992      ;
; 1.170 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 0.992      ;
; 1.177 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.357     ; 1.032      ;
; 1.178 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.178 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.178 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.178 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.194 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 1.510      ;
; 1.199 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.514      ;
; 1.211 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.211 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.211 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.213 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.504      ;
; 1.224 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.536      ;
; 1.228 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 1.046      ;
; 1.231 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.233 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.236 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.528      ;
; 1.240 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.242 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|state.s_sdram_write                          ; UART_Link:UART_Link1|state.s_sdram_write                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|uart_controlling                             ; UART_Link:UART_Link1|uart_controlling                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|carrier_magic_ctr                            ; UART_Link:UART_Link1|carrier_magic_ctr                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit                      ; UART_Controller:UART_Controller1|uart_rx_bit                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.494 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[29]                           ; UART_Link:UART_Link1|data_buffer[61]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[10]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|iob_fmem_address[11]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; UART_Link:UART_Link1|iob_fmem_address[13]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; UART_Link:UART_Link1|iob_fmem_address[22]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]               ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.803      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.05 MHz  ; 79.05 MHz       ; CLK                                                  ;      ;
; 172.41 MHz ; 172.41 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -4.842 ; -406.351      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.280 ; -338.271      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; CLK                                                  ; 0.400 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.513  ; 0.000         ;
; CLK                                                  ; 10.186 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                        ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.842 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 6.955      ;
; -4.149 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.405      ; 5.805      ;
; -4.134 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.252      ;
; -4.133 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.251      ;
; -4.109 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_load_fmem           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.405      ; 5.765      ;
; -4.041 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.405      ; 5.697      ;
; -4.029 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.844      ; 6.124      ;
; -4.029 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.844      ; 6.124      ;
; -4.029 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.844      ; 6.124      ;
; -4.005 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.405      ; 5.661      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.972 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.383      ; 5.606      ;
; -3.954 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.407      ; 5.612      ;
; -3.953 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.407      ; 5.611      ;
; -3.902 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 6.008      ;
; -3.882 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.999      ;
; -3.882 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.999      ;
; -3.882 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.999      ;
; -3.849 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.384      ; 5.484      ;
; -3.849 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.384      ; 5.484      ;
; -3.849 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.384      ; 5.484      ;
; -3.823 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.942      ;
; -3.775 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.895      ;
; -3.775 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.895      ;
; -3.775 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.895      ;
; -3.775 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.895      ;
; -3.764 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.870      ;
; -3.764 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.870      ;
; -3.764 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.870      ;
; -3.712 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.829      ;
; -3.702 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.406      ; 5.359      ;
; -3.702 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.406      ; 5.359      ;
; -3.702 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.406      ; 5.359      ;
; -3.700 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.695 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.874      ; 5.820      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.781      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.781      ;
; -3.655 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.781      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.654 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.392      ; 5.297      ;
; -3.652 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[31]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.767      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.403      ; 5.302      ;
; -3.641 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.759      ;
; -3.636 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.405      ; 5.292      ;
; -3.621 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.875      ; 5.747      ;
; -3.600 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.722      ;
; -3.569 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.687      ;
; -3.568 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[29]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.686      ;
; -3.562 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[26]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.865      ; 5.678      ;
; -3.533 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.650      ;
; -3.532 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.650      ;
; -3.532 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.649      ;
; -3.531 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.637      ;
; -3.523 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.638      ;
; -3.522 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.641      ;
; -3.514 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.631      ;
; -3.514 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.631      ;
; -3.513 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.879      ; 5.643      ;
; -3.497 ; DRAM_Controller:DRAM_Controller1|data_out[5]   ; UART_Link:UART_Link1|data_buffer[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.615      ;
; -3.489 ; DRAM_Controller:DRAM_Controller1|data_out[27]  ; UART_Link:UART_Link1|data_buffer[27]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.602      ;
; -3.478 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.585      ;
; -3.472 ; DRAM_Controller:DRAM_Controller1|data_out[3]   ; UART_Link:UART_Link1|data_buffer[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.585      ;
; -3.465 ; DRAM_Controller:DRAM_Controller1|data_out[9]   ; UART_Link:UART_Link1|data_buffer[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.584      ;
; -3.461 ; DRAM_Controller:DRAM_Controller1|data_out[7]   ; UART_Link:UART_Link1|data_buffer[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.576      ;
; -3.449 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.879      ; 5.579      ;
; -3.446 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[25]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.873      ; 5.570      ;
; -3.431 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.549      ;
; -3.431 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.549      ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.280 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.300     ; 2.249      ;
; -4.280 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.300     ; 2.249      ;
; -4.280 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.300     ; 2.249      ;
; -4.280 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.300     ; 2.249      ;
; -3.964 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.902     ; 2.331      ;
; -3.964 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.902     ; 2.331      ;
; -3.964 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.902     ; 2.331      ;
; -3.964 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.902     ; 2.331      ;
; -3.898 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.891     ; 2.276      ;
; -3.885 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.843      ;
; -3.877 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.289     ; 1.857      ;
; -3.876 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.289     ; 1.856      ;
; -3.875 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.289     ; 1.855      ;
; -3.874 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.289     ; 1.854      ;
; -3.873 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.289     ; 1.853      ;
; -3.869 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.829      ;
; -3.869 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.829      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.805 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.852     ; 2.222      ;
; -3.631 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.588      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.543 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.860     ; 1.952      ;
; -3.496 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.454      ;
; -3.496 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.454      ;
; -3.496 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.454      ;
; -3.495 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.453      ;
; -3.495 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.453      ;
; -3.494 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.452      ;
; -3.494 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.452      ;
; -3.494 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.452      ;
; -3.493 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.451      ;
; -3.490 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.450      ;
; -3.489 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.449      ;
; -3.484 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.444      ;
; -3.483 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 1.443      ;
; -3.470 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.898      ;
; -3.470 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.898      ;
; -3.470 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.898      ;
; -3.470 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.898      ;
; -3.469 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.897      ;
; -3.469 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.897      ;
; -3.469 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.897      ;
; -3.468 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.896      ;
; -3.468 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.896      ;
; -3.468 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.896      ;
; -3.468 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.896      ;
; -3.468 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.841     ; 1.896      ;
; -3.427 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.851     ; 1.845      ;
; -3.416 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.866     ; 1.819      ;
; -3.384 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[4]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.300     ; 1.353      ;
; -3.382 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.792      ;
; -3.372 ; UART_Link:UART_Link1|iob_sdram_cmd_wr          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.910     ; 1.731      ;
; -3.370 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.881     ; 1.758      ;
; -3.348 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.913     ; 1.704      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.288 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.859     ; 1.698      ;
; -3.266 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[5]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.863     ; 1.672      ;
; -3.250 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[12] ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.855     ; 1.664      ;
; -3.233 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30] ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.855     ; 1.647      ;
; -3.232 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[6]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.862     ; 1.639      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.503 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.505 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.524 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.533 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.801      ;
; 0.533 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.801      ;
; 0.599 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.605 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|captured_data_last[15] ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|captured_data_last[13] ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.712 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.722 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.732 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.734 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.003      ;
; 0.742 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.757 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.766 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.034      ;
; 0.767 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.035      ;
; 0.772 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.040      ;
; 0.777 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.045      ;
; 0.784 ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.785 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.053      ;
; 0.785 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.053      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.059      ;
; 0.801 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.070      ;
; 0.807 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.074      ;
; 0.814 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.081      ;
; 0.875 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.879 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.893 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.160      ;
; 0.894 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.159      ;
; 0.906 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.174      ;
; 0.926 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.194      ;
; 0.977 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.224      ;
; 0.981 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.228      ;
; 1.005 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 0.866      ;
; 1.014 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.025 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 0.884      ;
; 1.029 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.299      ;
; 1.033 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.045 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 0.904      ;
; 1.066 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 0.925      ;
; 1.071 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.359      ;
; 1.080 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.367      ;
; 1.084 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.349      ;
; 1.087 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 0.913      ;
; 1.087 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 0.913      ;
; 1.104 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.113 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.380      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.386      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|state.s_sdram_write                          ; UART_Link:UART_Link1|state.s_sdram_write                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|uart_controlling                             ; UART_Link:UART_Link1|uart_controlling                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|carrier_magic_ctr                            ; UART_Link:UART_Link1|carrier_magic_ctr                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit                      ; UART_Controller:UART_Controller1|uart_rx_bit                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.724      ;
; 0.465 ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.733      ;
; 0.468 ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; UART_Link:UART_Link1|fmem_pages_loaded[21]                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[10]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_Link:UART_Link1|iob_fmem_address[11]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[29]                           ; UART_Link:UART_Link1|data_buffer[61]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_Link:UART_Link1|iob_fmem_address[13]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; UART_Link:UART_Link1|iob_fmem_address[22]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]               ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; state.s_init_pll                                                  ; state.s_init                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.744      ;
; 0.478 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.746      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.086 ; -170.350      ;
; CLK                                                  ; -2.060 ; -156.647      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.602 ; 0.000         ;
; CLK                                                  ; 9.811 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.086 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 1.018      ;
; -2.086 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 1.018      ;
; -2.086 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 1.018      ;
; -2.086 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 1.018      ;
; -1.990 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.312     ; 0.932      ;
; -1.989 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.312     ; 0.931      ;
; -1.987 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.312     ; 0.929      ;
; -1.986 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.312     ; 0.928      ;
; -1.985 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.312     ; 0.927      ;
; -1.977 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.152     ; 1.079      ;
; -1.977 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.152     ; 1.079      ;
; -1.977 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.152     ; 1.079      ;
; -1.977 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.152     ; 1.079      ;
; -1.918 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.142     ; 1.030      ;
; -1.912 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.840      ;
; -1.909 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.838      ;
; -1.909 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.838      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.874 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.998      ;
; -1.856 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.332     ; 0.778      ;
; -1.829 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.961      ;
; -1.829 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.961      ;
; -1.828 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.960      ;
; -1.828 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.960      ;
; -1.828 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.960      ;
; -1.827 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.959      ;
; -1.827 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.959      ;
; -1.826 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.958      ;
; -1.826 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.958      ;
; -1.826 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.958      ;
; -1.826 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.958      ;
; -1.825 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.122     ; 0.957      ;
; -1.777 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.706      ;
; -1.777 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.706      ;
; -1.776 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.704      ;
; -1.776 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.704      ;
; -1.776 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.704      ;
; -1.775 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.703      ;
; -1.775 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.703      ;
; -1.774 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.702      ;
; -1.774 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.702      ;
; -1.773 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.701      ;
; -1.773 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.701      ;
; -1.770 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.699      ;
; -1.770 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.325     ; 0.699      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.763 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.885      ;
; -1.743 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.135     ; 0.862      ;
; -1.733 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.149     ; 0.838      ;
; -1.722 ; UART_Link:UART_Link1|iob_sdram_cmd_wr          ; DRAM_Controller:DRAM_Controller1|save_wr                ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.154     ; 0.822      ;
; -1.716 ; UART_Link:UART_Link1|iob_sdram_cmd_address[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.157     ; 0.813      ;
; -1.708 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.832      ;
; -1.702 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[4]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.321     ; 0.635      ;
; -1.691 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.128     ; 0.817      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.656 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.132     ; 0.778      ;
; -1.644 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.135     ; 0.763      ;
; -1.642 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[12] ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.130     ; 0.766      ;
; -1.641 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[5]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.133     ; 0.762      ;
; -1.640 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.135     ; 0.759      ;
+--------+------------------------------------------------+---------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                        ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.060 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 3.384      ;
; -1.831 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.955      ;
; -1.648 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_load_fmem           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.772      ;
; -1.628 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.752      ;
; -1.627 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.951      ;
; -1.626 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.950      ;
; -1.604 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.921      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.876      ; 2.677      ;
; -1.544 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.668      ;
; -1.531 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_write         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.891      ; 2.658      ;
; -1.530 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.891      ; 2.657      ;
; -1.518 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.074      ; 2.828      ;
; -1.518 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.074      ; 2.828      ;
; -1.518 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.074      ; 2.828      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.789      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.789      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.789      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.789      ;
; -1.462 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.778      ;
; -1.462 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.778      ;
; -1.462 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.778      ;
; -1.451 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.076      ; 2.763      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.753      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.753      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.753      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.881      ; 2.547      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.886      ; 2.552      ;
; -1.425 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.748      ;
; -1.424 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.076      ; 2.736      ;
; -1.423 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.745      ;
; -1.422 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_rxing               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.877      ; 2.535      ;
; -1.422 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_read_page_done ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.877      ; 2.535      ;
; -1.422 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_init                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.877      ; 2.535      ;
; -1.414 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.739      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.413 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.745      ;
; -1.398 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.721      ;
; -1.385 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.707      ;
; -1.385 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.707      ;
; -1.385 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_write_wait    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.509      ;
; -1.371 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.703      ;
; -1.371 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.703      ;
; -1.371 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.703      ;
; -1.369 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.693      ;
; -1.360 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.681      ;
; -1.357 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.689      ;
; -1.355 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.089      ; 2.680      ;
; -1.347 ; DRAM_Controller:DRAM_Controller1|data_out[9]   ; UART_Link:UART_Link1|data_buffer[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.671      ;
; -1.346 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[25]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.095      ; 2.677      ;
; -1.346 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.888      ; 2.470      ;
; -1.334 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_sdram_read          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.890      ; 2.460      ;
; -1.334 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_write_page     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.890      ; 2.460      ;
; -1.334 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_fmem_erase_sector   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 0.890      ; 2.460      ;
; -1.332 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[26]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.654      ;
; -1.322 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.646      ;
; -1.318 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.641      ;
; -1.317 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.640      ;
; -1.317 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.098      ; 2.651      ;
; -1.316 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[29]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.640      ;
; -1.316 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.639      ;
; -1.316 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.639      ;
; -1.314 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[31]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.636      ;
; -1.314 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.098      ; 2.648      ;
; -1.301 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.094      ; 2.631      ;
; -1.301 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.094      ; 2.631      ;
; -1.300 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.621      ;
; -1.296 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.096      ; 2.628      ;
+--------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.178 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.221 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.226 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.227 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.265 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|captured_data_last[15] ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; DRAM_Controller:DRAM_Controller1|captured_data_last[13] ; DRAM_Controller:DRAM_Controller1|data_out[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.307 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; DRAM_Controller:DRAM_Controller1|save_d_in[4]           ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.323 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.327 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.330 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.339 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_bank[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.346 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.350 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; DRAM_Controller:DRAM_Controller1|captured_data_last[12] ; DRAM_Controller:DRAM_Controller1|data_out[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.474      ;
; 0.376 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.379 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.383 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.505      ;
; 0.384 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.399 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.521      ;
; 0.431 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.373      ;
; 0.431 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.553      ;
; 0.446 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.554      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_command[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.559      ;
; 0.451 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.393      ;
; 0.452 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.394      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|captured_data_last[4]  ; DRAM_Controller:DRAM_Controller1|data_out[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.387      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.387      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.142     ; 0.401      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.474 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.611      ;
; 0.478 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.484 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.617      ;
; 0.488 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.419      ;
; 0.492 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.621      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.623      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0]    ; DRAM_Controller:DRAM_Controller1|data_out[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.831      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[28]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[4]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[23]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[7]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[29]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[5]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[2]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[0]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[16]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[24]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[21]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[20]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[18]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; UART_Link:UART_Link1|fmem_pages_loaded[0]                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit                      ; UART_Controller:UART_Controller1|uart_rx_bit                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; UART_Link:UART_Link1|loadmem_wordcount[0]                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|load_mem_fsm                                 ; UART_Link:UART_Link1|load_mem_fsm                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; UART_Link:UART_Link1|tx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; UART_Link:UART_Link1|tx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[31]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[30]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[6]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[22]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[3]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[19]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[27]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[1]        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[25]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[17]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; UART_Link:UART_Link1|rx_fsm_state[1]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|carrier_magic_ctr                            ; UART_Link:UART_Link1|carrier_magic_ctr                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; UART_Link:UART_Link1|rx_fsm_state[0]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pll_reset                                                         ; pll_reset                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; UART_Controller:UART_Controller1|uart_tx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; UART_Controller:UART_Controller1|uart_tx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|ready                                        ; UART_Link:UART_Link1|ready                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_sdram_write                          ; UART_Link:UART_Link1|state.s_sdram_write                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; UART_Link:UART_Link1|state.s_fmem_read_page                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|iob_fmem_enable                              ; UART_Link:UART_Link1|iob_fmem_enable                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|loading_memory                               ; UART_Link:UART_Link1|loading_memory                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; UART_Link:UART_Link1|fmem_fsm_jumping                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_returned                                ; UART_Link:UART_Link1|fmem_returned                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[12]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[15]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[14]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[13]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[11]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[26]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[10]       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[9]        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_readbuff[8]        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|uart_controlling                             ; UART_Link:UART_Link1|uart_controlling                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_data_write[22]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_data_write[19]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_address[10]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_address[12]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_address[5]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|iob_fmem_address[11]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_data_write[17]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]              ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|fmem_save_data[29]                           ; UART_Link:UART_Link1|data_buffer[61]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|fmem_save_data[25]                           ; UART_Link:UART_Link1|data_buffer[57]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; UART_Controller:UART_Controller1|uart_tx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]               ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; UART_Controller:UART_Controller1|uart_rx_count[0]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_address[3]                          ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; UART_Link:UART_Link1|iob_fmem_address[13]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; UART_Link:UART_Link1|iob_fmem_address[22]                         ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; UART_Link:UART_Link1|iob_fmem_data_write[20]                      ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset       ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; UART_Controller:UART_Controller1|uart_rx_count[1]                 ; UART_Controller:UART_Controller1|uart_rx_count[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; UART_Controller:UART_Controller1|rx_baud_counter[4]               ; UART_Controller:UART_Controller1|rx_baud_tick                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; UART_Controller:UART_Controller1|rx_baud_counter[5]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.323      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -4.868   ; 0.178 ; N/A      ; N/A     ; 3.513               ;
;  CLK                                                  ; -4.868   ; 0.186 ; N/A      ; N/A     ; 9.811               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.759   ; 0.178 ; N/A      ; N/A     ; 3.513               ;
; Design-wide TNS                                       ; -790.854 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -410.235 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -380.619 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_DI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FLASH_DO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 30255    ; 0        ; 138      ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 152      ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 30255    ; 0        ; 138      ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 152      ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 60    ; 60   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 23 02:34:25 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.868            -410.235 CLK 
    Info (332119):    -4.759            -380.619 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.542               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.165               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.842            -406.351 CLK 
    Info (332119):    -4.280            -338.271 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.513               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.186               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.086            -170.350 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.060            -156.647 CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.602               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.811               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 806 megabytes
    Info: Processing ended: Wed Nov 23 02:34:32 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


