// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

extern const VlUnpacked<CData/*0:0*/, 128> Vmycpu_top__ConstPool__TABLE_h0ced2fdc_0;
extern const VlUnpacked<CData/*0:0*/, 128> Vmycpu_top__ConstPool__TABLE_hd4294b76_0;

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__61(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__61\n"); );
    // Init
    CData/*6:0*/ __Vtableidx1;
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0AddrW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_compare = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_count = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__RegWriteW = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_badvaddr = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD2E_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD1E_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD1ForWardE_r = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RtM_Reg = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_sram_addr_reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_phy_addr_reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_exception = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__work_state = 1U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_104 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_103 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_102 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_101 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_100 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_99 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_98 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_97 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_96 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_95 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_94 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_93 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_92 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
    } else {
        if ((0xbU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xaU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((9U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((8U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((7U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((6U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((5U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((4U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((3U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((2U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((1U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xdU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xcU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0AddrW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__RegWriteW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0AddrW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Addr_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__RegWriteW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RegWrite_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__lookup_data_value;
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
             & (0x16U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_compare 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW;
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
             & (0x12U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_count 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_count 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_count_T_4;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E = 0U;
        } else if (((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E)) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardBE)))) {
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E 
                = (1U & (~ ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemToReg_Reg) 
                            | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg))));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_exception) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_badvaddr 
                = ((IData)((0x100000U == (0x80100000U 
                                          & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_pc
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BadVAddrW);
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD2E_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD1E_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallD) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD2E_Reg 
                = ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardBD))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___BranchRtD_T_2);
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RD1E_Reg 
                = ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardAD))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___BranchRsD_T_2);
        }
        if ((1U & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE)))) {
            if (((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E)) 
                 & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardAE)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD1ForWardE_r 
                    = ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardAE))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg
                        : ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardAE))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___RD1ForWardE_p_T_1));
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RtM_Reg = 0U;
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] = 0U;
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] = 0U;
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RtM_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RtM_Reg;
            if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_45[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_45[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_45[2U];
            }
        }
        if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU != (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0xdU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0xcU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0xbU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0xaU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((9U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((8U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((7U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((6U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((5U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((4U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((3U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((2U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((1U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U];
            } else if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
            } else {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
            }
        }
        if ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                 & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW;
            } else if ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31;
            } else if ((0x1eU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29;
            }
        }
        if ((0x1dU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_29 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x1cU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_28 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x1bU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_27 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x1aU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_26 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x19U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_25 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x18U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_24 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x17U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_23 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x16U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_22 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x15U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_21 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x14U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_20 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x13U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_19 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x12U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_18 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x11U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_17 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0x10U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_16 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_15 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_14 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xdU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_13 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xcU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_12 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xbU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_11 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((0xaU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_10 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((9U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_9 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((8U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_8 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((7U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_7 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((6U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_6 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((5U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_5 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((4U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_4 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_3 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_2 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        if ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_1 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)));
        }
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_0 
            = ((0U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                ? (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                    & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW
                    : ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31
                        : ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29)))
                : 0U);
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_sram_addr_reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_sram_addr_reg 
                = vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg;
        }
        if (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_stall_reg) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_phy_addr_reg 
                = ((2U == (vlSelf->mycpu_top__DOT__inst_cache__DOT___stage1_sram_phy_addr_reg_T 
                           >> 0x1eU)) ? (0x1fffffffU 
                                         & vlSelf->mycpu_top__DOT__inst_cache__DOT___stage1_sram_phy_addr_reg_T)
                    : ((IData)(vlSelf->mycpu_top__DOT__inst_cache_io_tlb_req)
                        ? vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_io_paddr
                        : vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg));
        }
        if (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_exception 
                = vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_exception = 0U;
        }
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__work_state 
            = ((0U != (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception))
                ? 1U : (((2U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
                         & (IData)(vlSelf->axi_mem_port_0_arready))
                         ? 3U : ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___stage1_finished_T_2)
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___access_work_state_T_7)
                                  : ((4U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                                      ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___access_work_state_T_22)
                                      : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___access_work_state_T_47)))));
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_126 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_125 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_124 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_123 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_122 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_121 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_120 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_119 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_118 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_117 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_116 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_115 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_114 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_113 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_112 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_111 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_110 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_109 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_108 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_107 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_106 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_105 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x68U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_104 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x67U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_103 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x66U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_102 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x65U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_101 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x64U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_100 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x63U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_99 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x62U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_98 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x61U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_97 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x60U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_96 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x5fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_95 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x5eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_94 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x5dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_93 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x5cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_92 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253));
            }
        }
    }
    __Vtableidx1 = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg) 
                     << 6U) | (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemToReg_Reg) 
                                << 5U) | (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E) 
                                           << 4U) | 
                                          (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardAE) 
                                            << 2U) 
                                           | (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) 
                                               << 1U) 
                                              | (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset))))));
    if (Vmycpu_top__ConstPool__TABLE_h0ced2fdc_0[__Vtableidx1]) {
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E 
            = Vmycpu_top__ConstPool__TABLE_hd4294b76_0
            [__Vtableidx1];
    }
}
