
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.530287                       # Number of seconds simulated
sim_ticks                                530287117000                       # Number of ticks simulated
final_tick                               530287117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 489725                       # Simulator instruction rate (inst/s)
host_op_rate                                   798663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1042273868                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664992                       # Number of bytes of host memory used
host_seconds                                   508.78                       # Real time elapsed on the host
sim_insts                                   249161758                       # Number of instructions simulated
sim_ops                                     406343090                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         6291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6314624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5133888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5133888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            98311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               98666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         80217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80217                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11865089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11907934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9681336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9681336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9681336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11865089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21589270                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118034006                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915293                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2737                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           497                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   335229914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1060574234                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   249161758                       # Number of instructions committed
system.cpu.committedOps                     406343090                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403870626                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353246                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403870626                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631567                       # number of times the integer registers were read
system.cpu.num_int_register_writes          351334408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131753                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496773                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949293                       # number of memory refs
system.cpu.num_load_insts                   118034001                       # Number of load instructions
system.cpu.num_store_insts                   31915292                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1060574234                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316577                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 251172933     61.81%     62.00% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.00% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.05%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  406343090                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.626156                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.870131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.626156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300250699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300250699                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117715172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117715172                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31760761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31760761                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     149475933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149475933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    149475933                       # number of overall hits
system.cpu.dcache.overall_hits::total       149475933                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       318834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318834                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       154532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       154532                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       473366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         473366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       473366                       # number of overall misses
system.cpu.dcache.overall_misses::total        473366                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  35908525000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  35908525000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9602115000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9602115000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  45510640000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45510640000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  45510640000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45510640000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118034006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004842                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003157                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003157                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 112624.516206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112624.516206                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62136.741905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62136.741905                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96142.604243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96142.604243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96142.604243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96142.604243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       321140                       # number of writebacks
system.cpu.dcache.writebacks::total            321140                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318834                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       154532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154532                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       473366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       473366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       473366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       473366                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  35589691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35589691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9447583000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9447583000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  45037274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45037274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  45037274000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45037274000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003157                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 111624.516206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 111624.516206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61136.741905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61136.741905                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 95142.604243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95142.604243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 95142.604243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95142.604243                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351589                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.455126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           335229914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          944309.616901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.455126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         670460183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        670460183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    335229559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       335229559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     335229559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        335229559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    335229559                       # number of overall hits
system.cpu.icache.overall_hits::total       335229559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70990000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70990000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70990000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70990000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70990000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    335229914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    335229914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    335229914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    335229914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    335229914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 199971.830986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 199971.830986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 199971.830986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 199971.830986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 199971.830986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 199971.830986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70635000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70635000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70635000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70635000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 198971.830986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 198971.830986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 198971.830986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 198971.830986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 198971.830986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 198971.830986                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.014132                       # Cycle average of tags in use
system.l2.tags.total_refs                      825356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.316961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.952728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.924558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2040.136846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997565                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6851677                       # Number of tag accesses
system.l2.tags.data_accesses                  6851677                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       321140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           321140                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            121265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               121265                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1453                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         102232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102232                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                103685                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103685                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               103685                       # number of overall hits
system.l2.overall_hits::total                  103685                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            31814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31814                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       216602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216602                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              248416                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248771                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             248416                       # number of overall misses
system.l2.overall_misses::total                248771                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   7927246000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7927246000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     70101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70101000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  34038003500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34038003500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      70101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   41965249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42035350500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     70101000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  41965249500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42035350500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       321140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       321140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        121265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121265                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            352101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           352101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352456                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956323                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.679357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679357                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705821                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705821                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 249174.765826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 249174.765826                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 197467.605634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 197467.605634                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 157145.379544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 157145.379544                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 197467.605634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 168931.347015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168972.068690                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 197467.605634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 168931.347015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168972.068690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               239561                       # number of writebacks
system.l2.writebacks::total                    239561                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        31814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31814                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       216602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216602                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         248416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        248416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248771                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   7609106000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7609106000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31871983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31871983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  39481089500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39547640500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  39481089500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39547640500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.679357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679357                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705821                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 239174.765826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 239174.765826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 187467.605634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 187467.605634                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 147145.379544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 147145.379544                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 187467.605634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 158931.347015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 158972.068690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 187467.605634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 158931.347015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 158972.068690                       # average overall mshr miss latency
system.l2.replacements                         246781                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15872.644794                       # Cycle average of tags in use
system.l3.tags.total_refs                      495097                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    104357                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.744262                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      509.276717                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         11.465731                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15351.902347                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.031084                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000700                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.937006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.968789                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    599580                       # Number of tag accesses
system.l3.tags.data_accesses                   599580                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       239561                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           239561                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                334                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   334                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         149771                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            149771                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                150105                       # number of demand (read+write) hits
system.l3.demand_hits::total                   150105                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               150105                       # number of overall hits
system.l3.overall_hits::total                  150105                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31480                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31480                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        66831                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           67186                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               98311                       # number of demand (read+write) misses
system.l3.demand_misses::total                  98666                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              98311                       # number of overall misses
system.l3.overall_misses::total                 98666                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   7255645000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7255645000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     62646000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  27909386498                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  27972032498                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      62646000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   35165031498                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      35227677498                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     62646000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  35165031498                       # number of overall miss cycles
system.l3.overall_miss_latency::total     35227677498                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       239561                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       239561                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       216602                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        216957                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            248416                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               248771                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           248416                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              248771                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989501                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989501                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.308543                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.309674                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.395751                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.396614                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.395751                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.396614                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 230484.275731                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 230484.275731                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 176467.605634                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 417611.385405                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 416337.220522                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 176467.605634                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 357691.728270                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 357039.684369                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 176467.605634                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 357691.728270                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 357039.684369                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                80217                       # number of writebacks
system.l3.writebacks::total                     80217                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          126                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        31480                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31480                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        66831                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        67186                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          98311                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             98666                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         98311                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            98666                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   6940845000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6940845000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     59096000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  27241076498                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  27300172498                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     59096000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  34181921498                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  34241017498                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     59096000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  34181921498                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  34241017498                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989501                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989501                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.308543                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.309674                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.395751                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.396614                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.395751                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.396614                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 220484.275731                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 220484.275731                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 166467.605634                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 407611.385405                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 406337.220522                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 166467.605634                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 347691.728270                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 347039.684369                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 166467.605634                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 347691.728270                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 347039.684369                       # average overall mshr miss latency
system.l3.replacements                          87973                       # number of replacements
system.membus.snoop_filter.tot_requests        182815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        84149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67186                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80217                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1780                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31480                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67186                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       279329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       279329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 279329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11448512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11448512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11448512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98666                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98666                       # Request fanout histogram
system.membus.reqLayer2.occupancy           503686000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493332500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       825356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       472900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2273                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2273                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       560701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43771                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          121265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         121265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1298321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1299077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43087424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43113088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          252883                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15331904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           726604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 724331     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2273      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             726604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          733864000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         588784000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       495226                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       246452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           6102                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         6102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 530287117000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            216957                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       319778                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14647                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       216957                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       743994                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     31253248                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           87973                       # Total snoops (count)
system.tol3bus.snoopTraffic                   5133888                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           336747                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.018120                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.133387                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 330645     98.19%     98.19% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6102      1.81%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             336747                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          487175497                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         373156501                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
