Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:57:00 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 464
SB_DFFE => 25
SB_DFFESR => 9
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 981
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1686, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx2/r_SM_Main_2, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/n4315, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.930  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.975  secs
--------------------------------------------------------------
