# Raghavendra_portfolio
I am Kambhampati Raghavendra, a Design Verification Engineer trained in SystemVerilog, UVM, and various AMBA protocols like APB, AHB, AXI, and I2C. My expertise is building scalable verification environments using industry-standard methodologies and tools like QuestaSim, VCS, GVIM, and BCompare.
