
main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080000c4 l    d  .text	00000000 .text
20000000 l    d  .data	00000000 .data
20000018 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    df *ABS*	00000000 ccTRnViy.o
f108f85f l       *ABS*	00000000 BootRAM
08001608 l       .text	00000000 LoopCopyDataInit
08001600 l       .text	00000000 CopyDataInit
0800161c l       .text	00000000 LoopFillZerobss
08001616 l       .text	00000000 FillZerobss
0800162e l       .text	00000000 LoopForever
08001648 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 stm32f0xx_exti.c
00000000 l    df *ABS*	00000000 stm32f0xx_gpio.c
00000000 l    df *ABS*	00000000 stm32f0xx_rcc.c
08001658 l     O .text	00000010 APBAHBPrescTable
00000000 l    df *ABS*	00000000 stm32f0xx_spi.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08000c0c l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _divsi3.o
08000d20 l       .text	00000000 .divsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 main.c
20000038 l     O .bss	00000004 TimingDelay
00000000 l    df *ABS*	00000000 system_stm32f0xx.c
00000000 l    df *ABS*	00000000 stm32f0xx_nucleo.c
00000000 l    df *ABS*	00000000 stm32f0xx_it.c
00000000 l    df *ABS*	00000000 Peripheral_Init.c
08001228 l     F .text	00000016 set_nrf24_SPI_CE.part.0
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
0800045c g     F .text	0000001c RCC_HSICmd
080004e4 g     F .text	00000018 RCC_LSEDriveConfig
08000538 g     F .text	00000024 RCC_PLLCmd
080007f4 g     F .text	00000018 RCC_AHBPeriphResetCmd
08000378 g     F .text	00000022 GPIO_PinAFConfig
08000b00 g     F .text	00000004 SPI_SendData8
080008b0 g     F .text	0000000c RCC_ClearITPendingBit
08000348 g     F .text	0000000e GPIO_ReadOutputDataBit
08001648  w    F .text	00000002 TIM1_CC_IRQHandler
08001172 g     F .text	00000002 HardFault_Handler
08001524 g     F .text	00000088 MySPI_Init
08001648  w    F .text	00000002 ADC1_COMP_IRQHandler
08001178 g     F .text	00000008 SysTick_Handler
08000594 g     F .text	0000000c RCC_MCOConfig
08001648  w    F .text	00000002 PVD_IRQHandler
20000014 g     O .data	00000001 SETUP_AW
08000a3c g     F .text	00000014 SPI_TIModeCmd
08000624 g     F .text	00000018 RCC_CECCLKConfig
080016a4 g       .text	00000000 _sidata
08001176 g     F .text	00000002 PendSV_Handler
080008bc g     F .text	00000044 SPI_I2S_DeInit
08001170 g     F .text	00000002 NMI_Handler
20000040 g       .bss	00000000 __exidx_end
08000b68 g     F .text	00000006 SPI_GetCRCPolynomial
08001648  w    F .text	00000002 I2C1_IRQHandler
0800083c g     F .text	00000018 RCC_ITConfig
08000a94 g     F .text	00000020 SPI_BiDirectionalLineConfig
080016a4 g       .text	00000000 _etext
20000018 g       .bss	00000000 _sbss
20000034 g     O .bss	00000001 BlinkSpeed
080005a0 g     F .text	00000014 RCC_SYSCLKConfig
080000c4 g     F .text	00000020 EXTI_DeInit
0800040c g     F .text	0000003c RCC_WaitForHSEStartUp
2000000e g     O .data	00000001 WRITE_COMMAND
20000000 g     O .data	00000004 BUTTON_PORT
08000788 g     F .text	00000024 RCC_BackupResetCmd
08000ef8 g     F .text	0000008c memcpy
08000b18 g     F .text	00000014 SPI_CRCLengthConfig
08000570 g     F .text	00000024 RCC_ClockSecuritySystemCmd
08000888 g     F .text	00000014 RCC_ClearFlag
20000012 g     O .data	00000001 RX_ADDR_P0
080003fc g     F .text	00000010 RCC_HSEConfig
08000c0c g     F .text	0000010a .hidden __udivsi3
08000b2c g     F .text	00000020 SPI_CalculateCRC
08000bdc g     F .text	00000008 SPI_I2S_ClearFlag
080007c4 g     F .text	00000018 RCC_APB2PeriphClockCmd
08000254 g     F .text	000000a8 GPIO_Init
08000518 g     F .text	00000020 RCC_PLLConfig
080005f0 g     F .text	00000034 RCC_ADCCLKConfig
080015ac g     F .text	0000004c NRF24L01p_Init
20000000 g       .data	00000000 _sdata
08001648  w    F .text	00000002 SPI1_IRQHandler
08000374 g     F .text	00000004 GPIO_Write
08001648  w    F .text	00000002 TIM6_DAC_IRQHandler
08000358 g     F .text	00000006 GPIO_ReadOutputData
08001270 g     F .text	00000040 nrf24_write_register
080004c4 g     F .text	00000020 RCC_LSEConfig
08000764 g     F .text	00000024 RCC_RTCCLKCmd
080007dc g     F .text	00000018 RCC_APB1PeriphClockCmd
0800089c g     F .text	00000014 RCC_GetITStatus
20000040 g       .bss	00000000 __exidx_start
08000be4 g     F .text	00000028 SPI_I2S_GetITStatus
08000f84 g     F .text	00000048 __libc_init_array
08000bcc g     F .text	0000000e SPI_I2S_GetFlagStatus
080007ac g     F .text	00000018 RCC_AHBPeriphClockCmd
08001648  w    F .text	00000002 EXTI2_3_IRQHandler
2000000c g     O .data	00000001 WRITE_PAYLOAD_NOACK
0800168c g     F .text	00000000 _init
08001648  w    F .text	00000002 I2C2_IRQHandler
08000a50 g     F .text	00000020 I2S_Cmd
08000fcc g     F .text	00000040 System_Clock_Init
080013b0 g     F .text	000000c8 transmitBytesNRF
08000ad8 g     F .text	00000014 SPI_SSOutputCmd
08000a70 g     F .text	00000010 SPI_DataSizeConfig
08001648  w    F .text	00000002 TIM17_IRQHandler
080001a4 g     F .text	0000000c EXTI_ClearITPendingBit
08001648  w    F .text	00000002 RTC_IRQHandler
20000040 g       .bss	00000000 _ebss
080015f8  w    F .text	00000038 Reset_Handler
08000340 g     F .text	00000006 GPIO_ReadInputData
08000854 g     F .text	00000034 RCC_GetFlagStatus
0800130c g     F .text	00000074 nrf24_write_TX_payload
08000360 g     F .text	00000004 GPIO_SetBits
08000168 g     F .text	00000014 EXTI_GetFlagStatus
080005b4 g     F .text	00000010 RCC_GetSYSCLKSource
08000368 g     F .text	0000000c GPIO_WriteBit
08000d20 g     F .text	00000000 .hidden __aeabi_idiv
0800066c g     F .text	000000e8 RCC_GetClocksFreq
08001648  w    F .text	00000002 TIM16_IRQHandler
08000158 g     F .text	00000010 EXTI_GenerateSWInterrupt
20000004 g     O .data	00000004 GPIO_PORT
08001648  w    F .text	00000002 TIM3_IRQHandler
08001648  w    F .text	00000002 RCC_IRQHandler
08001180 g     F .text	0000003c EXTI4_15_IRQHandler
20000018 g       .bss	00000000 _bss
08001648  w    F .text	00000002 DMA1_Channel1_IRQHandler
08001648 g       .text	00000002 Default_Handler
0800017c g     F .text	0000000c EXTI_ClearFlag
08000b84 g     F .text	00000014 SPI_LastDMATransferCmd
08000754 g     F .text	00000010 RCC_RTCCLKConfig
2000003c g     O .bss	00000001 CONFIG
08000aec g     F .text	00000014 SPI_NSSPulseModeCmd
08001648  w    F .text	00000002 CEC_IRQHandler
0800048c g     F .text	0000001c RCC_HSI14Cmd
08001648  w    F .text	00000002 TIM14_IRQHandler
08001648  w    F .text	00000002 DMA1_Channel4_5_IRQHandler
080000e4 g     F .text	00000064 EXTI_Init
20000015 g     O .data	00000001 ENAA
08000ab4 g     F .text	00000024 SPI_NSSInternalSoftwareConfig
20000010 g     O .data	00000001 TX_ADDR
08001510 g     F .text	00000014 test_nrf24_connection
08000364 g     F .text	00000004 GPIO_ResetBits
08000b4c g     F .text	0000000c SPI_TransmitCRC
08001648  w    F .text	00000002 TIM15_IRQHandler
08001648  w    F .text	00000002 EXTI0_1_IRQHandler
08000ef4  w    F .text	00000002 .hidden __aeabi_ldiv0
080004a8 g     F .text	0000001c RCC_HSI14ADCRequestCmd
2000000b g     O .data	00000001 STATUS_REG
08000970 g     F .text	0000000e I2S_StructInit
08000188 g     F .text	0000001c EXTI_GetITStatus
08001648  w    F .text	00000002 SPI2_IRQHandler
2000000f g     O .data	00000001 FEATURE
08000b10 g     F .text	00000006 SPI_I2S_ReceiveData16
08000448 g     F .text	00000014 RCC_AdjustHSICalibrationValue
08001024 g     F .text	00000058 main
08000c0c g     F .text	00000000 .hidden __aeabi_uidiv
08001174 g     F .text	00000002 SVC_Handler
08000b70 g     F .text	00000012 SPI_I2S_DMACmd
08000148 g     F .text	0000000e EXTI_StructInit
08000d20 g     F .text	000001cc .hidden __divsi3
08001240 g     F .text	00000030 set_nrf24_SPI_CSN
080012b0 g     F .text	0000005c nrf24_multiwrite_register
08000a28 g     F .text	00000014 SPI_Cmd
08001478 g     F .text	00000098 transmit
08001090 g     F .text	000000b4 SystemInit
08000b04 g     F .text	00000004 SPI_I2S_SendData16
08000478 g     F .text	00000014 RCC_AdjustHSI14CalibrationValue
080001b0 g     F .text	000000a4 GPIO_DeInit
08001698 g     F .text	00000000 _fini
0800039c g     F .text	00000060 RCC_DeInit
080011bc g     F .text	0000006c delay_microseconds
08001648  w    F .text	00000002 TS_IRQHandler
08001648  w    F .text	00000002 WWDG_IRQHandler
08000824 g     F .text	00000018 RCC_APB1PeriphResetCmd
20000000 g       .data	00000000 _data
0800055c g     F .text	00000014 RCC_PREDIV1Config
0800100c g     F .text	00000018 Delay
08001158 g     F .text	00000018 STM_EVAL_PBGetState
08001648  w    F .text	00000002 TIM2_IRQHandler
20000009 g     O .data	00000001 ACK
080002fc g     F .text	00000010 GPIO_StructInit
08001648  w    F .text	00000002 DMA1_Channel2_3_IRQHandler
08001144 g     F .text	00000014 STM_EVAL_LEDToggle
20000013 g     O .data	00000001 RF_SETUP
20002000 g       *ABS*	00000000 _estack
08000d18 g     F .text	00000008 .hidden __aeabi_uidivmod
08000b58 g     F .text	00000010 SPI_GetCRC
20000018 g       .data	00000000 _edata
20000011 g     O .data	00000001 RX_PW_P0
08000a80 g     F .text	00000014 SPI_RxFIFOThresholdConfig
08001648  w    F .text	00000002 USART2_IRQHandler
08000000 g     O .isr_vector	00000000 g_pfnVectors
08000b98 g     F .text	0000001c SPI_I2S_ITConfig
20000018 g     O .bss	0000001c RCC_Clocks
08000654 g     F .text	00000018 RCC_USARTCLKConfig
0800107c g     F .text	00000014 TimingDelay_Decrement
08000ef4  w    F .text	00000002 .hidden __aeabi_idiv0
0800063c g     F .text	00000018 RCC_I2CCLKConfig
080005d8 g     F .text	00000018 RCC_PCLKConfig
08001648  w    F .text	00000002 FLASH_IRQHandler
20000008 g     O .data	00000001 ADDRESS_LEN
08000bb4 g     F .text	0000000a SPI_GetTransmissionFIFOStatus
2000000d g     O .data	00000001 WRITE_PAYLOAD_COMMAND
0800030c g     F .text	00000024 GPIO_PinLockConfig
08001648  w    F .text	00000002 USART1_IRQHandler
080004fc g     F .text	0000001c RCC_LSICmd
0800080c g     F .text	00000018 RCC_APB2PeriphResetCmd
08000bc0 g     F .text	0000000a SPI_GetReceptionFIFOStatus
08001648  w    F .text	00000002 TIM1_BRK_UP_TRG_COM_IRQHandler
08000900 g     F .text	0000001c SPI_StructInit
0800091c g     F .text	00000054 SPI_Init
08000b08 g     F .text	00000006 SPI_ReceiveData8
08000eec g     F .text	00000008 .hidden __aeabi_idivmod
08000330 g     F .text	0000000e GPIO_ReadInputDataBit
2000000a g     O .data	00000001 FLUSH_TX
08000980 g     F .text	000000a8 I2S_Init
080005c4 g     F .text	00000014 RCC_HCLKConfig
08001380 g     F .text	00000030 nrf24_clear_TX



Disassembly of section .text:

080000c4 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x0F940000;
 80000c4:	4b04      	ldr	r3, [pc, #16]	@ (80000d8 <EXTI_DeInit+0x14>)
 80000c6:	4a05      	ldr	r2, [pc, #20]	@ (80000dc <EXTI_DeInit+0x18>)
 80000c8:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80000ca:	2200      	movs	r2, #0
 80000cc:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 80000ce:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 80000d0:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x006BFFFF;
 80000d2:	4a03      	ldr	r2, [pc, #12]	@ (80000e0 <EXTI_DeInit+0x1c>)
 80000d4:	615a      	str	r2, [r3, #20]
}
 80000d6:	4770      	bx	lr
 80000d8:	40010400 	.word	0x40010400
 80000dc:	0f940000 	.word	0x0f940000
 80000e0:	006bffff 	.word	0x006bffff

080000e4 <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;

    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e4:	4b17      	ldr	r3, [pc, #92]	@ (8000144 <EXTI_Init+0x60>)
{
 80000e6:	b530      	push	{r4, r5, lr}
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e8:	469c      	mov	ip, r3
 80000ea:	7902      	ldrb	r2, [r0, #4]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000ec:	6804      	ldr	r4, [r0, #0]
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000ee:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f0:	43e1      	mvns	r1, r4
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000f2:	4462      	add	r2, ip
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000f4:	2b00      	cmp	r3, #0
 80000f6:	d01a      	beq.n	800012e <EXTI_Init+0x4a>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f8:	4663      	mov	r3, ip
 80000fa:	681d      	ldr	r5, [r3, #0]
 80000fc:	400d      	ands	r5, r1
 80000fe:	601d      	str	r5, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000100:	685d      	ldr	r5, [r3, #4]
 8000102:	4029      	ands	r1, r5
 8000104:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000106:	6811      	ldr	r1, [r2, #0]
 8000108:	4321      	orrs	r1, r4
 800010a:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800010c:	6899      	ldr	r1, [r3, #8]
 800010e:	6802      	ldr	r2, [r0, #0]
 8000110:	4391      	bics	r1, r2
 8000112:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000114:	68d9      	ldr	r1, [r3, #12]
 8000116:	4391      	bics	r1, r2
 8000118:	60d9      	str	r1, [r3, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800011a:	7941      	ldrb	r1, [r0, #5]
 800011c:	2910      	cmp	r1, #16
 800011e:	d00a      	beq.n	8000136 <EXTI_Init+0x52>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000120:	4b08      	ldr	r3, [pc, #32]	@ (8000144 <EXTI_Init+0x60>)
 8000122:	469c      	mov	ip, r3
 8000124:	4461      	add	r1, ip

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000126:	680b      	ldr	r3, [r1, #0]
 8000128:	431a      	orrs	r2, r3
 800012a:	600a      	str	r2, [r1, #0]
 800012c:	e002      	b.n	8000134 <EXTI_Init+0x50>
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800012e:	6813      	ldr	r3, [r2, #0]
 8000130:	4019      	ands	r1, r3
 8000132:	6011      	str	r1, [r2, #0]
  }
}
 8000134:	bd30      	pop	{r4, r5, pc}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000136:	6899      	ldr	r1, [r3, #8]
 8000138:	4311      	orrs	r1, r2
 800013a:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800013c:	68d9      	ldr	r1, [r3, #12]
 800013e:	430a      	orrs	r2, r1
 8000140:	60da      	str	r2, [r3, #12]
 8000142:	e7f7      	b.n	8000134 <EXTI_Init+0x50>
 8000144:	40010400 	.word	0x40010400

08000148 <EXTI_StructInit>:
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000148:	22c0      	movs	r2, #192	@ 0xc0
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014a:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800014c:	0112      	lsls	r2, r2, #4
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014e:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000150:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8000152:	7183      	strb	r3, [r0, #6]
}
 8000154:	4770      	bx	lr
 8000156:	46c0      	nop			@ (mov r8, r8)

08000158 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->SWIER |= EXTI_Line;
 8000158:	4a02      	ldr	r2, [pc, #8]	@ (8000164 <EXTI_GenerateSWInterrupt+0xc>)
 800015a:	6913      	ldr	r3, [r2, #16]
 800015c:	4303      	orrs	r3, r0
 800015e:	6113      	str	r3, [r2, #16]
}
 8000160:	4770      	bx	lr
 8000162:	46c0      	nop			@ (mov r8, r8)
 8000164:	40010400 	.word	0x40010400

08000168 <EXTI_GetFlagStatus>:
{
   FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8000168:	4b03      	ldr	r3, [pc, #12]	@ (8000178 <EXTI_GetFlagStatus+0x10>)
 800016a:	695b      	ldr	r3, [r3, #20]
 800016c:	4018      	ands	r0, r3
 800016e:	1e43      	subs	r3, r0, #1
 8000170:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8000172:	b2c0      	uxtb	r0, r0
}
 8000174:	4770      	bx	lr
 8000176:	46c0      	nop			@ (mov r8, r8)
 8000178:	40010400 	.word	0x40010400

0800017c <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 800017c:	4b01      	ldr	r3, [pc, #4]	@ (8000184 <EXTI_ClearFlag+0x8>)
 800017e:	6158      	str	r0, [r3, #20]
}
 8000180:	4770      	bx	lr
 8000182:	46c0      	nop			@ (mov r8, r8)
 8000184:	40010400 	.word	0x40010400

08000188 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000188:	0003      	movs	r3, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
 800018a:	4a05      	ldr	r2, [pc, #20]	@ (80001a0 <EXTI_GetITStatus+0x18>)
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800018c:	2000      	movs	r0, #0
  enablestatus =  EXTI->IMR & EXTI_Line;
 800018e:	6811      	ldr	r1, [r2, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000190:	6952      	ldr	r2, [r2, #20]
 8000192:	4213      	tst	r3, r2
 8000194:	d003      	beq.n	800019e <EXTI_GetITStatus+0x16>
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000196:	400b      	ands	r3, r1
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000198:	1e5a      	subs	r2, r3, #1
 800019a:	4193      	sbcs	r3, r2
 800019c:	b2d8      	uxtb	r0, r3
  }
  return bitstatus;
  
}
 800019e:	4770      	bx	lr
 80001a0:	40010400 	.word	0x40010400

080001a4 <EXTI_ClearITPendingBit>:
  * @brief  Clears the EXTI's line pending bits.
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
 80001a4:	4b01      	ldr	r3, [pc, #4]	@ (80001ac <EXTI_ClearITPendingBit+0x8>)
 80001a6:	6158      	str	r0, [r3, #20]
 80001a8:	4770      	bx	lr
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	40010400 	.word	0x40010400

080001b0 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if(GPIOx == GPIOA)
 80001b0:	2390      	movs	r3, #144	@ 0x90
{
 80001b2:	b510      	push	{r4, lr}
  if(GPIOx == GPIOA)
 80001b4:	05db      	lsls	r3, r3, #23
 80001b6:	4298      	cmp	r0, r3
 80001b8:	d017      	beq.n	80001ea <GPIO_DeInit+0x3a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
  }
  else if(GPIOx == GPIOB)
 80001ba:	4b22      	ldr	r3, [pc, #136]	@ (8000244 <GPIO_DeInit+0x94>)
 80001bc:	4298      	cmp	r0, r3
 80001be:	d01f      	beq.n	8000200 <GPIO_DeInit+0x50>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
  }
  else if(GPIOx == GPIOC)
 80001c0:	4b21      	ldr	r3, [pc, #132]	@ (8000248 <GPIO_DeInit+0x98>)
 80001c2:	4298      	cmp	r0, r3
 80001c4:	d027      	beq.n	8000216 <GPIO_DeInit+0x66>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
  }
  else if(GPIOx == GPIOD)
 80001c6:	4b21      	ldr	r3, [pc, #132]	@ (800024c <GPIO_DeInit+0x9c>)
 80001c8:	4298      	cmp	r0, r3
 80001ca:	d003      	beq.n	80001d4 <GPIO_DeInit+0x24>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
  }
  else
  {
    if(GPIOx == GPIOF)
 80001cc:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <GPIO_DeInit+0xa0>)
 80001ce:	4298      	cmp	r0, r3
 80001d0:	d02c      	beq.n	800022c <GPIO_DeInit+0x7c>
    {
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
    }
  }
}
 80001d2:	bd10      	pop	{r4, pc}
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 80001d4:	2080      	movs	r0, #128	@ 0x80
 80001d6:	2101      	movs	r1, #1
 80001d8:	0340      	lsls	r0, r0, #13
 80001da:	f000 fb0b 	bl	80007f4 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 80001de:	2080      	movs	r0, #128	@ 0x80
 80001e0:	2100      	movs	r1, #0
 80001e2:	0340      	lsls	r0, r0, #13
 80001e4:	f000 fb06 	bl	80007f4 <RCC_AHBPeriphResetCmd>
 80001e8:	e7f3      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80001ea:	2080      	movs	r0, #128	@ 0x80
 80001ec:	2101      	movs	r1, #1
 80001ee:	0280      	lsls	r0, r0, #10
 80001f0:	f000 fb00 	bl	80007f4 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 80001f4:	2080      	movs	r0, #128	@ 0x80
 80001f6:	2100      	movs	r1, #0
 80001f8:	0280      	lsls	r0, r0, #10
 80001fa:	f000 fafb 	bl	80007f4 <RCC_AHBPeriphResetCmd>
 80001fe:	e7e8      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000200:	2080      	movs	r0, #128	@ 0x80
 8000202:	2101      	movs	r1, #1
 8000204:	02c0      	lsls	r0, r0, #11
 8000206:	f000 faf5 	bl	80007f4 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 800020a:	2080      	movs	r0, #128	@ 0x80
 800020c:	2100      	movs	r1, #0
 800020e:	02c0      	lsls	r0, r0, #11
 8000210:	f000 faf0 	bl	80007f4 <RCC_AHBPeriphResetCmd>
 8000214:	e7dd      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8000216:	2080      	movs	r0, #128	@ 0x80
 8000218:	2101      	movs	r1, #1
 800021a:	0300      	lsls	r0, r0, #12
 800021c:	f000 faea 	bl	80007f4 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 8000220:	2080      	movs	r0, #128	@ 0x80
 8000222:	2100      	movs	r1, #0
 8000224:	0300      	lsls	r0, r0, #12
 8000226:	f000 fae5 	bl	80007f4 <RCC_AHBPeriphResetCmd>
 800022a:	e7d2      	b.n	80001d2 <GPIO_DeInit+0x22>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 800022c:	2080      	movs	r0, #128	@ 0x80
 800022e:	2101      	movs	r1, #1
 8000230:	03c0      	lsls	r0, r0, #15
 8000232:	f000 fadf 	bl	80007f4 <RCC_AHBPeriphResetCmd>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 8000236:	2080      	movs	r0, #128	@ 0x80
 8000238:	2100      	movs	r1, #0
 800023a:	03c0      	lsls	r0, r0, #15
 800023c:	f000 fada 	bl	80007f4 <RCC_AHBPeriphResetCmd>
}
 8000240:	e7c7      	b.n	80001d2 <GPIO_DeInit+0x22>
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	48000400 	.word	0x48000400
 8000248:	48000800 	.word	0x48000800
 800024c:	48000c00 	.word	0x48000c00
 8000250:	48001400 	.word	0x48001400

08000254 <GPIO_Init>:
  * @note   The configured pins can be: GPIO_Pin_0 to GPIO_Pin_15 for GPIOA, GPIOB and GPIOC,
  *         GPIO_Pin_0 to GPIO_Pin_2 for GPIOD, GPIO_Pin_0 to GPIO_Pin_3 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000256:	46de      	mov	lr, fp
 8000258:	4645      	mov	r5, r8
 800025a:	4657      	mov	r7, sl
 800025c:	464e      	mov	r6, r9

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 800025e:	2401      	movs	r4, #1
{
 8000260:	b5e0      	push	{r5, r6, r7, lr}

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000262:	680b      	ldr	r3, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 8000264:	46a3      	mov	fp, r4
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000266:	3402      	adds	r4, #2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000268:	469c      	mov	ip, r3
 800026a:	2200      	movs	r2, #0
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800026c:	2300      	movs	r3, #0
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800026e:	46a0      	mov	r8, r4
{
 8000270:	b083      	sub	sp, #12
 8000272:	e003      	b.n	800027c <GPIO_Init+0x28>
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000274:	3301      	adds	r3, #1
 8000276:	3202      	adds	r2, #2
 8000278:	2b10      	cmp	r3, #16
 800027a:	d038      	beq.n	80002ee <GPIO_Init+0x9a>
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	465c      	mov	r4, fp
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800027e:	4665      	mov	r5, ip
    pos = ((uint32_t)0x01) << pinpos;
 8000280:	409c      	lsls	r4, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000282:	4025      	ands	r5, r4
    if (currentpin == pos)
 8000284:	42ac      	cmp	r4, r5
 8000286:	d1f5      	bne.n	8000274 <GPIO_Init+0x20>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000288:	4646      	mov	r6, r8
 800028a:	4096      	lsls	r6, r2
 800028c:	43f7      	mvns	r7, r6
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800028e:	790d      	ldrb	r5, [r1, #4]
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000290:	9701      	str	r7, [sp, #4]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000292:	1e6e      	subs	r6, r5, #1
 8000294:	2e01      	cmp	r6, #1
 8000296:	d814      	bhi.n	80002c2 <GPIO_Init+0x6e>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000298:	6886      	ldr	r6, [r0, #8]
 800029a:	403e      	ands	r6, r7
 800029c:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800029e:	6886      	ldr	r6, [r0, #8]
 80002a0:	46b2      	mov	sl, r6
 80002a2:	794e      	ldrb	r6, [r1, #5]
 80002a4:	4096      	lsls	r6, r2
 80002a6:	46b1      	mov	r9, r6
 80002a8:	4656      	mov	r6, sl
 80002aa:	464f      	mov	r7, r9
 80002ac:	433e      	orrs	r6, r7
 80002ae:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 80002b0:	8886      	ldrh	r6, [r0, #4]
 80002b2:	43a6      	bics	r6, r4
 80002b4:	8086      	strh	r6, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002b6:	798e      	ldrb	r6, [r1, #6]
 80002b8:	8884      	ldrh	r4, [r0, #4]
 80002ba:	409e      	lsls	r6, r3
 80002bc:	4334      	orrs	r4, r6
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	8084      	strh	r4, [r0, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002c2:	4095      	lsls	r5, r2
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002c4:	6804      	ldr	r4, [r0, #0]
 80002c6:	9e01      	ldr	r6, [sp, #4]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002c8:	3301      	adds	r3, #1
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002ca:	4026      	ands	r6, r4
 80002cc:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ce:	6804      	ldr	r4, [r0, #0]
 80002d0:	4325      	orrs	r5, r4
 80002d2:	6005      	str	r5, [r0, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002d4:	4645      	mov	r5, r8
 80002d6:	4095      	lsls	r5, r2
 80002d8:	68c4      	ldr	r4, [r0, #12]
 80002da:	43ac      	bics	r4, r5
 80002dc:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002de:	79cc      	ldrb	r4, [r1, #7]
 80002e0:	68c5      	ldr	r5, [r0, #12]
 80002e2:	4094      	lsls	r4, r2
 80002e4:	432c      	orrs	r4, r5
 80002e6:	60c4      	str	r4, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002e8:	3202      	adds	r2, #2
 80002ea:	2b10      	cmp	r3, #16
 80002ec:	d1c6      	bne.n	800027c <GPIO_Init+0x28>
    }
  }
}
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002fc <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80002fc:	4b02      	ldr	r3, [pc, #8]	@ (8000308 <GPIO_StructInit+0xc>)
 80002fe:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000300:	2380      	movs	r3, #128	@ 0x80
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	6043      	str	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 8000306:	4770      	bx	lr
 8000308:	0000ffff 	.word	0x0000ffff

0800030c <GPIO_PinLockConfig>:
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t tmp = 0x00010000;
 800030c:	2380      	movs	r3, #128	@ 0x80
{
 800030e:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000310:	025b      	lsls	r3, r3, #9
 8000312:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000314:	9b01      	ldr	r3, [sp, #4]
 8000316:	430b      	orrs	r3, r1
 8000318:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800031a:	9b01      	ldr	r3, [sp, #4]
 800031c:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800031e:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000320:	9b01      	ldr	r3, [sp, #4]
 8000322:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000324:	69c3      	ldr	r3, [r0, #28]
 8000326:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000328:	69c3      	ldr	r3, [r0, #28]
 800032a:	9301      	str	r3, [sp, #4]
}
 800032c:	b002      	add	sp, #8
 800032e:	4770      	bx	lr

08000330 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000330:	8a03      	ldrh	r3, [r0, #16]
 8000332:	4019      	ands	r1, r3
 8000334:	0008      	movs	r0, r1
 8000336:	1e43      	subs	r3, r0, #1
 8000338:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800033a:	b2c0      	uxtb	r0, r0
}
 800033c:	4770      	bx	lr
 800033e:	46c0      	nop			@ (mov r8, r8)

08000340 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000340:	8a00      	ldrh	r0, [r0, #16]
 8000342:	b280      	uxth	r0, r0
}
 8000344:	4770      	bx	lr
 8000346:	46c0      	nop			@ (mov r8, r8)

08000348 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000348:	8a83      	ldrh	r3, [r0, #20]
 800034a:	4019      	ands	r1, r3
 800034c:	0008      	movs	r0, r1
 800034e:	1e43      	subs	r3, r0, #1
 8000350:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8000352:	b2c0      	uxtb	r0, r0
}
 8000354:	4770      	bx	lr
 8000356:	46c0      	nop			@ (mov r8, r8)

08000358 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000358:	8a80      	ldrh	r0, [r0, #20]
 800035a:	b280      	uxth	r0, r0
}
 800035c:	4770      	bx	lr
 800035e:	46c0      	nop			@ (mov r8, r8)

08000360 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8000360:	6181      	str	r1, [r0, #24]
}
 8000362:	4770      	bx	lr

08000364 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8000364:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000366:	4770      	bx	lr

08000368 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000368:	2a00      	cmp	r2, #0
 800036a:	d001      	beq.n	8000370 <GPIO_WriteBit+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800036c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800036e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000370:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000372:	e7fc      	b.n	800036e <GPIO_WriteBit+0x6>

08000374 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000374:	8281      	strh	r1, [r0, #20]
}
 8000376:	4770      	bx	lr

08000378 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000378:	2307      	movs	r3, #7
{
 800037a:	b510      	push	{r4, lr}
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037c:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037e:	400b      	ands	r3, r1
 8000380:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000382:	409c      	lsls	r4, r3
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000384:	409a      	lsls	r2, r3
 8000386:	08c9      	lsrs	r1, r1, #3
 8000388:	0089      	lsls	r1, r1, #2
 800038a:	1840      	adds	r0, r0, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800038c:	6a01      	ldr	r1, [r0, #32]
 800038e:	43a1      	bics	r1, r4
 8000390:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000392:	6a01      	ldr	r1, [r0, #32]
 8000394:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000396:	6202      	str	r2, [r0, #32]
}
 8000398:	bd10      	pop	{r4, pc}
 800039a:	46c0      	nop			@ (mov r8, r8)

0800039c <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800039c:	2101      	movs	r1, #1
 800039e:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <RCC_DeInit+0x48>)

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80003a0:	4811      	ldr	r0, [pc, #68]	@ (80003e8 <RCC_DeInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 80003a2:	681a      	ldr	r2, [r3, #0]
 80003a4:	430a      	orrs	r2, r1
 80003a6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80003a8:	685a      	ldr	r2, [r3, #4]
 80003aa:	4002      	ands	r2, r0
 80003ac:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80003ae:	681a      	ldr	r2, [r3, #0]
 80003b0:	480e      	ldr	r0, [pc, #56]	@ (80003ec <RCC_DeInit+0x50>)
 80003b2:	4002      	ands	r2, r0
 80003b4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	480d      	ldr	r0, [pc, #52]	@ (80003f0 <RCC_DeInit+0x54>)
 80003ba:	4002      	ands	r2, r0
 80003bc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80003be:	685a      	ldr	r2, [r3, #4]
 80003c0:	480c      	ldr	r0, [pc, #48]	@ (80003f4 <RCC_DeInit+0x58>)
 80003c2:	4002      	ands	r2, r0

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80003c4:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80003c6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80003c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003ca:	4382      	bics	r2, r0
 80003cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 80003ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003d0:	4809      	ldr	r0, [pc, #36]	@ (80003f8 <RCC_DeInit+0x5c>)
 80003d2:	4002      	ands	r2, r0
 80003d4:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80003d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003d8:	438a      	bics	r2, r1
 80003da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
}
 80003e0:	4770      	bx	lr
 80003e2:	46c0      	nop			@ (mov r8, r8)
 80003e4:	40021000 	.word	0x40021000
 80003e8:	f8ffb80c 	.word	0xf8ffb80c
 80003ec:	fef6ffff 	.word	0xfef6ffff
 80003f0:	fffbffff 	.word	0xfffbffff
 80003f4:	ffc0ffff 	.word	0xffc0ffff
 80003f8:	fffffeac 	.word	0xfffffeac

080003fc <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 80003fc:	2200      	movs	r2, #0
 80003fe:	4b02      	ldr	r3, [pc, #8]	@ (8000408 <RCC_HSEConfig+0xc>)
 8000400:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 8000402:	7018      	strb	r0, [r3, #0]

}
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)
 8000408:	40021002 	.word	0x40021002

0800040c <RCC_WaitForHSEStartUp>:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 800040c:	2300      	movs	r3, #0
  }    

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800040e:	2280      	movs	r2, #128	@ 0x80
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000410:	20a0      	movs	r0, #160	@ 0xa0
{
 8000412:	b082      	sub	sp, #8
    statusreg = RCC->CR;
 8000414:	490b      	ldr	r1, [pc, #44]	@ (8000444 <RCC_WaitForHSEStartUp+0x38>)
  __IO uint32_t StartUpCounter = 0;
 8000416:	9301      	str	r3, [sp, #4]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000418:	0292      	lsls	r2, r2, #10
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800041a:	00c0      	lsls	r0, r0, #3
    statusreg = RCC->CR;
 800041c:	680b      	ldr	r3, [r1, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800041e:	4213      	tst	r3, r2
 8000420:	d009      	beq.n	8000436 <RCC_WaitForHSEStartUp+0x2a>
    StartUpCounter++;  
 8000422:	9b01      	ldr	r3, [sp, #4]
 8000424:	3301      	adds	r3, #1
 8000426:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000428:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CR;
 800042a:	4b06      	ldr	r3, [pc, #24]	@ (8000444 <RCC_WaitForHSEStartUp+0x38>)
 800042c:	6818      	ldr	r0, [r3, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800042e:	0380      	lsls	r0, r0, #14
  return (status);
 8000430:	0fc0      	lsrs	r0, r0, #31
}
 8000432:	b002      	add	sp, #8
 8000434:	4770      	bx	lr
    StartUpCounter++;  
 8000436:	9b01      	ldr	r3, [sp, #4]
 8000438:	3301      	adds	r3, #1
 800043a:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	4283      	cmp	r3, r0
 8000440:	d1ec      	bne.n	800041c <RCC_WaitForHSEStartUp+0x10>
 8000442:	e7f2      	b.n	800042a <RCC_WaitForHSEStartUp+0x1e>
 8000444:	40021000 	.word	0x40021000

08000448 <RCC_AdjustHSICalibrationValue>:
  tmpreg &= ~RCC_CR_HSITRIM;
 8000448:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR;
 800044a:	4a03      	ldr	r2, [pc, #12]	@ (8000458 <RCC_AdjustHSICalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800044c:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR;
 800044e:	6813      	ldr	r3, [r2, #0]
  tmpreg &= ~RCC_CR_HSITRIM;
 8000450:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000452:	4318      	orrs	r0, r3
  RCC->CR = tmpreg;
 8000454:	6010      	str	r0, [r2, #0]
}
 8000456:	4770      	bx	lr
 8000458:	40021000 	.word	0x40021000

0800045c <RCC_HSICmd>:
    RCC->CR |= RCC_CR_HSION;
 800045c:	4a05      	ldr	r2, [pc, #20]	@ (8000474 <RCC_HSICmd+0x18>)
 800045e:	2101      	movs	r1, #1
 8000460:	6813      	ldr	r3, [r2, #0]
  if (NewState != DISABLE)
 8000462:	2800      	cmp	r0, #0
 8000464:	d002      	beq.n	800046c <RCC_HSICmd+0x10>
    RCC->CR |= RCC_CR_HSION;
 8000466:	430b      	orrs	r3, r1
 8000468:	6013      	str	r3, [r2, #0]
}
 800046a:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_HSION;
 800046c:	438b      	bics	r3, r1
 800046e:	6013      	str	r3, [r2, #0]
}
 8000470:	e7fb      	b.n	800046a <RCC_HSICmd+0xe>
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	40021000 	.word	0x40021000

08000478 <RCC_AdjustHSI14CalibrationValue>:
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000478:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR2;
 800047a:	4a03      	ldr	r2, [pc, #12]	@ (8000488 <RCC_AdjustHSI14CalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 800047c:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR2;
 800047e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000480:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 8000482:	4318      	orrs	r0, r3
  RCC->CR2 = tmpreg;
 8000484:	6350      	str	r0, [r2, #52]	@ 0x34
}
 8000486:	4770      	bx	lr
 8000488:	40021000 	.word	0x40021000

0800048c <RCC_HSI14Cmd>:
    RCC->CR2 |= RCC_CR2_HSI14ON;
 800048c:	4a05      	ldr	r2, [pc, #20]	@ (80004a4 <RCC_HSI14Cmd+0x18>)
 800048e:	2101      	movs	r1, #1
 8000490:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 8000492:	2800      	cmp	r0, #0
 8000494:	d002      	beq.n	800049c <RCC_HSI14Cmd+0x10>
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000496:	430b      	orrs	r3, r1
 8000498:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800049a:	4770      	bx	lr
    RCC->CR2 &= ~RCC_CR2_HSI14ON;
 800049c:	438b      	bics	r3, r1
 800049e:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80004a0:	e7fb      	b.n	800049a <RCC_HSI14Cmd+0xe>
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	40021000 	.word	0x40021000

080004a8 <RCC_HSI14ADCRequestCmd>:
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 80004a8:	4a05      	ldr	r2, [pc, #20]	@ (80004c0 <RCC_HSI14ADCRequestCmd+0x18>)
 80004aa:	2104      	movs	r1, #4
 80004ac:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d002      	beq.n	80004b8 <RCC_HSI14ADCRequestCmd+0x10>
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 80004b2:	438b      	bics	r3, r1
 80004b4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80004b6:	4770      	bx	lr
    RCC->CR2 |= RCC_CR2_HSI14DIS;
 80004b8:	430b      	orrs	r3, r1
 80004ba:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80004bc:	e7fb      	b.n	80004b6 <RCC_HSI14ADCRequestCmd+0xe>
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	40021000 	.word	0x40021000

080004c4 <RCC_LSEConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEON);
 80004c4:	2101      	movs	r1, #1
 80004c6:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <RCC_LSEConfig+0x1c>)
 80004c8:	6a1a      	ldr	r2, [r3, #32]
 80004ca:	438a      	bics	r2, r1
 80004cc:	621a      	str	r2, [r3, #32]
  RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 80004ce:	6a1a      	ldr	r2, [r3, #32]
 80004d0:	3103      	adds	r1, #3
 80004d2:	438a      	bics	r2, r1
 80004d4:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSE;
 80004d6:	6a1a      	ldr	r2, [r3, #32]
 80004d8:	4302      	orrs	r2, r0
 80004da:	621a      	str	r2, [r3, #32]
}
 80004dc:	4770      	bx	lr
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	40021000 	.word	0x40021000

080004e4 <RCC_LSEDriveConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 80004e4:	2118      	movs	r1, #24
 80004e6:	4b04      	ldr	r3, [pc, #16]	@ (80004f8 <RCC_LSEDriveConfig+0x14>)
 80004e8:	6a1a      	ldr	r2, [r3, #32]
 80004ea:	438a      	bics	r2, r1
 80004ec:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSEDrive;
 80004ee:	6a1a      	ldr	r2, [r3, #32]
 80004f0:	4302      	orrs	r2, r0
 80004f2:	621a      	str	r2, [r3, #32]
}
 80004f4:	4770      	bx	lr
 80004f6:	46c0      	nop			@ (mov r8, r8)
 80004f8:	40021000 	.word	0x40021000

080004fc <RCC_LSICmd>:
    RCC->CSR |= RCC_CSR_LSION;
 80004fc:	4a05      	ldr	r2, [pc, #20]	@ (8000514 <RCC_LSICmd+0x18>)
 80004fe:	2101      	movs	r1, #1
 8000500:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  if (NewState != DISABLE)
 8000502:	2800      	cmp	r0, #0
 8000504:	d002      	beq.n	800050c <RCC_LSICmd+0x10>
    RCC->CSR |= RCC_CSR_LSION;
 8000506:	430b      	orrs	r3, r1
 8000508:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800050a:	4770      	bx	lr
    RCC->CSR &= ~RCC_CSR_LSION;
 800050c:	438b      	bics	r3, r1
 800050e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000510:	e7fb      	b.n	800050a <RCC_LSICmd+0xe>
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	40021000 	.word	0x40021000

08000518 <RCC_PLLConfig>:
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 8000518:	4a05      	ldr	r2, [pc, #20]	@ (8000530 <RCC_PLLConfig+0x18>)
{
 800051a:	b510      	push	{r4, lr}
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 800051c:	6853      	ldr	r3, [r2, #4]
 800051e:	4c05      	ldr	r4, [pc, #20]	@ (8000534 <RCC_PLLConfig+0x1c>)
 8000520:	4023      	ands	r3, r4
 8000522:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 8000524:	6853      	ldr	r3, [r2, #4]
 8000526:	430b      	orrs	r3, r1
 8000528:	4303      	orrs	r3, r0
 800052a:	6053      	str	r3, [r2, #4]
}
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	40021000 	.word	0x40021000
 8000534:	ffc2ffff 	.word	0xffc2ffff

08000538 <RCC_PLLCmd>:
    RCC->CR |= RCC_CR_PLLON;
 8000538:	4a06      	ldr	r2, [pc, #24]	@ (8000554 <RCC_PLLCmd+0x1c>)
  if (NewState != DISABLE)
 800053a:	2800      	cmp	r0, #0
 800053c:	d005      	beq.n	800054a <RCC_PLLCmd+0x12>
    RCC->CR |= RCC_CR_PLLON;
 800053e:	2380      	movs	r3, #128	@ 0x80
 8000540:	6811      	ldr	r1, [r2, #0]
 8000542:	045b      	lsls	r3, r3, #17
 8000544:	430b      	orrs	r3, r1
 8000546:	6013      	str	r3, [r2, #0]
}
 8000548:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_PLLON;
 800054a:	6813      	ldr	r3, [r2, #0]
 800054c:	4902      	ldr	r1, [pc, #8]	@ (8000558 <RCC_PLLCmd+0x20>)
 800054e:	400b      	ands	r3, r1
 8000550:	6013      	str	r3, [r2, #0]
}
 8000552:	e7f9      	b.n	8000548 <RCC_PLLCmd+0x10>
 8000554:	40021000 	.word	0x40021000
 8000558:	feffffff 	.word	0xfeffffff

0800055c <RCC_PREDIV1Config>:
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 800055c:	210f      	movs	r1, #15
  tmpreg = RCC->CFGR2;
 800055e:	4a03      	ldr	r2, [pc, #12]	@ (800056c <RCC_PREDIV1Config+0x10>)
 8000560:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 8000562:	438b      	bics	r3, r1
  tmpreg |= RCC_PREDIV1_Div;
 8000564:	4303      	orrs	r3, r0
  RCC->CFGR2 = tmpreg;
 8000566:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)
 800056c:	40021000 	.word	0x40021000

08000570 <RCC_ClockSecuritySystemCmd>:
    RCC->CR |= RCC_CR_CSSON;
 8000570:	4a06      	ldr	r2, [pc, #24]	@ (800058c <RCC_ClockSecuritySystemCmd+0x1c>)
  if (NewState != DISABLE)
 8000572:	2800      	cmp	r0, #0
 8000574:	d005      	beq.n	8000582 <RCC_ClockSecuritySystemCmd+0x12>
    RCC->CR |= RCC_CR_CSSON;
 8000576:	2380      	movs	r3, #128	@ 0x80
 8000578:	6811      	ldr	r1, [r2, #0]
 800057a:	031b      	lsls	r3, r3, #12
 800057c:	430b      	orrs	r3, r1
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_CSSON;
 8000582:	6813      	ldr	r3, [r2, #0]
 8000584:	4902      	ldr	r1, [pc, #8]	@ (8000590 <RCC_ClockSecuritySystemCmd+0x20>)
 8000586:	400b      	ands	r3, r1
 8000588:	6013      	str	r3, [r2, #0]
}
 800058a:	e7f9      	b.n	8000580 <RCC_ClockSecuritySystemCmd+0x10>
 800058c:	40021000 	.word	0x40021000
 8000590:	fff7ffff 	.word	0xfff7ffff

08000594 <RCC_MCOConfig>:
  *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
 8000594:	4b01      	ldr	r3, [pc, #4]	@ (800059c <RCC_MCOConfig+0x8>)
 8000596:	7018      	strb	r0, [r3, #0]
}
 8000598:	4770      	bx	lr
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	40021007 	.word	0x40021007

080005a0 <RCC_SYSCLKConfig>:
  tmpreg &= ~RCC_CFGR_SW;
 80005a0:	2103      	movs	r1, #3
  tmpreg = RCC->CFGR;
 80005a2:	4a03      	ldr	r2, [pc, #12]	@ (80005b0 <RCC_SYSCLKConfig+0x10>)
 80005a4:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_SW;
 80005a6:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLKSource;
 80005a8:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 80005aa:	6053      	str	r3, [r2, #4]
}
 80005ac:	4770      	bx	lr
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	40021000 	.word	0x40021000

080005b4 <RCC_GetSYSCLKSource>:
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 80005b4:	200c      	movs	r0, #12
 80005b6:	4b02      	ldr	r3, [pc, #8]	@ (80005c0 <RCC_GetSYSCLKSource+0xc>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	4018      	ands	r0, r3
}
 80005bc:	4770      	bx	lr
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	40021000 	.word	0x40021000

080005c4 <RCC_HCLKConfig>:
  tmpreg &= ~RCC_CFGR_HPRE;
 80005c4:	21f0      	movs	r1, #240	@ 0xf0
  tmpreg = RCC->CFGR;
 80005c6:	4a03      	ldr	r2, [pc, #12]	@ (80005d4 <RCC_HCLKConfig+0x10>)
 80005c8:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_HPRE;
 80005ca:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLK;
 80005cc:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 80005ce:	6053      	str	r3, [r2, #4]
}
 80005d0:	4770      	bx	lr
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000

080005d8 <RCC_PCLKConfig>:
  tmpreg = RCC->CFGR;
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <RCC_PCLKConfig+0x10>)
  tmpreg &= ~RCC_CFGR_PPRE;
 80005da:	4904      	ldr	r1, [pc, #16]	@ (80005ec <RCC_PCLKConfig+0x14>)
  tmpreg = RCC->CFGR;
 80005dc:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_PPRE;
 80005de:	400b      	ands	r3, r1
  tmpreg |= RCC_HCLK;
 80005e0:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 80005e2:	6053      	str	r3, [r2, #4]
}
 80005e4:	4770      	bx	lr
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	40021000 	.word	0x40021000
 80005ec:	fffff8ff 	.word	0xfffff8ff

080005f0 <RCC_ADCCLKConfig>:
  RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 80005f0:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <RCC_ADCCLKConfig+0x28>)
 80005f2:	490a      	ldr	r1, [pc, #40]	@ (800061c <RCC_ADCCLKConfig+0x2c>)
 80005f4:	685a      	ldr	r2, [r3, #4]
 80005f6:	400a      	ands	r2, r1
 80005f8:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 80005fa:	6859      	ldr	r1, [r3, #4]
 80005fc:	0402      	lsls	r2, r0, #16
 80005fe:	0c12      	lsrs	r2, r2, #16
 8000600:	430a      	orrs	r2, r1
 8000602:	605a      	str	r2, [r3, #4]
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000604:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000606:	4906      	ldr	r1, [pc, #24]	@ (8000620 <RCC_ADCCLKConfig+0x30>)
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000608:	0c00      	lsrs	r0, r0, #16
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 800060a:	400a      	ands	r2, r1
 800060c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 800060e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000610:	4310      	orrs	r0, r2
 8000612:	6318      	str	r0, [r3, #48]	@ 0x30
}
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	40021000 	.word	0x40021000
 800061c:	ffffbfff 	.word	0xffffbfff
 8000620:	fffffeff 	.word	0xfffffeff

08000624 <RCC_CECCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 8000624:	2140      	movs	r1, #64	@ 0x40
 8000626:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <RCC_CECCLKConfig+0x14>)
 8000628:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800062a:	438a      	bics	r2, r1
 800062c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_CECCLK;
 800062e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000630:	4302      	orrs	r2, r0
 8000632:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000634:	4770      	bx	lr
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <RCC_I2CCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 800063c:	2110      	movs	r1, #16
 800063e:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <RCC_I2CCLKConfig+0x14>)
 8000640:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000642:	438a      	bics	r2, r1
 8000644:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_I2CCLK;
 8000646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000648:	4302      	orrs	r2, r0
 800064a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800064c:	4770      	bx	lr
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	40021000 	.word	0x40021000

08000654 <RCC_USARTCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8000654:	2103      	movs	r1, #3
 8000656:	4b04      	ldr	r3, [pc, #16]	@ (8000668 <RCC_USARTCLKConfig+0x14>)
 8000658:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800065a:	438a      	bics	r2, r1
 800065c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_USARTCLK;
 800065e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000660:	4302      	orrs	r2, r0
 8000662:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000664:	4770      	bx	lr
 8000666:	46c0      	nop			@ (mov r8, r8)
 8000668:	40021000 	.word	0x40021000

0800066c <RCC_GetClocksFreq>:
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800066c:	230c      	movs	r3, #12
 800066e:	4a34      	ldr	r2, [pc, #208]	@ (8000740 <RCC_GetClocksFreq+0xd4>)
{
 8000670:	b570      	push	{r4, r5, r6, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000672:	6851      	ldr	r1, [r2, #4]
{
 8000674:	0004      	movs	r4, r0
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000676:	400b      	ands	r3, r1
  switch (tmp)
 8000678:	2b08      	cmp	r3, #8
 800067a:	d042      	beq.n	8000702 <RCC_GetClocksFreq+0x96>
 800067c:	4831      	ldr	r0, [pc, #196]	@ (8000744 <RCC_GetClocksFreq+0xd8>)
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800067e:	0002      	movs	r2, r0
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000680:	492f      	ldr	r1, [pc, #188]	@ (8000740 <RCC_GetClocksFreq+0xd4>)
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000682:	6020      	str	r0, [r4, #0]
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000684:	684b      	ldr	r3, [r1, #4]
  presc = APBAHBPrescTable[tmp]; 
 8000686:	4d30      	ldr	r5, [pc, #192]	@ (8000748 <RCC_GetClocksFreq+0xdc>)
  tmp = tmp >> 4;
 8000688:	061b      	lsls	r3, r3, #24
 800068a:	0f1b      	lsrs	r3, r3, #28
  presc = APBAHBPrescTable[tmp]; 
 800068c:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800068e:	40da      	lsrs	r2, r3
 8000690:	6062      	str	r2, [r4, #4]
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8000692:	684b      	ldr	r3, [r1, #4]
  tmp = tmp >> 8;
 8000694:	055b      	lsls	r3, r3, #21
 8000696:	0f5b      	lsrs	r3, r3, #29
  presc = APBAHBPrescTable[tmp];
 8000698:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800069a:	40da      	lsrs	r2, r3
 800069c:	60a2      	str	r2, [r4, #8]
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 800069e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80006a0:	05db      	lsls	r3, r3, #23
 80006a2:	d51b      	bpl.n	80006dc <RCC_GetClocksFreq+0x70>
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 80006a4:	6849      	ldr	r1, [r1, #4]
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 80006a6:	0893      	lsrs	r3, r2, #2
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 80006a8:	0449      	lsls	r1, r1, #17
 80006aa:	d528      	bpl.n	80006fe <RCC_GetClocksFreq+0x92>
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 80006ac:	2511      	movs	r5, #17
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 80006ae:	4924      	ldr	r1, [pc, #144]	@ (8000740 <RCC_GetClocksFreq+0xd4>)
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 80006b0:	60e3      	str	r3, [r4, #12]
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 80006b2:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80006b4:	065b      	lsls	r3, r3, #25
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 80006b6:	17db      	asrs	r3, r3, #31
 80006b8:	43ab      	bics	r3, r5
 80006ba:	4d24      	ldr	r5, [pc, #144]	@ (800074c <RCC_GetClocksFreq+0xe0>)
 80006bc:	46ac      	mov	ip, r5
 80006be:	4463      	add	r3, ip
 80006c0:	6123      	str	r3, [r4, #16]
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 80006c2:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80006c4:	0001      	movs	r1, r0
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 80006c6:	06db      	lsls	r3, r3, #27
 80006c8:	d400      	bmi.n	80006cc <RCC_GetClocksFreq+0x60>
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 80006ca:	491e      	ldr	r1, [pc, #120]	@ (8000744 <RCC_GetClocksFreq+0xd8>)
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 80006cc:	2303      	movs	r3, #3
 80006ce:	6161      	str	r1, [r4, #20]
 80006d0:	491b      	ldr	r1, [pc, #108]	@ (8000740 <RCC_GetClocksFreq+0xd4>)
 80006d2:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
 80006d4:	422b      	tst	r3, r5
 80006d6:	d103      	bne.n	80006e0 <RCC_GetClocksFreq+0x74>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 80006d8:	61a2      	str	r2, [r4, #24]
}
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000750 <RCC_GetClocksFreq+0xe4>)
 80006de:	e7e5      	b.n	80006ac <RCC_GetClocksFreq+0x40>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 80006e0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80006e2:	401a      	ands	r2, r3
 80006e4:	2a01      	cmp	r2, #1
 80006e6:	d01c      	beq.n	8000722 <RCC_GetClocksFreq+0xb6>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 80006e8:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80006ea:	401a      	ands	r2, r3
 80006ec:	2a02      	cmp	r2, #2
 80006ee:	d022      	beq.n	8000736 <RCC_GetClocksFreq+0xca>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 80006f0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80006f2:	4013      	ands	r3, r2
 80006f4:	2b03      	cmp	r3, #3
 80006f6:	d1f0      	bne.n	80006da <RCC_GetClocksFreq+0x6e>
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <RCC_GetClocksFreq+0xd8>)
 80006fa:	61a3      	str	r3, [r4, #24]
}
 80006fc:	e7ed      	b.n	80006da <RCC_GetClocksFreq+0x6e>
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 80006fe:	0853      	lsrs	r3, r2, #1
 8000700:	e7d4      	b.n	80006ac <RCC_GetClocksFreq+0x40>
      pllmull = ( pllmull >> 18) + 2;
 8000702:	210f      	movs	r1, #15
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000704:	6850      	ldr	r0, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000706:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000708:	0c80      	lsrs	r0, r0, #18
 800070a:	4008      	ands	r0, r1
 800070c:	1c85      	adds	r5, r0, #2
      if (pllsource == 0x00)
 800070e:	03db      	lsls	r3, r3, #15
 8000710:	d409      	bmi.n	8000726 <RCC_GetClocksFreq+0xba>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000712:	016a      	lsls	r2, r5, #5
 8000714:	1b52      	subs	r2, r2, r5
 8000716:	0193      	lsls	r3, r2, #6
 8000718:	1a9b      	subs	r3, r3, r2
 800071a:	00db      	lsls	r3, r3, #3
 800071c:	195b      	adds	r3, r3, r5
 800071e:	0218      	lsls	r0, r3, #8
 8000720:	e7ad      	b.n	800067e <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000722:	61a0      	str	r0, [r4, #24]
 8000724:	e7d9      	b.n	80006da <RCC_GetClocksFreq+0x6e>
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000726:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000728:	4806      	ldr	r0, [pc, #24]	@ (8000744 <RCC_GetClocksFreq+0xd8>)
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 800072a:	4019      	ands	r1, r3
 800072c:	3101      	adds	r1, #1
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 800072e:	f000 fa6d 	bl	8000c0c <__udivsi3>
 8000732:	4368      	muls	r0, r5
 8000734:	e7a3      	b.n	800067e <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000736:	2380      	movs	r3, #128	@ 0x80
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	61a3      	str	r3, [r4, #24]
 800073c:	e7cd      	b.n	80006da <RCC_GetClocksFreq+0x6e>
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	40021000 	.word	0x40021000
 8000744:	007a1200 	.word	0x007a1200
 8000748:	08001658 	.word	0x08001658
 800074c:	00008012 	.word	0x00008012
 8000750:	00d59f80 	.word	0x00d59f80

08000754 <RCC_RTCCLKConfig>:
  RCC->BDCR |= RCC_RTCCLKSource;
 8000754:	4a02      	ldr	r2, [pc, #8]	@ (8000760 <RCC_RTCCLKConfig+0xc>)
 8000756:	6a13      	ldr	r3, [r2, #32]
 8000758:	4303      	orrs	r3, r0
 800075a:	6213      	str	r3, [r2, #32]
}
 800075c:	4770      	bx	lr
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	40021000 	.word	0x40021000

08000764 <RCC_RTCCLKCmd>:
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000764:	4a06      	ldr	r2, [pc, #24]	@ (8000780 <RCC_RTCCLKCmd+0x1c>)
  if (NewState != DISABLE)
 8000766:	2800      	cmp	r0, #0
 8000768:	d005      	beq.n	8000776 <RCC_RTCCLKCmd+0x12>
    RCC->BDCR |= RCC_BDCR_RTCEN;
 800076a:	2380      	movs	r3, #128	@ 0x80
 800076c:	6a11      	ldr	r1, [r2, #32]
 800076e:	021b      	lsls	r3, r3, #8
 8000770:	430b      	orrs	r3, r1
 8000772:	6213      	str	r3, [r2, #32]
}
 8000774:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_RTCEN;
 8000776:	6a13      	ldr	r3, [r2, #32]
 8000778:	4902      	ldr	r1, [pc, #8]	@ (8000784 <RCC_RTCCLKCmd+0x20>)
 800077a:	400b      	ands	r3, r1
 800077c:	6213      	str	r3, [r2, #32]
}
 800077e:	e7f9      	b.n	8000774 <RCC_RTCCLKCmd+0x10>
 8000780:	40021000 	.word	0x40021000
 8000784:	ffff7fff 	.word	0xffff7fff

08000788 <RCC_BackupResetCmd>:
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000788:	4a06      	ldr	r2, [pc, #24]	@ (80007a4 <RCC_BackupResetCmd+0x1c>)
  if (NewState != DISABLE)
 800078a:	2800      	cmp	r0, #0
 800078c:	d005      	beq.n	800079a <RCC_BackupResetCmd+0x12>
    RCC->BDCR |= RCC_BDCR_BDRST;
 800078e:	2380      	movs	r3, #128	@ 0x80
 8000790:	6a11      	ldr	r1, [r2, #32]
 8000792:	025b      	lsls	r3, r3, #9
 8000794:	430b      	orrs	r3, r1
 8000796:	6213      	str	r3, [r2, #32]
}
 8000798:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_BDRST;
 800079a:	6a13      	ldr	r3, [r2, #32]
 800079c:	4902      	ldr	r1, [pc, #8]	@ (80007a8 <RCC_BackupResetCmd+0x20>)
 800079e:	400b      	ands	r3, r1
 80007a0:	6213      	str	r3, [r2, #32]
}
 80007a2:	e7f9      	b.n	8000798 <RCC_BackupResetCmd+0x10>
 80007a4:	40021000 	.word	0x40021000
 80007a8:	fffeffff 	.word	0xfffeffff

080007ac <RCC_AHBPeriphClockCmd>:
    RCC->AHBENR |= RCC_AHBPeriph;
 80007ac:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <RCC_AHBPeriphClockCmd+0x14>)
 80007ae:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 80007b0:	2900      	cmp	r1, #0
 80007b2:	d002      	beq.n	80007ba <RCC_AHBPeriphClockCmd+0xe>
    RCC->AHBENR |= RCC_AHBPeriph;
 80007b4:	4303      	orrs	r3, r0
 80007b6:	6153      	str	r3, [r2, #20]
}
 80007b8:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80007ba:	4383      	bics	r3, r0
 80007bc:	6153      	str	r3, [r2, #20]
}
 80007be:	e7fb      	b.n	80007b8 <RCC_AHBPeriphClockCmd+0xc>
 80007c0:	40021000 	.word	0x40021000

080007c4 <RCC_APB2PeriphClockCmd>:
    RCC->APB2ENR |= RCC_APB2Periph;
 80007c4:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <RCC_APB2PeriphClockCmd+0x14>)
 80007c6:	6993      	ldr	r3, [r2, #24]
  if (NewState != DISABLE)
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d002      	beq.n	80007d2 <RCC_APB2PeriphClockCmd+0xe>
    RCC->APB2ENR |= RCC_APB2Periph;
 80007cc:	4303      	orrs	r3, r0
 80007ce:	6193      	str	r3, [r2, #24]
}
 80007d0:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80007d2:	4383      	bics	r3, r0
 80007d4:	6193      	str	r3, [r2, #24]
}
 80007d6:	e7fb      	b.n	80007d0 <RCC_APB2PeriphClockCmd+0xc>
 80007d8:	40021000 	.word	0x40021000

080007dc <RCC_APB1PeriphClockCmd>:
    RCC->APB1ENR |= RCC_APB1Periph;
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <RCC_APB1PeriphClockCmd+0x14>)
 80007de:	69d3      	ldr	r3, [r2, #28]
  if (NewState != DISABLE)
 80007e0:	2900      	cmp	r1, #0
 80007e2:	d002      	beq.n	80007ea <RCC_APB1PeriphClockCmd+0xe>
    RCC->APB1ENR |= RCC_APB1Periph;
 80007e4:	4303      	orrs	r3, r0
 80007e6:	61d3      	str	r3, [r2, #28]
}
 80007e8:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80007ea:	4383      	bics	r3, r0
 80007ec:	61d3      	str	r3, [r2, #28]
}
 80007ee:	e7fb      	b.n	80007e8 <RCC_APB1PeriphClockCmd+0xc>
 80007f0:	40021000 	.word	0x40021000

080007f4 <RCC_AHBPeriphResetCmd>:
    RCC->AHBRSTR |= RCC_AHBPeriph;
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <RCC_AHBPeriphResetCmd+0x14>)
 80007f6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  if (NewState != DISABLE)
 80007f8:	2900      	cmp	r1, #0
 80007fa:	d002      	beq.n	8000802 <RCC_AHBPeriphResetCmd+0xe>
    RCC->AHBRSTR |= RCC_AHBPeriph;
 80007fc:	4303      	orrs	r3, r0
 80007fe:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000800:	4770      	bx	lr
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 8000802:	4383      	bics	r3, r0
 8000804:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000806:	e7fb      	b.n	8000800 <RCC_AHBPeriphResetCmd+0xc>
 8000808:	40021000 	.word	0x40021000

0800080c <RCC_APB2PeriphResetCmd>:
    RCC->APB2RSTR |= RCC_APB2Periph;
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <RCC_APB2PeriphResetCmd+0x14>)
 800080e:	68d3      	ldr	r3, [r2, #12]
  if (NewState != DISABLE)
 8000810:	2900      	cmp	r1, #0
 8000812:	d002      	beq.n	800081a <RCC_APB2PeriphResetCmd+0xe>
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000814:	4303      	orrs	r3, r0
 8000816:	60d3      	str	r3, [r2, #12]
}
 8000818:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800081a:	4383      	bics	r3, r0
 800081c:	60d3      	str	r3, [r2, #12]
}
 800081e:	e7fb      	b.n	8000818 <RCC_APB2PeriphResetCmd+0xc>
 8000820:	40021000 	.word	0x40021000

08000824 <RCC_APB1PeriphResetCmd>:
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000824:	4a04      	ldr	r2, [pc, #16]	@ (8000838 <RCC_APB1PeriphResetCmd+0x14>)
 8000826:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8000828:	2900      	cmp	r1, #0
 800082a:	d002      	beq.n	8000832 <RCC_APB1PeriphResetCmd+0xe>
    RCC->APB1RSTR |= RCC_APB1Periph;
 800082c:	4303      	orrs	r3, r0
 800082e:	6113      	str	r3, [r2, #16]
}
 8000830:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000832:	4383      	bics	r3, r0
 8000834:	6113      	str	r3, [r2, #16]
}
 8000836:	e7fb      	b.n	8000830 <RCC_APB1PeriphResetCmd+0xc>
 8000838:	40021000 	.word	0x40021000

0800083c <RCC_ITConfig>:
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <RCC_ITConfig+0x14>)
 800083e:	7813      	ldrb	r3, [r2, #0]
  if (NewState != DISABLE)
 8000840:	2900      	cmp	r1, #0
 8000842:	d002      	beq.n	800084a <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000844:	4303      	orrs	r3, r0
 8000846:	7013      	strb	r3, [r2, #0]
}
 8000848:	4770      	bx	lr
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT;
 800084a:	4383      	bics	r3, r0
 800084c:	7013      	strb	r3, [r2, #0]
}
 800084e:	e7fb      	b.n	8000848 <RCC_ITConfig+0xc>
 8000850:	40021009 	.word	0x40021009

08000854 <RCC_GetFlagStatus>:
  tmp = RCC_FLAG >> 5;
 8000854:	0943      	lsrs	r3, r0, #5
  if (tmp == 0)               /* The flag to check is in CR register */
 8000856:	d107      	bne.n	8000868 <RCC_GetFlagStatus+0x14>
    statusreg = RCC->CR;
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <RCC_GetFlagStatus+0x30>)
 800085a:	681a      	ldr	r2, [r3, #0]
  tmp = RCC_FLAG & FLAG_MASK;
 800085c:	231f      	movs	r3, #31
 800085e:	4003      	ands	r3, r0
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000860:	40da      	lsrs	r2, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000862:	2001      	movs	r0, #1
 8000864:	4010      	ands	r0, r2
}
 8000866:	4770      	bx	lr
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 8000868:	2b01      	cmp	r3, #1
 800086a:	d004      	beq.n	8000876 <RCC_GetFlagStatus+0x22>
  else if (tmp == 2)          /* The flag to check is in CSR register */
 800086c:	2b02      	cmp	r3, #2
 800086e:	d005      	beq.n	800087c <RCC_GetFlagStatus+0x28>
    statusreg = RCC->CR2;
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <RCC_GetFlagStatus+0x30>)
 8000872:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000874:	e7f2      	b.n	800085c <RCC_GetFlagStatus+0x8>
    statusreg = RCC->BDCR;
 8000876:	4b03      	ldr	r3, [pc, #12]	@ (8000884 <RCC_GetFlagStatus+0x30>)
 8000878:	6a1a      	ldr	r2, [r3, #32]
 800087a:	e7ef      	b.n	800085c <RCC_GetFlagStatus+0x8>
    statusreg = RCC->CSR;
 800087c:	4b01      	ldr	r3, [pc, #4]	@ (8000884 <RCC_GetFlagStatus+0x30>)
 800087e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000880:	e7ec      	b.n	800085c <RCC_GetFlagStatus+0x8>
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	40021000 	.word	0x40021000

08000888 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000888:	2380      	movs	r3, #128	@ 0x80
 800088a:	4a03      	ldr	r2, [pc, #12]	@ (8000898 <RCC_ClearFlag+0x10>)
 800088c:	045b      	lsls	r3, r3, #17
 800088e:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8000890:	430b      	orrs	r3, r1
 8000892:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000894:	4770      	bx	lr
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	40021000 	.word	0x40021000

0800089c <RCC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 800089c:	4b03      	ldr	r3, [pc, #12]	@ (80008ac <RCC_GetITStatus+0x10>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	4003      	ands	r3, r0
 80008a2:	1e5a      	subs	r2, r3, #1
 80008a4:	4193      	sbcs	r3, r2
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80008a6:	b2d8      	uxtb	r0, r3
}
 80008a8:	4770      	bx	lr
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	40021000 	.word	0x40021000

080008b0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 80008b0:	4b01      	ldr	r3, [pc, #4]	@ (80008b8 <RCC_ClearITPendingBit+0x8>)
 80008b2:	7018      	strb	r0, [r3, #0]
}
 80008b4:	4770      	bx	lr
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	4002100a 	.word	0x4002100a

080008bc <SPI_I2S_DeInit>:
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80008bc:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <SPI_I2S_DeInit+0x3c>)
{
 80008be:	b510      	push	{r4, lr}
  if (SPIx == SPI1)
 80008c0:	4298      	cmp	r0, r3
 80008c2:	d003      	beq.n	80008cc <SPI_I2S_DeInit+0x10>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else
  {
    if (SPIx == SPI2)
 80008c4:	4b0d      	ldr	r3, [pc, #52]	@ (80008fc <SPI_I2S_DeInit+0x40>)
 80008c6:	4298      	cmp	r0, r3
 80008c8:	d00b      	beq.n	80008e2 <SPI_I2S_DeInit+0x26>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
    }
  }
}
 80008ca:	bd10      	pop	{r4, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80008cc:	2080      	movs	r0, #128	@ 0x80
 80008ce:	2101      	movs	r1, #1
 80008d0:	0140      	lsls	r0, r0, #5
 80008d2:	f7ff ff9b 	bl	800080c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80008d6:	2080      	movs	r0, #128	@ 0x80
 80008d8:	2100      	movs	r1, #0
 80008da:	0140      	lsls	r0, r0, #5
 80008dc:	f7ff ff96 	bl	800080c <RCC_APB2PeriphResetCmd>
 80008e0:	e7f3      	b.n	80008ca <SPI_I2S_DeInit+0xe>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80008e2:	2080      	movs	r0, #128	@ 0x80
 80008e4:	2101      	movs	r1, #1
 80008e6:	01c0      	lsls	r0, r0, #7
 80008e8:	f7ff ff9c 	bl	8000824 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80008ec:	2080      	movs	r0, #128	@ 0x80
 80008ee:	2100      	movs	r1, #0
 80008f0:	01c0      	lsls	r0, r0, #7
 80008f2:	f7ff ff97 	bl	8000824 <RCC_APB1PeriphResetCmd>
}
 80008f6:	e7e8      	b.n	80008ca <SPI_I2S_DeInit+0xe>
 80008f8:	40013000 	.word	0x40013000
 80008fc:	40003800 	.word	0x40003800

08000900 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000900:	2300      	movs	r3, #0
  /* Initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
  /* Initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000902:	22e0      	movs	r2, #224	@ 0xe0
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000904:	8003      	strh	r3, [r0, #0]
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8000906:	8043      	strh	r3, [r0, #2]
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000908:	00d2      	lsls	r2, r2, #3
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 800090a:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 800090c:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800090e:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000910:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8000912:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8000914:	3307      	adds	r3, #7
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000916:	8082      	strh	r2, [r0, #4]
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8000918:	8203      	strh	r3, [r0, #16]
}
 800091a:	4770      	bx	lr

0800091c <SPI_Init>:

  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800091c:	22c1      	movs	r2, #193	@ 0xc1
  tmpreg = SPIx->CR1;
 800091e:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 8000920:	0192      	lsls	r2, r2, #6
{
 8000922:	b510      	push	{r4, lr}
  tmpreg &= CR1_CLEAR_MASK;
 8000924:	401a      	ands	r2, r3
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 8000926:	89cc      	ldrh	r4, [r1, #14]
 8000928:	880b      	ldrh	r3, [r1, #0]
 800092a:	4323      	orrs	r3, r4
 800092c:	88cc      	ldrh	r4, [r1, #6]
 800092e:	4323      	orrs	r3, r4
 8000930:	890c      	ldrh	r4, [r1, #8]
 8000932:	4323      	orrs	r3, r4
 8000934:	894c      	ldrh	r4, [r1, #10]
 8000936:	4323      	orrs	r3, r4
 8000938:	898c      	ldrh	r4, [r1, #12]
 800093a:	4323      	orrs	r3, r4
 800093c:	4313      	orrs	r3, r2
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800093e:	8003      	strh	r3, [r0, #0]
  /*-------------------------Data Size Configuration -----------------------*/
  /* Get the SPIx CR2 value */
  tmpreg = SPIx->CR2;
 8000940:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &=(uint16_t)~SPI_CR2_DS;
 8000942:	4a09      	ldr	r2, [pc, #36]	@ (8000968 <SPI_Init+0x4c>)
 8000944:	4013      	ands	r3, r2
  /* Configure SPIx: Data Size */
  tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize);
 8000946:	888a      	ldrh	r2, [r1, #4]
 8000948:	4313      	orrs	r3, r2
  
  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear MSTR bit */
  tmpreg &= CR1_CLEAR_MASK2;
 800094a:	2204      	movs	r2, #4
  SPIx->CR2 = tmpreg;
 800094c:	8083      	strh	r3, [r0, #4]
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800094e:	8a0b      	ldrh	r3, [r1, #16]
 8000950:	8203      	strh	r3, [r0, #16]
  tmpreg = SPIx->CR1;
 8000952:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK2;
 8000954:	4393      	bics	r3, r2
  /* Configure SPIx: master/slave mode */  
  /* Set MSTR bit according to SPI_Mode */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Mode);  
 8000956:	884a      	ldrh	r2, [r1, #2]
 8000958:	4313      	orrs	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;  
 800095a:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800095c:	8b83      	ldrh	r3, [r0, #28]
 800095e:	4a03      	ldr	r2, [pc, #12]	@ (800096c <SPI_Init+0x50>)
 8000960:	4013      	ands	r3, r2
 8000962:	8383      	strh	r3, [r0, #28]
}
 8000964:	bd10      	pop	{r4, pc}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	fffff0ff 	.word	0xfffff0ff
 800096c:	fffff7ff 	.word	0xfffff7ff

08000970 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8000970:	2300      	movs	r3, #0

  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;

  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8000972:	2202      	movs	r2, #2
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8000974:	6003      	str	r3, [r0, #0]
 8000976:	6043      	str	r3, [r0, #4]
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8000978:	6082      	str	r2, [r0, #8]

  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 800097a:	8183      	strh	r3, [r0, #12]
}
 800097c:	4770      	bx	lr
 800097e:	46c0      	nop			@ (mov r8, r8)

08000980 <I2S_Init>:
  *         and the product configuration). But in case the prescaler value is greater 
  *         than 511, the default value (0x02) will be configured instead.
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8000980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000982:	46c6      	mov	lr, r8
 8000984:	b500      	push	{lr}
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8000986:	4a27      	ldr	r2, [pc, #156]	@ (8000a24 <I2S_Init+0xa4>)
 8000988:	8b83      	ldrh	r3, [r0, #28]
{
 800098a:	0006      	movs	r6, r0
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 800098c:	4013      	ands	r3, r2
 800098e:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8000990:	2302      	movs	r3, #2
 8000992:	8403      	strh	r3, [r0, #32]

  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8000994:	8b85      	ldrh	r5, [r0, #28]

  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8000996:	688b      	ldr	r3, [r1, #8]
{
 8000998:	000c      	movs	r4, r1
 800099a:	b088      	sub	sp, #32
  tmpreg = SPIx->I2SCFGR;
 800099c:	b2ad      	uxth	r5, r5
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d039      	beq.n	8000a16 <I2S_Init+0x96>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80009a2:	8889      	ldrh	r1, [r1, #4]
      /* Packet length is 32 bits */
      packetlength = 2;
    }

    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 80009a4:	a801      	add	r0, sp, #4
      packetlength = 1;
 80009a6:	1e4b      	subs	r3, r1, #1
 80009a8:	4199      	sbcs	r1, r3
 80009aa:	1c4b      	adds	r3, r1, #1
 80009ac:	4698      	mov	r8, r3
    RCC_GetClocksFreq(&RCC_Clocks);      
 80009ae:	f7ff fe5d 	bl	800066c <RCC_GetClocksFreq>

    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80009b2:	2380      	movs	r3, #128	@ 0x80
 80009b4:	88e7      	ldrh	r7, [r4, #6]
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 80009b6:	9801      	ldr	r0, [sp, #4]
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	429f      	cmp	r7, r3
 80009bc:	d029      	beq.n	8000a12 <I2S_Init+0x92>
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80009be:	4643      	mov	r3, r8
 80009c0:	0159      	lsls	r1, r3, #5
 80009c2:	f000 f923 	bl	8000c0c <__udivsi3>
 80009c6:	0083      	lsls	r3, r0, #2
 80009c8:	1818      	adds	r0, r3, r0
 80009ca:	68a1      	ldr	r1, [r4, #8]
 80009cc:	0040      	lsls	r0, r0, #1
 80009ce:	f000 f91d 	bl	8000c0c <__udivsi3>
 80009d2:	3005      	adds	r0, #5
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;
 80009d4:	210a      	movs	r1, #10
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80009d6:	b280      	uxth	r0, r0
    tmp = tmp / 10;
 80009d8:	f000 f918 	bl	8000c0c <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 80009dc:	2301      	movs	r3, #1
 80009de:	4003      	ands	r3, r0

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80009e0:	1ac0      	subs	r0, r0, r3
 80009e2:	0840      	lsrs	r0, r0, #1
 80009e4:	b280      	uxth	r0, r0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80009e6:	1e81      	subs	r1, r0, #2
 80009e8:	2202      	movs	r2, #2
 80009ea:	29fd      	cmp	r1, #253	@ 0xfd
 80009ec:	d916      	bls.n	8000a1c <I2S_Init+0x9c>
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 80009ee:	4317      	orrs	r7, r2
 80009f0:	8437      	strh	r7, [r6, #32]

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 80009f2:	8823      	ldrh	r3, [r4, #0]
 80009f4:	8862      	ldrh	r2, [r4, #2]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	431d      	orrs	r5, r3
 80009fa:	88a3      	ldrh	r3, [r4, #4]
 80009fc:	431d      	orrs	r5, r3
 80009fe:	89a3      	ldrh	r3, [r4, #12]
 8000a00:	431d      	orrs	r5, r3
 8000a02:	2380      	movs	r3, #128	@ 0x80
 8000a04:	011b      	lsls	r3, r3, #4
 8000a06:	432b      	orrs	r3, r5
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));

  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8000a08:	83b3      	strh	r3, [r6, #28]
}
 8000a0a:	b008      	add	sp, #32
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	46b8      	mov	r8, r7
 8000a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8000a12:	0a00      	lsrs	r0, r0, #8
 8000a14:	e7d7      	b.n	80009c6 <I2S_Init+0x46>
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8000a16:	2202      	movs	r2, #2
 8000a18:	88cf      	ldrh	r7, [r1, #6]
 8000a1a:	e7e8      	b.n	80009ee <I2S_Init+0x6e>
    i2sodd = (uint16_t) (i2sodd << 8);
 8000a1c:	021a      	lsls	r2, r3, #8
 8000a1e:	4302      	orrs	r2, r0
 8000a20:	e7e5      	b.n	80009ee <I2S_Init+0x6e>
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	fffff040 	.word	0xfffff040

08000a28 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000a28:	2240      	movs	r2, #64	@ 0x40
 8000a2a:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000a2c:	2900      	cmp	r1, #0
 8000a2e:	d002      	beq.n	8000a36 <SPI_Cmd+0xe>
    SPIx->CR1 |= SPI_CR1_SPE;
 8000a30:	4313      	orrs	r3, r2
 8000a32:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000a34:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000a36:	4393      	bics	r3, r2
 8000a38:	8003      	strh	r3, [r0, #0]
}
 8000a3a:	e7fb      	b.n	8000a34 <SPI_Cmd+0xc>

08000a3c <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8000a3c:	2210      	movs	r2, #16
 8000a3e:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000a40:	2900      	cmp	r1, #0
 8000a42:	d002      	beq.n	8000a4a <SPI_TIModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_FRF;
 8000a44:	4313      	orrs	r3, r2
 8000a46:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
  }
}
 8000a48:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
 8000a4a:	4393      	bics	r3, r2
 8000a4c:	8083      	strh	r3, [r0, #4]
}
 8000a4e:	e7fb      	b.n	8000a48 <SPI_TIModeCmd+0xc>

08000a50 <I2S_Cmd>:
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_1_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a50:	2900      	cmp	r1, #0
 8000a52:	d005      	beq.n	8000a60 <I2S_Cmd+0x10>
  {
    /* Enable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8000a54:	2380      	movs	r3, #128	@ 0x80
 8000a56:	8b82      	ldrh	r2, [r0, #28]
 8000a58:	00db      	lsls	r3, r3, #3
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	8383      	strh	r3, [r0, #28]
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
  }
}
 8000a5e:	4770      	bx	lr
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8000a60:	8b83      	ldrh	r3, [r0, #28]
 8000a62:	4a02      	ldr	r2, [pc, #8]	@ (8000a6c <I2S_Cmd+0x1c>)
 8000a64:	4013      	ands	r3, r2
 8000a66:	8383      	strh	r3, [r0, #28]
}
 8000a68:	e7f9      	b.n	8000a5e <I2S_Cmd+0xe>
 8000a6a:	46c0      	nop			@ (mov r8, r8)
 8000a6c:	fffffbff 	.word	0xfffffbff

08000a70 <SPI_DataSizeConfig>:
  
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATA_SIZE(SPI_DataSize));
  /* Read the CR2 register */
  tmpreg = SPIx->CR2;
 8000a70:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &= (uint16_t)~SPI_CR2_DS;
 8000a72:	4a02      	ldr	r2, [pc, #8]	@ (8000a7c <SPI_DataSizeConfig+0xc>)
 8000a74:	4013      	ands	r3, r2
  /* Set new DS[3:0] bits value */
  tmpreg |= SPI_DataSize;
 8000a76:	430b      	orrs	r3, r1
  SPIx->CR2 = tmpreg;
 8000a78:	8083      	strh	r3, [r0, #4]
}
 8000a7a:	4770      	bx	lr
 8000a7c:	fffff0ff 	.word	0xfffff0ff

08000a80 <SPI_RxFIFOThresholdConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_RX_FIFO_THRESHOLD(SPI_RxFIFOThreshold));

  /* Clear FRXTH bit */
  SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRXTH);
 8000a80:	8883      	ldrh	r3, [r0, #4]
 8000a82:	4a03      	ldr	r2, [pc, #12]	@ (8000a90 <SPI_RxFIFOThresholdConfig+0x10>)
 8000a84:	4013      	ands	r3, r2
 8000a86:	8083      	strh	r3, [r0, #4]

  /* Set new FRXTH bit value */
  SPIx->CR2 |= SPI_RxFIFOThreshold;
 8000a88:	8883      	ldrh	r3, [r0, #4]
 8000a8a:	430b      	orrs	r3, r1
 8000a8c:	8083      	strh	r3, [r0, #4]
}
 8000a8e:	4770      	bx	lr
 8000a90:	ffffefff 	.word	0xffffefff

08000a94 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8000a94:	2380      	movs	r3, #128	@ 0x80
 8000a96:	01db      	lsls	r3, r3, #7
 8000a98:	4299      	cmp	r1, r3
 8000a9a:	d004      	beq.n	8000aa6 <SPI_BiDirectionalLineConfig+0x12>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8000a9c:	8803      	ldrh	r3, [r0, #0]
 8000a9e:	4a04      	ldr	r2, [pc, #16]	@ (8000ab0 <SPI_BiDirectionalLineConfig+0x1c>)
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	8003      	strh	r3, [r0, #0]
  }
}
 8000aa4:	4770      	bx	lr
    SPIx->CR1 |= SPI_Direction_Tx;
 8000aa6:	8803      	ldrh	r3, [r0, #0]
 8000aa8:	4319      	orrs	r1, r3
 8000aaa:	8001      	strh	r1, [r0, #0]
 8000aac:	e7fa      	b.n	8000aa4 <SPI_BiDirectionalLineConfig+0x10>
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	ffffbfff 	.word	0xffffbfff

08000ab4 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <SPI_NSSInternalSoftwareConfig+0x1c>)
 8000ab6:	4299      	cmp	r1, r3
 8000ab8:	d005      	beq.n	8000ac6 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8000aba:	2380      	movs	r3, #128	@ 0x80
 8000abc:	8802      	ldrh	r2, [r0, #0]
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
  }
}
 8000ac4:	4770      	bx	lr
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8000ac6:	8803      	ldrh	r3, [r0, #0]
 8000ac8:	4a02      	ldr	r2, [pc, #8]	@ (8000ad4 <SPI_NSSInternalSoftwareConfig+0x20>)
 8000aca:	4013      	ands	r3, r2
 8000acc:	8003      	strh	r3, [r0, #0]
}
 8000ace:	e7f9      	b.n	8000ac4 <SPI_NSSInternalSoftwareConfig+0x10>
 8000ad0:	0000feff 	.word	0x0000feff
 8000ad4:	fffffeff 	.word	0xfffffeff

08000ad8 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= SPI_CR2_SSOE;
 8000ad8:	2204      	movs	r2, #4
 8000ada:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000adc:	2900      	cmp	r1, #0
 8000ade:	d002      	beq.n	8000ae6 <SPI_SSOutputCmd+0xe>
    SPIx->CR2 |= SPI_CR2_SSOE;
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
  }
}
 8000ae4:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8000ae6:	4393      	bics	r3, r2
 8000ae8:	8083      	strh	r3, [r0, #4]
}
 8000aea:	e7fb      	b.n	8000ae4 <SPI_SSOutputCmd+0xc>

08000aec <SPI_NSSPulseModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NSS pulse management mode */
    SPIx->CR2 |= SPI_CR2_NSSP;
 8000aec:	2208      	movs	r2, #8
 8000aee:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000af0:	2900      	cmp	r1, #0
 8000af2:	d002      	beq.n	8000afa <SPI_NSSPulseModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_NSSP;
 8000af4:	4313      	orrs	r3, r2
 8000af6:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the NSS pulse management mode */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
  }
}
 8000af8:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
 8000afa:	4393      	bics	r3, r2
 8000afc:	8083      	strh	r3, [r0, #4]
}
 8000afe:	e7fb      	b.n	8000af8 <SPI_NSSPulseModeCmd+0xc>

08000b00 <SPI_SendData8>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  *(__IO uint8_t *) spixbase = Data;
 8000b00:	7301      	strb	r1, [r0, #12]
}
 8000b02:	4770      	bx	lr

08000b04 <SPI_I2S_SendData16>:
void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  SPIx->DR = (uint16_t)Data;
 8000b04:	8181      	strh	r1, [r0, #12]
}
 8000b06:	4770      	bx	lr

08000b08 <SPI_ReceiveData8>:
  uint32_t spixbase = 0x00;
  
  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  return *(__IO uint8_t *) spixbase;
 8000b08:	7b00      	ldrb	r0, [r0, #12]
 8000b0a:	b2c0      	uxtb	r0, r0
}
 8000b0c:	4770      	bx	lr
 8000b0e:	46c0      	nop			@ (mov r8, r8)

08000b10 <SPI_I2S_ReceiveData16>:
  *         the SPI peripheral.  
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)
{
  return SPIx->DR;
 8000b10:	8980      	ldrh	r0, [r0, #12]
 8000b12:	b280      	uxth	r0, r0
}
 8000b14:	4770      	bx	lr
 8000b16:	46c0      	nop			@ (mov r8, r8)

08000b18 <SPI_CRCLengthConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC_LENGTH(SPI_CRCLength));

  /* Clear CRCL bit */
  SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCL);
 8000b18:	8803      	ldrh	r3, [r0, #0]
 8000b1a:	4a03      	ldr	r2, [pc, #12]	@ (8000b28 <SPI_CRCLengthConfig+0x10>)
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	8003      	strh	r3, [r0, #0]

  /* Set new CRCL bit value */
  SPIx->CR1 |= SPI_CRCLength;
 8000b20:	8803      	ldrh	r3, [r0, #0]
 8000b22:	430b      	orrs	r3, r1
 8000b24:	8003      	strh	r3, [r0, #0]
}
 8000b26:	4770      	bx	lr
 8000b28:	fffff7ff 	.word	0xfffff7ff

08000b2c <SPI_CalculateCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	d005      	beq.n	8000b3c <SPI_CalculateCRC+0x10>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8000b30:	2380      	movs	r3, #128	@ 0x80
 8000b32:	8802      	ldrh	r2, [r0, #0]
 8000b34:	019b      	lsls	r3, r3, #6
 8000b36:	4313      	orrs	r3, r2
 8000b38:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
  }
}
 8000b3a:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8000b3c:	8803      	ldrh	r3, [r0, #0]
 8000b3e:	4a02      	ldr	r2, [pc, #8]	@ (8000b48 <SPI_CalculateCRC+0x1c>)
 8000b40:	4013      	ands	r3, r2
 8000b42:	8003      	strh	r3, [r0, #0]
}
 8000b44:	e7f9      	b.n	8000b3a <SPI_CalculateCRC+0xe>
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	ffffdfff 	.word	0xffffdfff

08000b4c <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	8802      	ldrh	r2, [r0, #0]
 8000b50:	015b      	lsls	r3, r3, #5
 8000b52:	4313      	orrs	r3, r2
 8000b54:	8003      	strh	r3, [r0, #0]
}
 8000b56:	4770      	bx	lr

08000b58 <SPI_GetCRC>:
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8000b58:	2901      	cmp	r1, #1
 8000b5a:	d002      	beq.n	8000b62 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8000b5c:	8b00      	ldrh	r0, [r0, #24]
 8000b5e:	b280      	uxth	r0, r0
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8000b60:	4770      	bx	lr
    crcreg = SPIx->RXCRCR;
 8000b62:	8a80      	ldrh	r0, [r0, #20]
 8000b64:	b280      	uxth	r0, r0
 8000b66:	e7fb      	b.n	8000b60 <SPI_GetCRC+0x8>

08000b68 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8000b68:	8a00      	ldrh	r0, [r0, #16]
 8000b6a:	b280      	uxth	r0, r0
}
 8000b6c:	4770      	bx	lr
 8000b6e:	46c0      	nop			@ (mov r8, r8)

08000b70 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMA_REQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8000b70:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	d002      	beq.n	8000b7c <SPI_I2S_DMACmd+0xc>
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8000b76:	430b      	orrs	r3, r1
 8000b78:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 8000b7a:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8000b7c:	438b      	bics	r3, r1
 8000b7e:	8083      	strh	r3, [r0, #4]
}
 8000b80:	e7fb      	b.n	8000b7a <SPI_I2S_DMACmd+0xa>
 8000b82:	46c0      	nop			@ (mov r8, r8)

08000b84 <SPI_LastDMATransferCmd>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_LAST_DMA_TRANSFER(SPI_LastDMATransfer));

  /* Clear LDMA_TX and LDMA_RX bits */
  SPIx->CR2 &= CR2_LDMA_MASK;
 8000b84:	8883      	ldrh	r3, [r0, #4]
 8000b86:	4a03      	ldr	r2, [pc, #12]	@ (8000b94 <SPI_LastDMATransferCmd+0x10>)
 8000b88:	4013      	ands	r3, r2
 8000b8a:	8083      	strh	r3, [r0, #4]

  /* Set new LDMA_TX and LDMA_RX bits value */
  SPIx->CR2 |= SPI_LastDMATransfer; 
 8000b8c:	8883      	ldrh	r3, [r0, #4]
 8000b8e:	430b      	orrs	r3, r1
 8000b90:	8083      	strh	r3, [r0, #4]
}
 8000b92:	4770      	bx	lr
 8000b94:	ffff9fff 	.word	0xffff9fff

08000b98 <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	0909      	lsrs	r1, r1, #4
 8000b9c:	408b      	lsls	r3, r1
 8000b9e:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	d003      	beq.n	8000bac <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8000ba4:	8882      	ldrh	r2, [r0, #4]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 8000baa:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~itmask;
 8000bac:	8882      	ldrh	r2, [r0, #4]
 8000bae:	439a      	bics	r2, r3
 8000bb0:	8082      	strh	r2, [r0, #4]
}
 8000bb2:	e7fa      	b.n	8000baa <SPI_I2S_ITConfig+0x12>

08000bb4 <SPI_GetTransmissionFIFOStatus>:
  *          - SPI_TransmissionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Transmission FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FTLVL));
 8000bb4:	23c0      	movs	r3, #192	@ 0xc0
 8000bb6:	8900      	ldrh	r0, [r0, #8]
 8000bb8:	015b      	lsls	r3, r3, #5
 8000bba:	4018      	ands	r0, r3
}
 8000bbc:	4770      	bx	lr
 8000bbe:	46c0      	nop			@ (mov r8, r8)

08000bc0 <SPI_GetReceptionFIFOStatus>:
  *          - SPI_ReceptionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Reception FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FRLVL));
 8000bc0:	23c0      	movs	r3, #192	@ 0xc0
 8000bc2:	8900      	ldrh	r0, [r0, #8]
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	4018      	ands	r0, r3
}
 8000bc8:	4770      	bx	lr
 8000bca:	46c0      	nop			@ (mov r8, r8)

08000bcc <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000bcc:	8903      	ldrh	r3, [r0, #8]
 8000bce:	4019      	ands	r1, r3
 8000bd0:	0008      	movs	r0, r1
 8000bd2:	1e43      	subs	r3, r0, #1
 8000bd4:	4198      	sbcs	r0, r3
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000bd6:	b2c0      	uxtb	r0, r0
}
 8000bd8:	4770      	bx	lr
 8000bda:	46c0      	nop			@ (mov r8, r8)

08000bdc <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CLEAR_FLAG(SPI_I2S_FLAG));

  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8000bdc:	43c9      	mvns	r1, r1
 8000bde:	b289      	uxth	r1, r1
 8000be0:	8101      	strh	r1, [r0, #8]
}
 8000be2:	4770      	bx	lr

08000be4 <SPI_I2S_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8000be4:	2301      	movs	r3, #1
{
 8000be6:	b530      	push	{r4, r5, lr}
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8000be8:	220f      	movs	r2, #15

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8000bea:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8000bec:	8905      	ldrh	r5, [r0, #8]
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8000bee:	0018      	movs	r0, r3
 8000bf0:	400a      	ands	r2, r1
 8000bf2:	4090      	lsls	r0, r2
 8000bf4:	0002      	movs	r2, r0
  enablestatus = (SPIx->CR2 & itmask) ;
 8000bf6:	b2a4      	uxth	r4, r4
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8000bf8:	2000      	movs	r0, #0
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8000bfa:	422a      	tst	r2, r5
 8000bfc:	d005      	beq.n	8000c0a <SPI_I2S_GetITStatus+0x26>
  itmask = 0x01 << itmask;
 8000bfe:	0909      	lsrs	r1, r1, #4
 8000c00:	408b      	lsls	r3, r1
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8000c02:	4023      	ands	r3, r4
 8000c04:	1e5a      	subs	r2, r3, #1
 8000c06:	4193      	sbcs	r3, r2
 8000c08:	b2d8      	uxtb	r0, r3
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8000c0a:	bd30      	pop	{r4, r5, pc}

08000c0c <__udivsi3>:
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	0843      	lsrs	r3, r0, #1
 8000c10:	428b      	cmp	r3, r1
 8000c12:	d374      	bcc.n	8000cfe <__udivsi3+0xf2>
 8000c14:	0903      	lsrs	r3, r0, #4
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d35f      	bcc.n	8000cda <__udivsi3+0xce>
 8000c1a:	0a03      	lsrs	r3, r0, #8
 8000c1c:	428b      	cmp	r3, r1
 8000c1e:	d344      	bcc.n	8000caa <__udivsi3+0x9e>
 8000c20:	0b03      	lsrs	r3, r0, #12
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d328      	bcc.n	8000c78 <__udivsi3+0x6c>
 8000c26:	0c03      	lsrs	r3, r0, #16
 8000c28:	428b      	cmp	r3, r1
 8000c2a:	d30d      	bcc.n	8000c48 <__udivsi3+0x3c>
 8000c2c:	22ff      	movs	r2, #255	@ 0xff
 8000c2e:	0209      	lsls	r1, r1, #8
 8000c30:	ba12      	rev	r2, r2
 8000c32:	0c03      	lsrs	r3, r0, #16
 8000c34:	428b      	cmp	r3, r1
 8000c36:	d302      	bcc.n	8000c3e <__udivsi3+0x32>
 8000c38:	1212      	asrs	r2, r2, #8
 8000c3a:	0209      	lsls	r1, r1, #8
 8000c3c:	d065      	beq.n	8000d0a <__udivsi3+0xfe>
 8000c3e:	0b03      	lsrs	r3, r0, #12
 8000c40:	428b      	cmp	r3, r1
 8000c42:	d319      	bcc.n	8000c78 <__udivsi3+0x6c>
 8000c44:	e000      	b.n	8000c48 <__udivsi3+0x3c>
 8000c46:	0a09      	lsrs	r1, r1, #8
 8000c48:	0bc3      	lsrs	r3, r0, #15
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d301      	bcc.n	8000c52 <__udivsi3+0x46>
 8000c4e:	03cb      	lsls	r3, r1, #15
 8000c50:	1ac0      	subs	r0, r0, r3
 8000c52:	4152      	adcs	r2, r2
 8000c54:	0b83      	lsrs	r3, r0, #14
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d301      	bcc.n	8000c5e <__udivsi3+0x52>
 8000c5a:	038b      	lsls	r3, r1, #14
 8000c5c:	1ac0      	subs	r0, r0, r3
 8000c5e:	4152      	adcs	r2, r2
 8000c60:	0b43      	lsrs	r3, r0, #13
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d301      	bcc.n	8000c6a <__udivsi3+0x5e>
 8000c66:	034b      	lsls	r3, r1, #13
 8000c68:	1ac0      	subs	r0, r0, r3
 8000c6a:	4152      	adcs	r2, r2
 8000c6c:	0b03      	lsrs	r3, r0, #12
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d301      	bcc.n	8000c76 <__udivsi3+0x6a>
 8000c72:	030b      	lsls	r3, r1, #12
 8000c74:	1ac0      	subs	r0, r0, r3
 8000c76:	4152      	adcs	r2, r2
 8000c78:	0ac3      	lsrs	r3, r0, #11
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d301      	bcc.n	8000c82 <__udivsi3+0x76>
 8000c7e:	02cb      	lsls	r3, r1, #11
 8000c80:	1ac0      	subs	r0, r0, r3
 8000c82:	4152      	adcs	r2, r2
 8000c84:	0a83      	lsrs	r3, r0, #10
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d301      	bcc.n	8000c8e <__udivsi3+0x82>
 8000c8a:	028b      	lsls	r3, r1, #10
 8000c8c:	1ac0      	subs	r0, r0, r3
 8000c8e:	4152      	adcs	r2, r2
 8000c90:	0a43      	lsrs	r3, r0, #9
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d301      	bcc.n	8000c9a <__udivsi3+0x8e>
 8000c96:	024b      	lsls	r3, r1, #9
 8000c98:	1ac0      	subs	r0, r0, r3
 8000c9a:	4152      	adcs	r2, r2
 8000c9c:	0a03      	lsrs	r3, r0, #8
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d301      	bcc.n	8000ca6 <__udivsi3+0x9a>
 8000ca2:	020b      	lsls	r3, r1, #8
 8000ca4:	1ac0      	subs	r0, r0, r3
 8000ca6:	4152      	adcs	r2, r2
 8000ca8:	d2cd      	bcs.n	8000c46 <__udivsi3+0x3a>
 8000caa:	09c3      	lsrs	r3, r0, #7
 8000cac:	428b      	cmp	r3, r1
 8000cae:	d301      	bcc.n	8000cb4 <__udivsi3+0xa8>
 8000cb0:	01cb      	lsls	r3, r1, #7
 8000cb2:	1ac0      	subs	r0, r0, r3
 8000cb4:	4152      	adcs	r2, r2
 8000cb6:	0983      	lsrs	r3, r0, #6
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d301      	bcc.n	8000cc0 <__udivsi3+0xb4>
 8000cbc:	018b      	lsls	r3, r1, #6
 8000cbe:	1ac0      	subs	r0, r0, r3
 8000cc0:	4152      	adcs	r2, r2
 8000cc2:	0943      	lsrs	r3, r0, #5
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	d301      	bcc.n	8000ccc <__udivsi3+0xc0>
 8000cc8:	014b      	lsls	r3, r1, #5
 8000cca:	1ac0      	subs	r0, r0, r3
 8000ccc:	4152      	adcs	r2, r2
 8000cce:	0903      	lsrs	r3, r0, #4
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d301      	bcc.n	8000cd8 <__udivsi3+0xcc>
 8000cd4:	010b      	lsls	r3, r1, #4
 8000cd6:	1ac0      	subs	r0, r0, r3
 8000cd8:	4152      	adcs	r2, r2
 8000cda:	08c3      	lsrs	r3, r0, #3
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d301      	bcc.n	8000ce4 <__udivsi3+0xd8>
 8000ce0:	00cb      	lsls	r3, r1, #3
 8000ce2:	1ac0      	subs	r0, r0, r3
 8000ce4:	4152      	adcs	r2, r2
 8000ce6:	0883      	lsrs	r3, r0, #2
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d301      	bcc.n	8000cf0 <__udivsi3+0xe4>
 8000cec:	008b      	lsls	r3, r1, #2
 8000cee:	1ac0      	subs	r0, r0, r3
 8000cf0:	4152      	adcs	r2, r2
 8000cf2:	0843      	lsrs	r3, r0, #1
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	d301      	bcc.n	8000cfc <__udivsi3+0xf0>
 8000cf8:	004b      	lsls	r3, r1, #1
 8000cfa:	1ac0      	subs	r0, r0, r3
 8000cfc:	4152      	adcs	r2, r2
 8000cfe:	1a41      	subs	r1, r0, r1
 8000d00:	d200      	bcs.n	8000d04 <__udivsi3+0xf8>
 8000d02:	4601      	mov	r1, r0
 8000d04:	4152      	adcs	r2, r2
 8000d06:	4610      	mov	r0, r2
 8000d08:	4770      	bx	lr
 8000d0a:	e7ff      	b.n	8000d0c <__udivsi3+0x100>
 8000d0c:	b501      	push	{r0, lr}
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f000 f8f0 	bl	8000ef4 <__aeabi_idiv0>
 8000d14:	bd02      	pop	{r1, pc}
 8000d16:	46c0      	nop			@ (mov r8, r8)

08000d18 <__aeabi_uidivmod>:
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d0f7      	beq.n	8000d0c <__udivsi3+0x100>
 8000d1c:	e776      	b.n	8000c0c <__udivsi3>
 8000d1e:	4770      	bx	lr

08000d20 <__divsi3>:
 8000d20:	4603      	mov	r3, r0
 8000d22:	430b      	orrs	r3, r1
 8000d24:	d47f      	bmi.n	8000e26 <__divsi3+0x106>
 8000d26:	2200      	movs	r2, #0
 8000d28:	0843      	lsrs	r3, r0, #1
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d374      	bcc.n	8000e18 <__divsi3+0xf8>
 8000d2e:	0903      	lsrs	r3, r0, #4
 8000d30:	428b      	cmp	r3, r1
 8000d32:	d35f      	bcc.n	8000df4 <__divsi3+0xd4>
 8000d34:	0a03      	lsrs	r3, r0, #8
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d344      	bcc.n	8000dc4 <__divsi3+0xa4>
 8000d3a:	0b03      	lsrs	r3, r0, #12
 8000d3c:	428b      	cmp	r3, r1
 8000d3e:	d328      	bcc.n	8000d92 <__divsi3+0x72>
 8000d40:	0c03      	lsrs	r3, r0, #16
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d30d      	bcc.n	8000d62 <__divsi3+0x42>
 8000d46:	22ff      	movs	r2, #255	@ 0xff
 8000d48:	0209      	lsls	r1, r1, #8
 8000d4a:	ba12      	rev	r2, r2
 8000d4c:	0c03      	lsrs	r3, r0, #16
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__divsi3+0x38>
 8000d52:	1212      	asrs	r2, r2, #8
 8000d54:	0209      	lsls	r1, r1, #8
 8000d56:	d065      	beq.n	8000e24 <__divsi3+0x104>
 8000d58:	0b03      	lsrs	r3, r0, #12
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d319      	bcc.n	8000d92 <__divsi3+0x72>
 8000d5e:	e000      	b.n	8000d62 <__divsi3+0x42>
 8000d60:	0a09      	lsrs	r1, r1, #8
 8000d62:	0bc3      	lsrs	r3, r0, #15
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d301      	bcc.n	8000d6c <__divsi3+0x4c>
 8000d68:	03cb      	lsls	r3, r1, #15
 8000d6a:	1ac0      	subs	r0, r0, r3
 8000d6c:	4152      	adcs	r2, r2
 8000d6e:	0b83      	lsrs	r3, r0, #14
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d301      	bcc.n	8000d78 <__divsi3+0x58>
 8000d74:	038b      	lsls	r3, r1, #14
 8000d76:	1ac0      	subs	r0, r0, r3
 8000d78:	4152      	adcs	r2, r2
 8000d7a:	0b43      	lsrs	r3, r0, #13
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d301      	bcc.n	8000d84 <__divsi3+0x64>
 8000d80:	034b      	lsls	r3, r1, #13
 8000d82:	1ac0      	subs	r0, r0, r3
 8000d84:	4152      	adcs	r2, r2
 8000d86:	0b03      	lsrs	r3, r0, #12
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d301      	bcc.n	8000d90 <__divsi3+0x70>
 8000d8c:	030b      	lsls	r3, r1, #12
 8000d8e:	1ac0      	subs	r0, r0, r3
 8000d90:	4152      	adcs	r2, r2
 8000d92:	0ac3      	lsrs	r3, r0, #11
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d301      	bcc.n	8000d9c <__divsi3+0x7c>
 8000d98:	02cb      	lsls	r3, r1, #11
 8000d9a:	1ac0      	subs	r0, r0, r3
 8000d9c:	4152      	adcs	r2, r2
 8000d9e:	0a83      	lsrs	r3, r0, #10
 8000da0:	428b      	cmp	r3, r1
 8000da2:	d301      	bcc.n	8000da8 <__divsi3+0x88>
 8000da4:	028b      	lsls	r3, r1, #10
 8000da6:	1ac0      	subs	r0, r0, r3
 8000da8:	4152      	adcs	r2, r2
 8000daa:	0a43      	lsrs	r3, r0, #9
 8000dac:	428b      	cmp	r3, r1
 8000dae:	d301      	bcc.n	8000db4 <__divsi3+0x94>
 8000db0:	024b      	lsls	r3, r1, #9
 8000db2:	1ac0      	subs	r0, r0, r3
 8000db4:	4152      	adcs	r2, r2
 8000db6:	0a03      	lsrs	r3, r0, #8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d301      	bcc.n	8000dc0 <__divsi3+0xa0>
 8000dbc:	020b      	lsls	r3, r1, #8
 8000dbe:	1ac0      	subs	r0, r0, r3
 8000dc0:	4152      	adcs	r2, r2
 8000dc2:	d2cd      	bcs.n	8000d60 <__divsi3+0x40>
 8000dc4:	09c3      	lsrs	r3, r0, #7
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	d301      	bcc.n	8000dce <__divsi3+0xae>
 8000dca:	01cb      	lsls	r3, r1, #7
 8000dcc:	1ac0      	subs	r0, r0, r3
 8000dce:	4152      	adcs	r2, r2
 8000dd0:	0983      	lsrs	r3, r0, #6
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d301      	bcc.n	8000dda <__divsi3+0xba>
 8000dd6:	018b      	lsls	r3, r1, #6
 8000dd8:	1ac0      	subs	r0, r0, r3
 8000dda:	4152      	adcs	r2, r2
 8000ddc:	0943      	lsrs	r3, r0, #5
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d301      	bcc.n	8000de6 <__divsi3+0xc6>
 8000de2:	014b      	lsls	r3, r1, #5
 8000de4:	1ac0      	subs	r0, r0, r3
 8000de6:	4152      	adcs	r2, r2
 8000de8:	0903      	lsrs	r3, r0, #4
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d301      	bcc.n	8000df2 <__divsi3+0xd2>
 8000dee:	010b      	lsls	r3, r1, #4
 8000df0:	1ac0      	subs	r0, r0, r3
 8000df2:	4152      	adcs	r2, r2
 8000df4:	08c3      	lsrs	r3, r0, #3
 8000df6:	428b      	cmp	r3, r1
 8000df8:	d301      	bcc.n	8000dfe <__divsi3+0xde>
 8000dfa:	00cb      	lsls	r3, r1, #3
 8000dfc:	1ac0      	subs	r0, r0, r3
 8000dfe:	4152      	adcs	r2, r2
 8000e00:	0883      	lsrs	r3, r0, #2
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d301      	bcc.n	8000e0a <__divsi3+0xea>
 8000e06:	008b      	lsls	r3, r1, #2
 8000e08:	1ac0      	subs	r0, r0, r3
 8000e0a:	4152      	adcs	r2, r2
 8000e0c:	0843      	lsrs	r3, r0, #1
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d301      	bcc.n	8000e16 <__divsi3+0xf6>
 8000e12:	004b      	lsls	r3, r1, #1
 8000e14:	1ac0      	subs	r0, r0, r3
 8000e16:	4152      	adcs	r2, r2
 8000e18:	1a41      	subs	r1, r0, r1
 8000e1a:	d200      	bcs.n	8000e1e <__divsi3+0xfe>
 8000e1c:	4601      	mov	r1, r0
 8000e1e:	4152      	adcs	r2, r2
 8000e20:	4610      	mov	r0, r2
 8000e22:	4770      	bx	lr
 8000e24:	e05d      	b.n	8000ee2 <__divsi3+0x1c2>
 8000e26:	0fca      	lsrs	r2, r1, #31
 8000e28:	d000      	beq.n	8000e2c <__divsi3+0x10c>
 8000e2a:	4249      	negs	r1, r1
 8000e2c:	1003      	asrs	r3, r0, #32
 8000e2e:	d300      	bcc.n	8000e32 <__divsi3+0x112>
 8000e30:	4240      	negs	r0, r0
 8000e32:	4053      	eors	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	469c      	mov	ip, r3
 8000e38:	0903      	lsrs	r3, r0, #4
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d32d      	bcc.n	8000e9a <__divsi3+0x17a>
 8000e3e:	0a03      	lsrs	r3, r0, #8
 8000e40:	428b      	cmp	r3, r1
 8000e42:	d312      	bcc.n	8000e6a <__divsi3+0x14a>
 8000e44:	22fc      	movs	r2, #252	@ 0xfc
 8000e46:	0189      	lsls	r1, r1, #6
 8000e48:	ba12      	rev	r2, r2
 8000e4a:	0a03      	lsrs	r3, r0, #8
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d30c      	bcc.n	8000e6a <__divsi3+0x14a>
 8000e50:	0189      	lsls	r1, r1, #6
 8000e52:	1192      	asrs	r2, r2, #6
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d308      	bcc.n	8000e6a <__divsi3+0x14a>
 8000e58:	0189      	lsls	r1, r1, #6
 8000e5a:	1192      	asrs	r2, r2, #6
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d304      	bcc.n	8000e6a <__divsi3+0x14a>
 8000e60:	0189      	lsls	r1, r1, #6
 8000e62:	d03a      	beq.n	8000eda <__divsi3+0x1ba>
 8000e64:	1192      	asrs	r2, r2, #6
 8000e66:	e000      	b.n	8000e6a <__divsi3+0x14a>
 8000e68:	0989      	lsrs	r1, r1, #6
 8000e6a:	09c3      	lsrs	r3, r0, #7
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d301      	bcc.n	8000e74 <__divsi3+0x154>
 8000e70:	01cb      	lsls	r3, r1, #7
 8000e72:	1ac0      	subs	r0, r0, r3
 8000e74:	4152      	adcs	r2, r2
 8000e76:	0983      	lsrs	r3, r0, #6
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d301      	bcc.n	8000e80 <__divsi3+0x160>
 8000e7c:	018b      	lsls	r3, r1, #6
 8000e7e:	1ac0      	subs	r0, r0, r3
 8000e80:	4152      	adcs	r2, r2
 8000e82:	0943      	lsrs	r3, r0, #5
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d301      	bcc.n	8000e8c <__divsi3+0x16c>
 8000e88:	014b      	lsls	r3, r1, #5
 8000e8a:	1ac0      	subs	r0, r0, r3
 8000e8c:	4152      	adcs	r2, r2
 8000e8e:	0903      	lsrs	r3, r0, #4
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d301      	bcc.n	8000e98 <__divsi3+0x178>
 8000e94:	010b      	lsls	r3, r1, #4
 8000e96:	1ac0      	subs	r0, r0, r3
 8000e98:	4152      	adcs	r2, r2
 8000e9a:	08c3      	lsrs	r3, r0, #3
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d301      	bcc.n	8000ea4 <__divsi3+0x184>
 8000ea0:	00cb      	lsls	r3, r1, #3
 8000ea2:	1ac0      	subs	r0, r0, r3
 8000ea4:	4152      	adcs	r2, r2
 8000ea6:	0883      	lsrs	r3, r0, #2
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d301      	bcc.n	8000eb0 <__divsi3+0x190>
 8000eac:	008b      	lsls	r3, r1, #2
 8000eae:	1ac0      	subs	r0, r0, r3
 8000eb0:	4152      	adcs	r2, r2
 8000eb2:	d2d9      	bcs.n	8000e68 <__divsi3+0x148>
 8000eb4:	0843      	lsrs	r3, r0, #1
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d301      	bcc.n	8000ebe <__divsi3+0x19e>
 8000eba:	004b      	lsls	r3, r1, #1
 8000ebc:	1ac0      	subs	r0, r0, r3
 8000ebe:	4152      	adcs	r2, r2
 8000ec0:	1a41      	subs	r1, r0, r1
 8000ec2:	d200      	bcs.n	8000ec6 <__divsi3+0x1a6>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	4663      	mov	r3, ip
 8000ec8:	4152      	adcs	r2, r2
 8000eca:	105b      	asrs	r3, r3, #1
 8000ecc:	4610      	mov	r0, r2
 8000ece:	d301      	bcc.n	8000ed4 <__divsi3+0x1b4>
 8000ed0:	4240      	negs	r0, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d500      	bpl.n	8000ed8 <__divsi3+0x1b8>
 8000ed6:	4249      	negs	r1, r1
 8000ed8:	4770      	bx	lr
 8000eda:	4663      	mov	r3, ip
 8000edc:	105b      	asrs	r3, r3, #1
 8000ede:	d300      	bcc.n	8000ee2 <__divsi3+0x1c2>
 8000ee0:	4240      	negs	r0, r0
 8000ee2:	b501      	push	{r0, lr}
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	f000 f805 	bl	8000ef4 <__aeabi_idiv0>
 8000eea:	bd02      	pop	{r1, pc}

08000eec <__aeabi_idivmod>:
 8000eec:	2900      	cmp	r1, #0
 8000eee:	d0f8      	beq.n	8000ee2 <__divsi3+0x1c2>
 8000ef0:	e716      	b.n	8000d20 <__divsi3>
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	46c0      	nop			@ (mov r8, r8)

08000ef8 <memcpy>:
 8000ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efa:	0005      	movs	r5, r0
 8000efc:	2a0f      	cmp	r2, #15
 8000efe:	d931      	bls.n	8000f64 <memcpy+0x6c>
 8000f00:	2703      	movs	r7, #3
 8000f02:	003e      	movs	r6, r7
 8000f04:	430d      	orrs	r5, r1
 8000f06:	000c      	movs	r4, r1
 8000f08:	0003      	movs	r3, r0
 8000f0a:	402e      	ands	r6, r5
 8000f0c:	422f      	tst	r7, r5
 8000f0e:	d134      	bne.n	8000f7a <memcpy+0x82>
 8000f10:	0015      	movs	r5, r2
 8000f12:	3d10      	subs	r5, #16
 8000f14:	092d      	lsrs	r5, r5, #4
 8000f16:	46ac      	mov	ip, r5
 8000f18:	012f      	lsls	r7, r5, #4
 8000f1a:	183f      	adds	r7, r7, r0
 8000f1c:	6865      	ldr	r5, [r4, #4]
 8000f1e:	605d      	str	r5, [r3, #4]
 8000f20:	68a5      	ldr	r5, [r4, #8]
 8000f22:	609d      	str	r5, [r3, #8]
 8000f24:	68e5      	ldr	r5, [r4, #12]
 8000f26:	60dd      	str	r5, [r3, #12]
 8000f28:	6825      	ldr	r5, [r4, #0]
 8000f2a:	3410      	adds	r4, #16
 8000f2c:	601d      	str	r5, [r3, #0]
 8000f2e:	001d      	movs	r5, r3
 8000f30:	3310      	adds	r3, #16
 8000f32:	42bd      	cmp	r5, r7
 8000f34:	d1f2      	bne.n	8000f1c <memcpy+0x24>
 8000f36:	4665      	mov	r5, ip
 8000f38:	230f      	movs	r3, #15
 8000f3a:	240c      	movs	r4, #12
 8000f3c:	3501      	adds	r5, #1
 8000f3e:	012d      	lsls	r5, r5, #4
 8000f40:	1949      	adds	r1, r1, r5
 8000f42:	4013      	ands	r3, r2
 8000f44:	1945      	adds	r5, r0, r5
 8000f46:	4214      	tst	r4, r2
 8000f48:	d01a      	beq.n	8000f80 <memcpy+0x88>
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	3301      	adds	r3, #1
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	598c      	ldr	r4, [r1, r6]
 8000f54:	51ac      	str	r4, [r5, r6]
 8000f56:	3604      	adds	r6, #4
 8000f58:	429e      	cmp	r6, r3
 8000f5a:	d1fa      	bne.n	8000f52 <memcpy+0x5a>
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	19ad      	adds	r5, r5, r6
 8000f60:	1989      	adds	r1, r1, r6
 8000f62:	401a      	ands	r2, r3
 8000f64:	1e56      	subs	r6, r2, #1
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	d006      	beq.n	8000f78 <memcpy+0x80>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	5ccc      	ldrb	r4, [r1, r3]
 8000f6e:	001a      	movs	r2, r3
 8000f70:	54ec      	strb	r4, [r5, r3]
 8000f72:	3301      	adds	r3, #1
 8000f74:	4296      	cmp	r6, r2
 8000f76:	d1f9      	bne.n	8000f6c <memcpy+0x74>
 8000f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f7a:	0005      	movs	r5, r0
 8000f7c:	1e56      	subs	r6, r2, #1
 8000f7e:	e7f4      	b.n	8000f6a <memcpy+0x72>
 8000f80:	001a      	movs	r2, r3
 8000f82:	e7ef      	b.n	8000f64 <memcpy+0x6c>

08000f84 <__libc_init_array>:
 8000f84:	b570      	push	{r4, r5, r6, lr}
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <__libc_init_array+0x38>)
 8000f88:	4d0d      	ldr	r5, [pc, #52]	@ (8000fc0 <__libc_init_array+0x3c>)
 8000f8a:	1b5e      	subs	r6, r3, r5
 8000f8c:	10b6      	asrs	r6, r6, #2
 8000f8e:	42ab      	cmp	r3, r5
 8000f90:	d005      	beq.n	8000f9e <__libc_init_array+0x1a>
 8000f92:	2400      	movs	r4, #0
 8000f94:	cd08      	ldmia	r5!, {r3}
 8000f96:	3401      	adds	r4, #1
 8000f98:	4798      	blx	r3
 8000f9a:	42a6      	cmp	r6, r4
 8000f9c:	d8fa      	bhi.n	8000f94 <__libc_init_array+0x10>
 8000f9e:	f000 fb75 	bl	800168c <_init>
 8000fa2:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <__libc_init_array+0x40>)
 8000fa4:	4d08      	ldr	r5, [pc, #32]	@ (8000fc8 <__libc_init_array+0x44>)
 8000fa6:	1b5e      	subs	r6, r3, r5
 8000fa8:	10b6      	asrs	r6, r6, #2
 8000faa:	42ab      	cmp	r3, r5
 8000fac:	d005      	beq.n	8000fba <__libc_init_array+0x36>
 8000fae:	2400      	movs	r4, #0
 8000fb0:	cd08      	ldmia	r5!, {r3}
 8000fb2:	3401      	adds	r4, #1
 8000fb4:	4798      	blx	r3
 8000fb6:	42a6      	cmp	r6, r4
 8000fb8:	d8fa      	bhi.n	8000fb0 <__libc_init_array+0x2c>
 8000fba:	bd70      	pop	{r4, r5, r6, pc}
	...

08000fcc <System_Clock_Init>:

/**
 * @brief  Initializes the STM32F030R8 clock
 * @retval None
 */
void System_Clock_Init(){
 8000fcc:	b510      	push	{r4, lr}
  RCC_GetClocksFreq(&RCC_Clocks);
 8000fce:	4c0c      	ldr	r4, [pc, #48]	@ (8001000 <System_Clock_Init+0x34>)
 8000fd0:	0020      	movs	r0, r4
 8000fd2:	f7ff fb4b 	bl	800066c <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8000fd6:	21fa      	movs	r1, #250	@ 0xfa
 8000fd8:	6860      	ldr	r0, [r4, #4]
 8000fda:	0089      	lsls	r1, r1, #2
 8000fdc:	f7ff fe16 	bl	8000c0c <__udivsi3>
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000fe0:	21c0      	movs	r1, #192	@ 0xc0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000fe2:	4a08      	ldr	r2, [pc, #32]	@ (8001004 <System_Clock_Init+0x38>)
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000fe8:	4807      	ldr	r0, [pc, #28]	@ (8001008 <System_Clock_Init+0x3c>)
 8000fea:	0609      	lsls	r1, r1, #24
 8000fec:	6a03      	ldr	r3, [r0, #32]
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	430b      	orrs	r3, r1
 8000ff4:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffa:	3307      	adds	r3, #7
 8000ffc:	6013      	str	r3, [r2, #0]
}
 8000ffe:	bd10      	pop	{r4, pc}
 8001000:	20000018 	.word	0x20000018
 8001004:	e000e010 	.word	0xe000e010
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in 1 ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 800100c:	b082      	sub	sp, #8
 800100e:	9001      	str	r0, [sp, #4]
  TimingDelay = nTime;
 8001010:	9a01      	ldr	r2, [sp, #4]
 8001012:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <Delay+0x14>)
 8001014:	601a      	str	r2, [r3, #0]

  while(TimingDelay != 0);
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	2a00      	cmp	r2, #0
 800101a:	d1fc      	bne.n	8001016 <Delay+0xa>
}
 800101c:	b002      	add	sp, #8
 800101e:	4770      	bx	lr
 8001020:	20000038 	.word	0x20000038

08001024 <main>:
{
 8001024:	b510      	push	{r4, lr}
 8001026:	b088      	sub	sp, #32
  unsigned char data[32] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06,
 8001028:	2220      	movs	r2, #32
 800102a:	4911      	ldr	r1, [pc, #68]	@ (8001070 <main+0x4c>)
 800102c:	4668      	mov	r0, sp
 800102e:	f7ff ff63 	bl	8000ef8 <memcpy>
  System_Clock_Init();
 8001032:	f7ff ffcb 	bl	8000fcc <System_Clock_Init>
  NRF24L01p_Init(); // TEST
 8001036:	f000 fab9 	bl	80015ac <NRF24L01p_Init>
  Delay(1);
 800103a:	2001      	movs	r0, #1
 800103c:	f7ff ffe6 	bl	800100c <Delay>
  test_nrf24_connection(); // TEST
 8001040:	f000 fa66 	bl	8001510 <test_nrf24_connection>
  delay_microseconds(100*1000, NULL);  //wait for NRF24L01+ to power on TEST
 8001044:	2100      	movs	r1, #0
 8001046:	480b      	ldr	r0, [pc, #44]	@ (8001074 <main+0x50>)
 8001048:	f000 f8b8 	bl	80011bc <delay_microseconds>
  transmit(data, sizeof(data)/sizeof(unsigned char), sizeof(unsigned char)); // TEST
 800104c:	2201      	movs	r2, #1
 800104e:	2120      	movs	r1, #32
 8001050:	4668      	mov	r0, sp
 8001052:	f000 fa11 	bl	8001478 <transmit>
    Delay(1000);
 8001056:	24fa      	movs	r4, #250	@ 0xfa
  BlinkSpeed = 0;
 8001058:	2200      	movs	r2, #0
 800105a:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <main+0x54>)
    Delay(1000);
 800105c:	00a4      	lsls	r4, r4, #2
  BlinkSpeed = 0;
 800105e:	701a      	strb	r2, [r3, #0]
    STM_EVAL_LEDToggle(LED2);
 8001060:	2000      	movs	r0, #0
 8001062:	f000 f86f 	bl	8001144 <STM_EVAL_LEDToggle>
    Delay(1000);
 8001066:	0020      	movs	r0, r4
 8001068:	f7ff ffd0 	bl	800100c <Delay>
  while (1)
 800106c:	e7f8      	b.n	8001060 <main+0x3c>
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	08001668 	.word	0x08001668
 8001074:	000186a0 	.word	0x000186a0
 8001078:	20000034 	.word	0x20000034

0800107c <TimingDelay_Decrement>:
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 800107c:	4b03      	ldr	r3, [pc, #12]	@ (800108c <TimingDelay_Decrement+0x10>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	2a00      	cmp	r2, #0
 8001082:	d002      	beq.n	800108a <TimingDelay_Decrement+0xe>
  { 
    TimingDelay--;
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	3a01      	subs	r2, #1
 8001088:	601a      	str	r2, [r3, #0]
  }
}
 800108a:	4770      	bx	lr
 800108c:	20000038 	.word	0x20000038

08001090 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 8001090:	b513      	push	{r0, r1, r4, lr}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001092:	2001      	movs	r0, #1

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001094:	240f      	movs	r4, #15
  RCC->CR |= (uint32_t)0x00000001;
 8001096:	4b24      	ldr	r3, [pc, #144]	@ (8001128 <SystemInit+0x98>)
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8001098:	4924      	ldr	r1, [pc, #144]	@ (800112c <SystemInit+0x9c>)
  RCC->CR |= (uint32_t)0x00000001;
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4302      	orrs	r2, r0
 800109e:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	400a      	ands	r2, r1
 80010a4:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4921      	ldr	r1, [pc, #132]	@ (8001130 <SystemInit+0xa0>)
 80010aa:	400a      	ands	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4920      	ldr	r1, [pc, #128]	@ (8001134 <SystemInit+0xa4>)
 80010b2:	400a      	ands	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	491f      	ldr	r1, [pc, #124]	@ (8001138 <SystemInit+0xa8>)
 80010ba:	400a      	ands	r2, r1
 80010bc:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80010be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010c0:	43a2      	bics	r2, r4
 80010c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 80010c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010c6:	4c1d      	ldr	r4, [pc, #116]	@ (800113c <SystemInit+0xac>)
 80010c8:	4022      	ands	r2, r4
 80010ca:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80010cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010ce:	4382      	bics	r2, r0
 80010d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80010d6:	9200      	str	r2, [sp, #0]
 80010d8:	9201      	str	r2, [sp, #4]
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 80010da:	4a19      	ldr	r2, [pc, #100]	@ (8001140 <SystemInit+0xb0>)
 80010dc:	3010      	adds	r0, #16
 80010de:	6010      	str	r0, [r2, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	605a      	str	r2, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 80010e4:	685a      	ldr	r2, [r3, #4]
 80010e6:	605a      	str	r2, [r3, #4]

  /* PLL configuration = (HSI/2) * 12 = ~48 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80010e8:	685a      	ldr	r2, [r3, #4]
 80010ea:	400a      	ands	r2, r1
 80010ec:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL12);
 80010ee:	22a0      	movs	r2, #160	@ 0xa0
 80010f0:	6859      	ldr	r1, [r3, #4]
 80010f2:	0392      	lsls	r2, r2, #14
 80010f4:	430a      	orrs	r2, r1
 80010f6:	605a      	str	r2, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80010f8:	2280      	movs	r2, #128	@ 0x80
 80010fa:	6819      	ldr	r1, [r3, #0]
 80010fc:	0452      	lsls	r2, r2, #17
 80010fe:	430a      	orrs	r2, r1
 8001100:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001102:	2280      	movs	r2, #128	@ 0x80
 8001104:	0492      	lsls	r2, r2, #18
 8001106:	6819      	ldr	r1, [r3, #0]
 8001108:	4211      	tst	r1, r2
 800110a:	d0fc      	beq.n	8001106 <SystemInit+0x76>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800110c:	2103      	movs	r1, #3
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	438a      	bics	r2, r1
 8001112:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001114:	2202      	movs	r2, #2
 8001116:	6859      	ldr	r1, [r3, #4]
 8001118:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800111a:	210c      	movs	r1, #12
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800111c:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	400a      	ands	r2, r1
 8001122:	2a08      	cmp	r2, #8
 8001124:	d1fb      	bne.n	800111e <SystemInit+0x8e>
}
 8001126:	bd13      	pop	{r0, r1, r4, pc}
 8001128:	40021000 	.word	0x40021000
 800112c:	f8ffb80c 	.word	0xf8ffb80c
 8001130:	fef6ffff 	.word	0xfef6ffff
 8001134:	fffbffff 	.word	0xfffbffff
 8001138:	ffc0ffff 	.word	0xffc0ffff
 800113c:	fffffeac 	.word	0xfffffeac
 8001140:	40022000 	.word	0x40022000

08001144 <STM_EVAL_LEDToggle>:
  *         This parameter must be: LED2
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8001144:	4b03      	ldr	r3, [pc, #12]	@ (8001154 <STM_EVAL_LEDToggle+0x10>)
 8001146:	0080      	lsls	r0, r0, #2
 8001148:	58c2      	ldr	r2, [r0, r3]
 800114a:	2320      	movs	r3, #32
 800114c:	8a91      	ldrh	r1, [r2, #20]
 800114e:	404b      	eors	r3, r1
 8001150:	8293      	strh	r3, [r2, #20]
}
 8001152:	4770      	bx	lr
 8001154:	20000004 	.word	0x20000004

08001158 <STM_EVAL_PBGetState>:
  *   This parameter must be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001158:	2180      	movs	r1, #128	@ 0x80
{
 800115a:	b510      	push	{r4, lr}
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <STM_EVAL_PBGetState+0x14>)
 800115e:	0080      	lsls	r0, r0, #2
 8001160:	58c0      	ldr	r0, [r0, r3]
 8001162:	0189      	lsls	r1, r1, #6
 8001164:	f7ff f8e4 	bl	8000330 <GPIO_ReadInputDataBit>
}
 8001168:	bd10      	pop	{r4, pc}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	20000000 	.word	0x20000000

08001170 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8001170:	4770      	bx	lr

08001172 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001172:	e7fe      	b.n	8001172 <HardFault_Handler>

08001174 <SVC_Handler>:
/**
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
 8001174:	4770      	bx	lr

08001176 <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 8001176:	4770      	bx	lr

08001178 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001178:	b510      	push	{r4, lr}
  TimingDelay_Decrement();
 800117a:	f7ff ff7f 	bl	800107c <TimingDelay_Decrement>
}
 800117e:	bd10      	pop	{r4, pc}

08001180 <EXTI4_15_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI4_15_IRQHandler(void)
{
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 8001180:	2080      	movs	r0, #128	@ 0x80
{
 8001182:	b510      	push	{r4, lr}
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 8001184:	0180      	lsls	r0, r0, #6
 8001186:	f7fe ffff 	bl	8000188 <EXTI_GetITStatus>
 800118a:	2801      	cmp	r0, #1
 800118c:	d10e      	bne.n	80011ac <EXTI4_15_IRQHandler+0x2c>
 800118e:	2000      	movs	r0, #0
 8001190:	f7ff ffe2 	bl	8001158 <STM_EVAL_PBGetState>
 8001194:	2800      	cmp	r0, #0
 8001196:	d009      	beq.n	80011ac <EXTI4_15_IRQHandler+0x2c>
	{		
  if(BlinkSpeed == 1)
 8001198:	4a07      	ldr	r2, [pc, #28]	@ (80011b8 <EXTI4_15_IRQHandler+0x38>)
 800119a:	7813      	ldrb	r3, [r2, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d106      	bne.n	80011ae <EXTI4_15_IRQHandler+0x2e>
  {
    BlinkSpeed = 0;
 80011a0:	2300      	movs	r3, #0
  else
  {
    BlinkSpeed ++;
  }
  /* Clear the EXTI line pending bit */
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80011a2:	2080      	movs	r0, #128	@ 0x80
 80011a4:	0180      	lsls	r0, r0, #6
    BlinkSpeed ++;
 80011a6:	7013      	strb	r3, [r2, #0]
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80011a8:	f7fe fffc 	bl	80001a4 <EXTI_ClearITPendingBit>
  }	
}
 80011ac:	bd10      	pop	{r4, pc}
    BlinkSpeed ++;
 80011ae:	7813      	ldrb	r3, [r2, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	e7f5      	b.n	80011a2 <EXTI4_15_IRQHandler+0x22>
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	20000034 	.word	0x20000034

080011bc <delay_microseconds>:
/**
 * @brief  Delay function for BME280 drivers.
 * @param  usec: specifies the delay time length, in 1 microsecond.
 * @retval None
 */
void __attribute__((optimize("O0"))) delay_microseconds(uint32_t usec, void *intf_ptr){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  for(volatile uint32_t counter = 0; counter < usec; counter++){
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	e024      	b.n	8001216 <delay_microseconds+0x5a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80011cc:	46c0      	nop			@ (mov r8, r8)
}
 80011ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011d0:	46c0      	nop			@ (mov r8, r8)
}
 80011d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011d4:	46c0      	nop			@ (mov r8, r8)
}
 80011d6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011d8:	46c0      	nop			@ (mov r8, r8)
}
 80011da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011dc:	46c0      	nop			@ (mov r8, r8)
}
 80011de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011e0:	46c0      	nop			@ (mov r8, r8)
}
 80011e2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011e4:	46c0      	nop			@ (mov r8, r8)
}
 80011e6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011e8:	46c0      	nop			@ (mov r8, r8)
}
 80011ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011ec:	46c0      	nop			@ (mov r8, r8)
}
 80011ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011f0:	46c0      	nop			@ (mov r8, r8)
}
 80011f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011f4:	46c0      	nop			@ (mov r8, r8)
}
 80011f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011f8:	46c0      	nop			@ (mov r8, r8)
}
 80011fa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80011fc:	46c0      	nop			@ (mov r8, r8)
}
 80011fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8001200:	46c0      	nop			@ (mov r8, r8)
}
 8001202:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8001204:	46c0      	nop			@ (mov r8, r8)
}
 8001206:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8001208:	46c0      	nop			@ (mov r8, r8)
}
 800120a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 800120c:	46c0      	nop			@ (mov r8, r8)
}
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	3301      	adds	r3, #1
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	429a      	cmp	r2, r3
 800121c:	d8d6      	bhi.n	80011cc <delay_microseconds+0x10>
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();
    // this is nearly perfect timing
  }
}
 800121e:	46c0      	nop			@ (mov r8, r8)
 8001220:	46c0      	nop			@ (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	b004      	add	sp, #16
 8001226:	bd80      	pop	{r7, pc}

08001228 <set_nrf24_SPI_CE.part.0>:

/**
 * @brief  Enables the CE pin for the NRF24LO1+ module. Active low
 * @retval None
 */
void set_nrf24_SPI_CE(uint8_t input){
 8001228:	b510      	push	{r4, lr}
  if(input == 1){
    (GPIOA->BSRR = GPIO_BSRR_BS_8);
  }
  else{
    delay_microseconds(5, NULL); // Makes sure CE doesn't go low too quickly after last SPI operation TODO check if necessary
 800122a:	2100      	movs	r1, #0
 800122c:	2005      	movs	r0, #5
 800122e:	f7ff ffc5 	bl	80011bc <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_8);
 8001232:	2390      	movs	r3, #144	@ 0x90
 8001234:	2280      	movs	r2, #128	@ 0x80
 8001236:	05db      	lsls	r3, r3, #23
 8001238:	0452      	lsls	r2, r2, #17
 800123a:	619a      	str	r2, [r3, #24]
  }
}
 800123c:	bd10      	pop	{r4, pc}
	...

08001240 <set_nrf24_SPI_CSN>:
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 8001240:	2380      	movs	r3, #128	@ 0x80
void set_nrf24_SPI_CSN(uint8_t input){
 8001242:	b510      	push	{r4, lr}
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 8001244:	4c09      	ldr	r4, [pc, #36]	@ (800126c <set_nrf24_SPI_CSN+0x2c>)
 8001246:	8922      	ldrh	r2, [r4, #8]
 8001248:	0011      	movs	r1, r2
 800124a:	4019      	ands	r1, r3
 800124c:	421a      	tst	r2, r3
 800124e:	d1fa      	bne.n	8001246 <set_nrf24_SPI_CSN+0x6>
  if(input == 1){
 8001250:	2490      	movs	r4, #144	@ 0x90
 8001252:	05e4      	lsls	r4, r4, #23
 8001254:	2801      	cmp	r0, #1
 8001256:	d103      	bne.n	8001260 <set_nrf24_SPI_CSN+0x20>
    (GPIOA->BSRR = GPIO_BSRR_BS_10);
 8001258:	2380      	movs	r3, #128	@ 0x80
 800125a:	00db      	lsls	r3, r3, #3
    (GPIOA->BSRR = GPIO_BSRR_BR_10);
 800125c:	61a3      	str	r3, [r4, #24]
}
 800125e:	bd10      	pop	{r4, pc}
    delay_microseconds(5, NULL); // Makes sure CSN doesn't go low too quickly after last SPI operation
 8001260:	2005      	movs	r0, #5
 8001262:	f7ff ffab 	bl	80011bc <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_10);
 8001266:	2380      	movs	r3, #128	@ 0x80
 8001268:	04db      	lsls	r3, r3, #19
 800126a:	e7f7      	b.n	800125c <set_nrf24_SPI_CSN+0x1c>
 800126c:	40013000 	.word	0x40013000

08001270 <nrf24_write_register>:
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8001270:	b570      	push	{r4, r5, r6, lr}
    txData[0] = reg | WRITE_COMMAND; // Write command
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <nrf24_write_register+0x34>)
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8001274:	000c      	movs	r4, r1
    txData[0] = reg | WRITE_COMMAND; // Write command
 8001276:	781d      	ldrb	r5, [r3, #0]
 8001278:	4305      	orrs	r5, r0
    set_nrf24_SPI_CSN(0);
 800127a:	2000      	movs	r0, #0
 800127c:	f7ff ffe0 	bl	8001240 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001280:	2101      	movs	r1, #1
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8001282:	4a09      	ldr	r2, [pc, #36]	@ (80012a8 <nrf24_write_register+0x38>)
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001284:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <nrf24_write_register+0x3c>)
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8001286:	7015      	strb	r5, [r2, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001288:	8918      	ldrh	r0, [r3, #8]
 800128a:	4208      	tst	r0, r1
 800128c:	d0fc      	beq.n	8001288 <nrf24_write_register+0x18>
        (void)SPI1->DR; 
 800128e:	8999      	ldrh	r1, [r3, #12]
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8001290:	7014      	strb	r4, [r2, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001292:	2201      	movs	r2, #1
 8001294:	8919      	ldrh	r1, [r3, #8]
 8001296:	4211      	tst	r1, r2
 8001298:	d0fc      	beq.n	8001294 <nrf24_write_register+0x24>
    set_nrf24_SPI_CSN(1);
 800129a:	2001      	movs	r0, #1
        (void)SPI1->DR; 
 800129c:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 800129e:	f7ff ffcf 	bl	8001240 <set_nrf24_SPI_CSN>
}
 80012a2:	bd70      	pop	{r4, r5, r6, pc}
 80012a4:	2000000e 	.word	0x2000000e
 80012a8:	4001300c 	.word	0x4001300c
 80012ac:	40013000 	.word	0x40013000

080012b0 <nrf24_multiwrite_register>:
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 80012b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 80012b2:	0013      	movs	r3, r2
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 80012b4:	0014      	movs	r4, r2
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 80012b6:	466a      	mov	r2, sp
 80012b8:	3308      	adds	r3, #8
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	1ad3      	subs	r3, r2, r3
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 80012c0:	af00      	add	r7, sp, #0
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 80012c2:	469d      	mov	sp, r3
 80012c4:	466d      	mov	r5, sp
    txData[0] = reg | WRITE_COMMAND; // Write command
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <nrf24_multiwrite_register+0x50>)
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 80012c8:	0022      	movs	r2, r4
    txData[0] = reg | WRITE_COMMAND; // Write command
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4318      	orrs	r0, r3
 80012ce:	7028      	strb	r0, [r5, #0]
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 80012d0:	1c68      	adds	r0, r5, #1
 80012d2:	f7ff fe11 	bl	8000ef8 <memcpy>
    set_nrf24_SPI_CSN(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ffb2 	bl	8001240 <set_nrf24_SPI_CSN>
    for (int i = 0; i < num_bytes+1; i++) {
 80012dc:	2300      	movs	r3, #0
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 80012de:	2001      	movs	r0, #1
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 80012e0:	4908      	ldr	r1, [pc, #32]	@ (8001304 <nrf24_multiwrite_register+0x54>)
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 80012e2:	4a09      	ldr	r2, [pc, #36]	@ (8001308 <nrf24_multiwrite_register+0x58>)
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 80012e4:	5cee      	ldrb	r6, [r5, r3]
 80012e6:	700e      	strb	r6, [r1, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 80012e8:	8916      	ldrh	r6, [r2, #8]
 80012ea:	4206      	tst	r6, r0
 80012ec:	d0fc      	beq.n	80012e8 <nrf24_multiwrite_register+0x38>
    for (int i = 0; i < num_bytes+1; i++) {
 80012ee:	3301      	adds	r3, #1
        (void)SPI1->DR; 
 80012f0:	8996      	ldrh	r6, [r2, #12]
    for (int i = 0; i < num_bytes+1; i++) {
 80012f2:	429c      	cmp	r4, r3
 80012f4:	daf6      	bge.n	80012e4 <nrf24_multiwrite_register+0x34>
    set_nrf24_SPI_CSN(1);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f7ff ffa2 	bl	8001240 <set_nrf24_SPI_CSN>
}
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001300:	2000000e 	.word	0x2000000e
 8001304:	4001300c 	.word	0x4001300c
 8001308:	40013000 	.word	0x40013000

0800130c <nrf24_write_TX_payload>:
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 800130c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800130e:	0003      	movs	r3, r0
    uint8_t txData[len+1]; // Transmit data buffer
 8001310:	4668      	mov	r0, sp
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 8001312:	0014      	movs	r4, r2
    uint8_t txData[len+1]; // Transmit data buffer
 8001314:	3208      	adds	r2, #8
 8001316:	08d2      	lsrs	r2, r2, #3
 8001318:	00d2      	lsls	r2, r2, #3
 800131a:	1a82      	subs	r2, r0, r2
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 800131c:	af00      	add	r7, sp, #0
    uint8_t txData[len+1]; // Transmit data buffer
 800131e:	4695      	mov	sp, r2
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 8001320:	4a13      	ldr	r2, [pc, #76]	@ (8001370 <nrf24_write_TX_payload+0x64>)
    uint8_t txData[len+1]; // Transmit data buffer
 8001322:	466d      	mov	r5, sp
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 8001324:	2900      	cmp	r1, #0
 8001326:	d100      	bne.n	800132a <nrf24_write_TX_payload+0x1e>
 8001328:	4a12      	ldr	r2, [pc, #72]	@ (8001374 <nrf24_write_TX_payload+0x68>)
 800132a:	7812      	ldrb	r2, [r2, #0]
        txData[i+1] = value[i];
 800132c:	0019      	movs	r1, r3
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 800132e:	702a      	strb	r2, [r5, #0]
        txData[i+1] = value[i];
 8001330:	43e2      	mvns	r2, r4
 8001332:	17d2      	asrs	r2, r2, #31
 8001334:	4022      	ands	r2, r4
 8001336:	1c68      	adds	r0, r5, #1
 8001338:	f7ff fdde 	bl	8000ef8 <memcpy>
    set_nrf24_SPI_CSN(0);
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff ff7f 	bl	8001240 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001342:	2601      	movs	r6, #1
    for (int i = 0; i < (len+1); i++) {
 8001344:	2300      	movs	r3, #0
        while (!(SPI1->SR & SPI_SR_TXE)); 
 8001346:	4a0c      	ldr	r2, [pc, #48]	@ (8001378 <nrf24_write_TX_payload+0x6c>)
    for (int i = 0; i < (len+1); i++) {
 8001348:	42a3      	cmp	r3, r4
 800134a:	dd04      	ble.n	8001356 <nrf24_write_TX_payload+0x4a>
    set_nrf24_SPI_CSN(1);
 800134c:	2001      	movs	r0, #1
 800134e:	f7ff ff77 	bl	8001240 <set_nrf24_SPI_CSN>
}
 8001352:	46bd      	mov	sp, r7
 8001354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        while (!(SPI1->SR & SPI_SR_TXE)); 
 8001356:	2002      	movs	r0, #2
 8001358:	8911      	ldrh	r1, [r2, #8]
 800135a:	4201      	tst	r1, r0
 800135c:	d0fb      	beq.n	8001356 <nrf24_write_TX_payload+0x4a>
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 800135e:	5ce9      	ldrb	r1, [r5, r3]
 8001360:	4806      	ldr	r0, [pc, #24]	@ (800137c <nrf24_write_TX_payload+0x70>)
 8001362:	7001      	strb	r1, [r0, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001364:	8911      	ldrh	r1, [r2, #8]
 8001366:	4231      	tst	r1, r6
 8001368:	d0fc      	beq.n	8001364 <nrf24_write_TX_payload+0x58>
        (void)SPI1->DR; 
 800136a:	8991      	ldrh	r1, [r2, #12]
    for (int i = 0; i < (len+1); i++) {
 800136c:	3301      	adds	r3, #1
 800136e:	e7eb      	b.n	8001348 <nrf24_write_TX_payload+0x3c>
 8001370:	2000000d 	.word	0x2000000d
 8001374:	2000000c 	.word	0x2000000c
 8001378:	40013000 	.word	0x40013000
 800137c:	4001300c 	.word	0x4001300c

08001380 <nrf24_clear_TX>:
void nrf24_clear_TX(){
 8001380:	b510      	push	{r4, lr}
    txData[0] = FLUSH_TX; // Write command
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <nrf24_clear_TX+0x24>)
    set_nrf24_SPI_CSN(0);
 8001384:	2000      	movs	r0, #0
    txData[0] = FLUSH_TX; // Write command
 8001386:	781c      	ldrb	r4, [r3, #0]
    set_nrf24_SPI_CSN(0);
 8001388:	f7ff ff5a 	bl	8001240 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 800138c:	2201      	movs	r2, #1
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <nrf24_clear_TX+0x28>)
 8001390:	701c      	strb	r4, [r3, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <nrf24_clear_TX+0x2c>)
 8001394:	8919      	ldrh	r1, [r3, #8]
 8001396:	4211      	tst	r1, r2
 8001398:	d0fc      	beq.n	8001394 <nrf24_clear_TX+0x14>
    set_nrf24_SPI_CSN(1);
 800139a:	2001      	movs	r0, #1
        (void)SPI1->DR; 
 800139c:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 800139e:	f7ff ff4f 	bl	8001240 <set_nrf24_SPI_CSN>
}
 80013a2:	bd10      	pop	{r4, pc}
 80013a4:	2000000a 	.word	0x2000000a
 80013a8:	4001300c 	.word	0x4001300c
 80013ac:	40013000 	.word	0x40013000

080013b0 <transmitBytesNRF>:
void transmitBytesNRF(uint8_t * data, uint8_t data_len) {
 80013b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80013b2:	000d      	movs	r5, r1
 80013b4:	0004      	movs	r4, r0
    uint8_t write_address [3] = {0x93, 0xBD, 0x6B};
 80013b6:	2203      	movs	r2, #3
 80013b8:	4924      	ldr	r1, [pc, #144]	@ (800144c <transmitBytesNRF+0x9c>)
 80013ba:	a801      	add	r0, sp, #4
 80013bc:	f7ff fd9c 	bl	8000ef8 <memcpy>
    nrf24_clear_TX();
 80013c0:	f7ff ffde 	bl	8001380 <nrf24_clear_TX>
    nrf24_write_register(STATUS_REG, 0x30); // Clear MAX_RT and TX Data Sent bit from status register
 80013c4:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <transmitBytesNRF+0xa0>)
 80013c6:	2130      	movs	r1, #48	@ 0x30
 80013c8:	7818      	ldrb	r0, [r3, #0]
 80013ca:	f7ff ff51 	bl	8001270 <nrf24_write_register>
    nrf24_write_register(ENAA, 0x01); // Enable auto ack for pipe 0 //ALL PIPES 0x3F
 80013ce:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <transmitBytesNRF+0xa4>)
 80013d0:	2101      	movs	r1, #1
 80013d2:	7818      	ldrb	r0, [r3, #0]
 80013d4:	f7ff ff4c 	bl	8001270 <nrf24_write_register>
    nrf24_write_register(SETUP_AW, 0x01); // Set to 3 byte address width
 80013d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001458 <transmitBytesNRF+0xa8>)
 80013da:	2101      	movs	r1, #1
 80013dc:	7818      	ldrb	r0, [r3, #0]
 80013de:	f7ff ff47 	bl	8001270 <nrf24_write_register>
    nrf24_multiwrite_register(TX_ADDR, write_address, ADDRESS_LEN); // Set write address
 80013e2:	4e1e      	ldr	r6, [pc, #120]	@ (800145c <transmitBytesNRF+0xac>)
 80013e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <transmitBytesNRF+0xb0>)
 80013e6:	7832      	ldrb	r2, [r6, #0]
 80013e8:	7818      	ldrb	r0, [r3, #0]
 80013ea:	a901      	add	r1, sp, #4
 80013ec:	f7ff ff60 	bl	80012b0 <nrf24_multiwrite_register>
    nrf24_multiwrite_register(RX_ADDR_P0, write_address, ADDRESS_LEN); // Set read address
 80013f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <transmitBytesNRF+0xb4>)
 80013f2:	7832      	ldrb	r2, [r6, #0]
 80013f4:	7818      	ldrb	r0, [r3, #0]
 80013f6:	a901      	add	r1, sp, #4
 80013f8:	f7ff ff5a 	bl	80012b0 <nrf24_multiwrite_register>
    nrf24_write_register(RF_SETUP, 0x00); // Set RF Data Rate to 1Mbps, RF output power to -18dBm
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <transmitBytesNRF+0xb8>)
 80013fe:	2100      	movs	r1, #0
 8001400:	7818      	ldrb	r0, [r3, #0]
 8001402:	f7ff ff35 	bl	8001270 <nrf24_write_register>
    nrf24_write_register(RX_PW_P0, 0x01); // Set payload size to 1 byte
 8001406:	4b19      	ldr	r3, [pc, #100]	@ (800146c <transmitBytesNRF+0xbc>)
 8001408:	2101      	movs	r1, #1
 800140a:	7818      	ldrb	r0, [r3, #0]
 800140c:	f7ff ff30 	bl	8001270 <nrf24_write_register>
    nrf24_write_register(FEATURE, 0x01); // Enable W_TX_PAYLOAD_NOACK command
 8001410:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <transmitBytesNRF+0xc0>)
 8001412:	2101      	movs	r1, #1
 8001414:	7818      	ldrb	r0, [r3, #0]
 8001416:	f7ff ff2b 	bl	8001270 <nrf24_write_register>
    nrf24_write_TX_payload(data, ACK, data_len);            // Write data to be transmitted into TX FIFO
 800141a:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <transmitBytesNRF+0xc4>)
 800141c:	002a      	movs	r2, r5
 800141e:	0020      	movs	r0, r4
 8001420:	7819      	ldrb	r1, [r3, #0]
 8001422:	f7ff ff73 	bl	800130c <nrf24_write_TX_payload>
    (GPIOA->BSRR = GPIO_BSRR_BS_8);
 8001426:	2390      	movs	r3, #144	@ 0x90
 8001428:	2280      	movs	r2, #128	@ 0x80
 800142a:	05db      	lsls	r3, r3, #23
 800142c:	0052      	lsls	r2, r2, #1
    delay_microseconds(130, NULL); // Wait for chip to go into TX mode
 800142e:	2100      	movs	r1, #0
    (GPIOA->BSRR = GPIO_BSRR_BS_8);
 8001430:	619a      	str	r2, [r3, #24]
    delay_microseconds(130, NULL); // Wait for chip to go into TX mode
 8001432:	2082      	movs	r0, #130	@ 0x82
 8001434:	f7ff fec2 	bl	80011bc <delay_microseconds>
    Delay(1);
 8001438:	2001      	movs	r0, #1
 800143a:	f7ff fde7 	bl	800100c <Delay>
    Delay(50);   // Not sure how long this delay needs to be TODO test this
 800143e:	2032      	movs	r0, #50	@ 0x32
 8001440:	f7ff fde4 	bl	800100c <Delay>
  if(input == 1){
 8001444:	f7ff fef0 	bl	8001228 <set_nrf24_SPI_CE.part.0>
}
 8001448:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 800144a:	46c0      	nop			@ (mov r8, r8)
 800144c:	08001655 	.word	0x08001655
 8001450:	2000000b 	.word	0x2000000b
 8001454:	20000015 	.word	0x20000015
 8001458:	20000014 	.word	0x20000014
 800145c:	20000008 	.word	0x20000008
 8001460:	20000010 	.word	0x20000010
 8001464:	20000012 	.word	0x20000012
 8001468:	20000013 	.word	0x20000013
 800146c:	20000011 	.word	0x20000011
 8001470:	2000000f 	.word	0x2000000f
 8001474:	20000009 	.word	0x20000009

08001478 <transmit>:
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8001478:	b570      	push	{r4, r5, r6, lr}
 800147a:	000c      	movs	r4, r1
 800147c:	b08a      	sub	sp, #40	@ 0x28
 800147e:	9001      	str	r0, [sp, #4]
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8001480:	0011      	movs	r1, r2
 8001482:	0020      	movs	r0, r4
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8001484:	0015      	movs	r5, r2
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8001486:	f7ff fc47 	bl	8000d18 <__aeabi_uidivmod>
 800148a:	b2c9      	uxtb	r1, r1
 800148c:	2900      	cmp	r1, #0
 800148e:	d118      	bne.n	80014c2 <transmit+0x4a>
 8001490:	0029      	movs	r1, r5
 8001492:	2020      	movs	r0, #32
 8001494:	f7ff fd2a 	bl	8000eec <__aeabi_idivmod>
 8001498:	1e0e      	subs	r6, r1, #0
 800149a:	d112      	bne.n	80014c2 <transmit+0x4a>
 800149c:	2d00      	cmp	r5, #0
 800149e:	d010      	beq.n	80014c2 <transmit+0x4a>
  nrf24_write_register(CONFIG, 0x0A);         //set to PTX mode and turn on power bit 0x0A
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <transmit+0x94>)
 80014a2:	210a      	movs	r1, #10
 80014a4:	7818      	ldrb	r0, [r3, #0]
 80014a6:	f7ff fee3 	bl	8001270 <nrf24_write_register>
  delay_microseconds(2*1000, NULL);  //wait for chip to go into Standby-I mode
 80014aa:	20fa      	movs	r0, #250	@ 0xfa
 80014ac:	0031      	movs	r1, r6
 80014ae:	00c0      	lsls	r0, r0, #3
 80014b0:	f7ff fe84 	bl	80011bc <delay_microseconds>
  while(data_len > 0){
 80014b4:	2c00      	cmp	r4, #0
 80014b6:	d106      	bne.n	80014c6 <transmit+0x4e>
  nrf24_write_register(CONFIG, 0x08);   //power down by setting PWR_UP bit to 0
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <transmit+0x94>)
 80014ba:	2108      	movs	r1, #8
 80014bc:	7818      	ldrb	r0, [r3, #0]
 80014be:	f7ff fed7 	bl	8001270 <nrf24_write_register>
}
 80014c2:	b00a      	add	sp, #40	@ 0x28
 80014c4:	bd70      	pop	{r4, r5, r6, pc}
    len_left = ((data_len*data_size) >= 32) ? 32 : (data_len*data_size)%32; 
 80014c6:	002b      	movs	r3, r5
 80014c8:	4363      	muls	r3, r4
 80014ca:	001a      	movs	r2, r3
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2b20      	cmp	r3, #32
 80014d0:	dd00      	ble.n	80014d4 <transmit+0x5c>
 80014d2:	2220      	movs	r2, #32
    memcpy(&data_seg[0], (const unsigned char *)data + i, len_left); //mini array of length 32 for buffering transmitted data
 80014d4:	9b01      	ldr	r3, [sp, #4]
 80014d6:	a802      	add	r0, sp, #8
 80014d8:	1999      	adds	r1, r3, r6
 80014da:	f7ff fd0d 	bl	8000ef8 <memcpy>
    transmitBytesNRF(data_seg, len_transmit);
 80014de:	2120      	movs	r1, #32
 80014e0:	a802      	add	r0, sp, #8
 80014e2:	f7ff ff65 	bl	80013b0 <transmitBytesNRF>
    data_len = data_len*data_size > 32 ? data_len-=32/data_size : 0; 
 80014e6:	9b00      	ldr	r3, [sp, #0]
 80014e8:	2b20      	cmp	r3, #32
 80014ea:	dd0c      	ble.n	8001506 <transmit+0x8e>
 80014ec:	2020      	movs	r0, #32
 80014ee:	0029      	movs	r1, r5
 80014f0:	4240      	negs	r0, r0
 80014f2:	f7ff fc15 	bl	8000d20 <__divsi3>
 80014f6:	1824      	adds	r4, r4, r0
 80014f8:	b2e4      	uxtb	r4, r4
    i+=32/data_size;
 80014fa:	0029      	movs	r1, r5
 80014fc:	2020      	movs	r0, #32
 80014fe:	f7ff fc0f 	bl	8000d20 <__divsi3>
 8001502:	1836      	adds	r6, r6, r0
 8001504:	e7d6      	b.n	80014b4 <transmit+0x3c>
    data_len = data_len*data_size > 32 ? data_len-=32/data_size : 0; 
 8001506:	2400      	movs	r4, #0
 8001508:	e7f7      	b.n	80014fa <transmit+0x82>
 800150a:	46c0      	nop			@ (mov r8, r8)
 800150c:	2000003c 	.word	0x2000003c

08001510 <test_nrf24_connection>:
void test_nrf24_connection() {
 8001510:	b510      	push	{r4, lr}
    set_nrf24_SPI_CSN(1); //make sure these pins are at the right level
 8001512:	2001      	movs	r0, #1
 8001514:	f7ff fe94 	bl	8001240 <set_nrf24_SPI_CSN>
  if(input == 1){
 8001518:	f7ff fe86 	bl	8001228 <set_nrf24_SPI_CE.part.0>
    Delay(100); //Let the chip power up and down
 800151c:	2064      	movs	r0, #100	@ 0x64
 800151e:	f7ff fd75 	bl	800100c <Delay>
}
 8001522:	bd10      	pop	{r4, pc}

08001524 <MySPI_Init>:

/**
 * @brief Initializes the SPI connection for the STM32F030R8
 * @retval None
 */
void MySPI_Init(){
 8001524:	b530      	push	{r4, r5, lr}
  //Set up the SPI peripheral
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001526:	2580      	movs	r5, #128	@ 0x80
 8001528:	016d      	lsls	r5, r5, #5
void MySPI_Init(){
 800152a:	b089      	sub	sp, #36	@ 0x24
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800152c:	0028      	movs	r0, r5
 800152e:	2101      	movs	r1, #1
 8001530:	f7ff f948 	bl	80007c4 <RCC_APB2PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
  GPIO_InitTypeDef GPIO_InitStruct;
  SPI_InitTypeDef SPI_InitStruct;
  
  //GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_0);
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8001534:	2490      	movs	r4, #144	@ 0x90
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 8001536:	2080      	movs	r0, #128	@ 0x80
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8001538:	05e4      	lsls	r4, r4, #23
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 800153a:	2101      	movs	r1, #1
 800153c:	0280      	lsls	r0, r0, #10
 800153e:	f7ff f935 	bl	80007ac <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8001542:	0020      	movs	r0, r4
 8001544:	2200      	movs	r2, #0
 8001546:	2105      	movs	r1, #5
 8001548:	f7fe ff16 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_0);
 800154c:	0020      	movs	r0, r4
 800154e:	2200      	movs	r2, #0
 8001550:	2106      	movs	r1, #6
 8001552:	f7fe ff11 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_0);
 8001556:	2200      	movs	r2, #0
 8001558:	0020      	movs	r0, r4
 800155a:	2107      	movs	r1, #7
 800155c:	f7fe ff0c 	bl	8000378 <GPIO_PinAFConfig>

  //Set up the SPI pins
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8001560:	23e0      	movs	r3, #224	@ 0xe0
 8001562:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001564:	4b0f      	ldr	r3, [pc, #60]	@ (80015a4 <MySPI_Init+0x80>)
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001566:	0020      	movs	r0, r4
 8001568:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800156a:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	f7fe fe72 	bl	8000254 <GPIO_Init>

  //Set up the SPI peripheral
  SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001570:	2382      	movs	r3, #130	@ 0x82
 8001572:	045b      	lsls	r3, r3, #17
 8001574:	9303      	str	r3, [sp, #12]
  SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
  SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8001576:	23e0      	movs	r3, #224	@ 0xe0
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	9304      	str	r3, [sp, #16]
  SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
  SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 800157c:	2380      	movs	r3, #128	@ 0x80
 800157e:	049b      	lsls	r3, r3, #18
 8001580:	9305      	str	r3, [sp, #20]
  SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8001582:	2320      	movs	r3, #32
  SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;

  SPI1->CR2 |= SPI_CR2_FRXTH; //RXNE event is generated if the FIFO level is greater than or equal to 8
 8001584:	4c08      	ldr	r4, [pc, #32]	@ (80015a8 <MySPI_Init+0x84>)
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8001586:	9306      	str	r3, [sp, #24]
  SPI1->CR2 |= SPI_CR2_FRXTH; //RXNE event is generated if the FIFO level is greater than or equal to 8
 8001588:	88a3      	ldrh	r3, [r4, #4]

  //Initialize the SPI peripheral
  SPI_Init(SPI1, &SPI_InitStruct);
 800158a:	0020      	movs	r0, r4
  SPI1->CR2 |= SPI_CR2_FRXTH; //RXNE event is generated if the FIFO level is greater than or equal to 8
 800158c:	431d      	orrs	r5, r3
  SPI_Init(SPI1, &SPI_InitStruct);
 800158e:	a903      	add	r1, sp, #12
  SPI1->CR2 |= SPI_CR2_FRXTH; //RXNE event is generated if the FIFO level is greater than or equal to 8
 8001590:	80a5      	strh	r5, [r4, #4]
  SPI_Init(SPI1, &SPI_InitStruct);
 8001592:	f7ff f9c3 	bl	800091c <SPI_Init>
  SPI_Cmd(SPI1, ENABLE);
 8001596:	2101      	movs	r1, #1
 8001598:	0020      	movs	r0, r4
 800159a:	f7ff fa45 	bl	8000a28 <SPI_Cmd>
}
 800159e:	b009      	add	sp, #36	@ 0x24
 80015a0:	bd30      	pop	{r4, r5, pc}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	00000302 	.word	0x00000302
 80015a8:	40013000 	.word	0x40013000

080015ac <NRF24L01p_Init>:

/** 
 * @brief Initialize the NRF24L01+ module
 * @retval None
*/  //Not tested
void NRF24L01p_Init(){
 80015ac:	b530      	push	{r4, r5, lr}
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_10;
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_1.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_1.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_1.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 80015ae:	2490      	movs	r4, #144	@ 0x90
void NRF24L01p_Init(){
 80015b0:	b087      	sub	sp, #28
  MySPI_Init();
 80015b2:	f7ff ffb7 	bl	8001524 <MySPI_Init>
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_10;
 80015b6:	2380      	movs	r3, #128	@ 0x80
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 80015b8:	05e4      	lsls	r4, r4, #23
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 80015ba:	4d0d      	ldr	r5, [pc, #52]	@ (80015f0 <NRF24L01p_Init+0x44>)
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 80015bc:	4669      	mov	r1, sp
 80015be:	0020      	movs	r0, r4
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_10;
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 80015c4:	9501      	str	r5, [sp, #4]
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 80015c6:	f7fe fe45 	bl	8000254 <GPIO_Init>

  GPIO_InitTypeDef GPIO_InitStruct_2;
  //Set up the IRQ pin
  GPIO_InitStruct_2.GPIO_Pin = GPIO_Pin_9;
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct_2.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_2.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <NRF24L01p_Init+0x48>)
  GPIO_InitStruct_2.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 80015d2:	0020      	movs	r0, r4
 80015d4:	a902      	add	r1, sp, #8
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 80015d6:	9303      	str	r3, [sp, #12]
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 80015d8:	f7fe fe3c 	bl	8000254 <GPIO_Init>

   GPIO_InitTypeDef GPIO_InitStruct_3;
  //Set up the CE pin
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_8;
 80015dc:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_3.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_3.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_3.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 80015de:	0020      	movs	r0, r4
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_8;
 80015e0:	005b      	lsls	r3, r3, #1
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 80015e2:	a904      	add	r1, sp, #16
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_8;
 80015e4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
 80015e6:	9505      	str	r5, [sp, #20]
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 80015e8:	f7fe fe34 	bl	8000254 <GPIO_Init>
}
 80015ec:	b007      	add	sp, #28
 80015ee:	bd30      	pop	{r4, r5, pc}
 80015f0:	02000301 	.word	0x02000301
 80015f4:	01000300 	.word	0x01000300

080015f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015f8:	480d      	ldr	r0, [pc, #52]	@ (8001630 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80015fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80015fe:	e003      	b.n	8001608 <LoopCopyDataInit>

08001600 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001602:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001604:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001606:	3104      	adds	r1, #4

08001608 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001608:	480b      	ldr	r0, [pc, #44]	@ (8001638 <LoopForever+0xa>)
  ldr r3, =_edata
 800160a:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <LoopForever+0xe>)
  adds r2, r0, r1
 800160c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800160e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001610:	d3f6      	bcc.n	8001600 <CopyDataInit>
  ldr r2, =_sbss
 8001612:	4a0b      	ldr	r2, [pc, #44]	@ (8001640 <LoopForever+0x12>)
  b LoopFillZerobss
 8001614:	e002      	b.n	800161c <LoopFillZerobss>

08001616 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  str  r3, [r2]
 8001618:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800161a:	3204      	adds	r2, #4

0800161c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <LoopForever+0x16>)
  cmp r2, r3
 800161e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001620:	d3f9      	bcc.n	8001616 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001622:	f7ff fd35 	bl	8001090 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001626:	f7ff fcad 	bl	8000f84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800162a:	f7ff fcfb 	bl	8001024 <main>

0800162e <LoopForever>:
  
LoopForever:
    b LoopForever
 800162e:	e7fe      	b.n	800162e <LoopForever>
  ldr   r0, =_estack
 8001630:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8001634:	080016a4 	.word	0x080016a4
  ldr r0, =_sdata
 8001638:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800163c:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 8001640:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 8001644:	20000040 	.word	0x20000040

08001648 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001648:	e7fe      	b.n	8001648 <ADC1_COMP_IRQHandler>
 800164a:	4320      	.short	0x4320
 800164c:	61502000 	.word	0x61502000
 8001650:	00252000 	.word	0x00252000
 8001654:	6bbd9300 	.word	0x6bbd9300

08001658 <APBAHBPrescTable>:
 8001658:	00000000 04030201 04030201 09080706     ................
 8001668:	04030201 08070605 03020109 07060504     ................
 8001678:	02010908 06050403 01090807 05040302     ................
 8001688:	00000000                                ....

0800168c <_init>:
 800168c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001692:	bc08      	pop	{r3}
 8001694:	469e      	mov	lr, r3
 8001696:	4770      	bx	lr

08001698 <_fini>:
 8001698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169a:	46c0      	nop			@ (mov r8, r8)
 800169c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800169e:	bc08      	pop	{r3}
 80016a0:	469e      	mov	lr, r3
 80016a2:	4770      	bx	lr
