// DO NOT EDIT! Automatically generated!
// Support code for STM32F40x.

// RNG (Random number generator) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 RNG (Random number generator) registers.
		struct {
			Object *cr; // 0x0 Control register
			Object *sr; // 0x4 Status register
			Object *dr; // 0x8 Data register
		} reg;

		struct {

			// CR (Control register) bitfields.
			struct {
				Object *rngen; // [2:2] Random number generator enable
				Object *ie; // [3:3] Interrupt enable
			} cr;

			// SR (Status register) bitfields.
			struct {
				Object *drdy; // [0:0] Data ready
				Object *cecs; // [1:1] Clock error current status
				Object *secs; // [2:2] Seed error current status
				Object *ceis; // [5:5] Clock error interrupt status
				Object *seis; // [6:6] Seed error interrupt status
			} sr;

			// DR (Data register) bitfields.
			struct {
				Object *rndata; // [0:31] Random data
			} dr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32RNGState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_rng_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32RNGState *state = STM32_RNG_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");

	// CR bitfields.
	state->f4.fld.cr.rngen = cm_object_get_child_by_name(state->f4.reg.cr, "RNGEN");
	state->f4.fld.cr.ie = cm_object_get_child_by_name(state->f4.reg.cr, "IE");

	// SR bitfields.
	state->f4.fld.sr.drdy = cm_object_get_child_by_name(state->f4.reg.sr, "DRDY");
	state->f4.fld.sr.cecs = cm_object_get_child_by_name(state->f4.reg.sr, "CECS");
	state->f4.fld.sr.secs = cm_object_get_child_by_name(state->f4.reg.sr, "SECS");
	state->f4.fld.sr.ceis = cm_object_get_child_by_name(state->f4.reg.sr, "CEIS");
	state->f4.fld.sr.seis = cm_object_get_child_by_name(state->f4.reg.sr, "SEIS");

	// DR bitfields.
	state->f4.fld.dr.rndata = cm_object_get_child_by_name(state->f4.reg.dr, "RNDATA");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DCMI (Digital camera interface) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 DCMI (Digital camera interface) registers.
		struct {
			Object *cr; // 0x0 Control register 1
			Object *sr; // 0x4 Status register
			Object *ris; // 0x8 Raw interrupt status register
			Object *ier; // 0xC Interrupt enable register
			Object *mis; // 0x10 Masked interrupt status register
			Object *icr; // 0x14 Interrupt clear register
			Object *escr; // 0x18 Embedded synchronization code register
			Object *esur; // 0x1C Embedded synchronization unmask register
			Object *cwstrt; // 0x20 Crop window start
			Object *cwsize; // 0x24 Crop window size
			Object *dr; // 0x28 Data register
		} reg;

		struct {

			// CR (Control register 1) bitfields.
			struct {
				Object *capture; // [0:0] Capture enable
				Object *cm; // [1:1] Capture mode
				Object *crop; // [2:2] Crop feature
				Object *jpeg; // [3:3] JPEG format
				Object *ess; // [4:4] Embedded synchronization select
				Object *pckpol; // [5:5] Pixel clock polarity
				Object *hspol; // [6:6] Horizontal synchronization polarity
				Object *vspol; // [7:7] Vertical synchronization polarity
				Object *fcrc; // [8:9] Frame capture rate control
				Object *edm; // [10:11] Extended data mode
				Object *enable; // [14:14] DCMI enable
			} cr;

			// SR (Status register) bitfields.
			struct {
				Object *hsync; // [0:0] HSYNC
				Object *vsync; // [1:1] VSYNC
				Object *fne; // [2:2] FIFO not empty
			} sr;

			// RIS (Raw interrupt status register) bitfields.
			struct {
				Object *frame_ris; // [0:0] Capture complete raw interrupt status
				Object *ovr_ris; // [1:1] Overrun raw interrupt status
				Object *err_ris; // [2:2] Synchronization error raw interrupt status
				Object *vsync_ris; // [3:3] VSYNC raw interrupt status
				Object *line_ris; // [4:4] Line raw interrupt status
			} ris;

			// IER (Interrupt enable register) bitfields.
			struct {
				Object *frame_ie; // [0:0] Capture complete interrupt enable
				Object *ovr_ie; // [1:1] Overrun interrupt enable
				Object *err_ie; // [2:2] Synchronization error interrupt enable
				Object *vsync_ie; // [3:3] VSYNC interrupt enable
				Object *line_ie; // [4:4] Line interrupt enable
			} ier;

			// MIS (Masked interrupt status register) bitfields.
			struct {
				Object *frame_mis; // [0:0] Capture complete masked interrupt status
				Object *ovr_mis; // [1:1] Overrun masked interrupt status
				Object *err_mis; // [2:2] Synchronization error masked interrupt status
				Object *vsync_mis; // [3:3] VSYNC masked interrupt status
				Object *line_mis; // [4:4] Line masked interrupt status
			} mis;

			// ICR (Interrupt clear register) bitfields.
			struct {
				Object *frame_isc; // [0:0] Capture complete interrupt status clear
				Object *ovr_isc; // [1:1] Overrun interrupt status clear
				Object *err_isc; // [2:2] Synchronization error interrupt status clear
				Object *vsync_isc; // [3:3] Vertical synch interrupt status clear
				Object *line_isc; // [4:4] Line interrupt status clear
			} icr;

			// ESCR (Embedded synchronization code register) bitfields.
			struct {
				Object *fsc; // [0:7] Frame start delimiter code
				Object *lsc; // [8:15] Line start delimiter code
				Object *lec; // [16:23] Line end delimiter code
				Object *fec; // [24:31] Frame end delimiter code
			} escr;

			// ESUR (Embedded synchronization unmask register) bitfields.
			struct {
				Object *fsu; // [0:7] Frame start delimiter unmask
				Object *lsu; // [8:15] Line start delimiter unmask
				Object *leu; // [16:23] Line end delimiter unmask
				Object *feu; // [24:31] Frame end delimiter unmask
			} esur;

			// CWSTRT (Crop window start) bitfields.
			struct {
				Object *hoffcnt; // [0:13] Horizontal offset count
				Object *vst; // [16:28] Vertical start line count
			} cwstrt;

			// CWSIZE (Crop window size) bitfields.
			struct {
				Object *capcnt; // [0:13] Capture count
				Object *vline; // [16:29] Vertical line count
			} cwsize;

			// DR (Data register) bitfields.
			struct {
				Object *byte0; // [0:7] Data byte 0
				Object *byte1; // [8:15] Data byte 1
				Object *byte2; // [16:23] Data byte 2
				Object *byte3; // [24:31] Data byte 3
			} dr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32DCMIState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_dcmi_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32DCMIState *state = STM32_DCMI_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.ris = cm_object_get_child_by_name(obj, "RIS");
	state->f4.reg.ier = cm_object_get_child_by_name(obj, "IER");
	state->f4.reg.mis = cm_object_get_child_by_name(obj, "MIS");
	state->f4.reg.icr = cm_object_get_child_by_name(obj, "ICR");
	state->f4.reg.escr = cm_object_get_child_by_name(obj, "ESCR");
	state->f4.reg.esur = cm_object_get_child_by_name(obj, "ESUR");
	state->f4.reg.cwstrt = cm_object_get_child_by_name(obj, "CWSTRT");
	state->f4.reg.cwsize = cm_object_get_child_by_name(obj, "CWSIZE");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");

	// CR bitfields.
	state->f4.fld.cr.capture = cm_object_get_child_by_name(state->f4.reg.cr, "CAPTURE");
	state->f4.fld.cr.cm = cm_object_get_child_by_name(state->f4.reg.cr, "CM");
	state->f4.fld.cr.crop = cm_object_get_child_by_name(state->f4.reg.cr, "CROP");
	state->f4.fld.cr.jpeg = cm_object_get_child_by_name(state->f4.reg.cr, "JPEG");
	state->f4.fld.cr.ess = cm_object_get_child_by_name(state->f4.reg.cr, "ESS");
	state->f4.fld.cr.pckpol = cm_object_get_child_by_name(state->f4.reg.cr, "PCKPOL");
	state->f4.fld.cr.hspol = cm_object_get_child_by_name(state->f4.reg.cr, "HSPOL");
	state->f4.fld.cr.vspol = cm_object_get_child_by_name(state->f4.reg.cr, "VSPOL");
	state->f4.fld.cr.fcrc = cm_object_get_child_by_name(state->f4.reg.cr, "FCRC");
	state->f4.fld.cr.edm = cm_object_get_child_by_name(state->f4.reg.cr, "EDM");
	state->f4.fld.cr.enable = cm_object_get_child_by_name(state->f4.reg.cr, "ENABLE");

	// SR bitfields.
	state->f4.fld.sr.hsync = cm_object_get_child_by_name(state->f4.reg.sr, "HSYNC");
	state->f4.fld.sr.vsync = cm_object_get_child_by_name(state->f4.reg.sr, "VSYNC");
	state->f4.fld.sr.fne = cm_object_get_child_by_name(state->f4.reg.sr, "FNE");

	// RIS bitfields.
	state->f4.fld.ris.frame_ris = cm_object_get_child_by_name(state->f4.reg.ris, "FRAME_RIS");
	state->f4.fld.ris.ovr_ris = cm_object_get_child_by_name(state->f4.reg.ris, "OVR_RIS");
	state->f4.fld.ris.err_ris = cm_object_get_child_by_name(state->f4.reg.ris, "ERR_RIS");
	state->f4.fld.ris.vsync_ris = cm_object_get_child_by_name(state->f4.reg.ris, "VSYNC_RIS");
	state->f4.fld.ris.line_ris = cm_object_get_child_by_name(state->f4.reg.ris, "LINE_RIS");

	// IER bitfields.
	state->f4.fld.ier.frame_ie = cm_object_get_child_by_name(state->f4.reg.ier, "FRAME_IE");
	state->f4.fld.ier.ovr_ie = cm_object_get_child_by_name(state->f4.reg.ier, "OVR_IE");
	state->f4.fld.ier.err_ie = cm_object_get_child_by_name(state->f4.reg.ier, "ERR_IE");
	state->f4.fld.ier.vsync_ie = cm_object_get_child_by_name(state->f4.reg.ier, "VSYNC_IE");
	state->f4.fld.ier.line_ie = cm_object_get_child_by_name(state->f4.reg.ier, "LINE_IE");

	// MIS bitfields.
	state->f4.fld.mis.frame_mis = cm_object_get_child_by_name(state->f4.reg.mis, "FRAME_MIS");
	state->f4.fld.mis.ovr_mis = cm_object_get_child_by_name(state->f4.reg.mis, "OVR_MIS");
	state->f4.fld.mis.err_mis = cm_object_get_child_by_name(state->f4.reg.mis, "ERR_MIS");
	state->f4.fld.mis.vsync_mis = cm_object_get_child_by_name(state->f4.reg.mis, "VSYNC_MIS");
	state->f4.fld.mis.line_mis = cm_object_get_child_by_name(state->f4.reg.mis, "LINE_MIS");

	// ICR bitfields.
	state->f4.fld.icr.frame_isc = cm_object_get_child_by_name(state->f4.reg.icr, "FRAME_ISC");
	state->f4.fld.icr.ovr_isc = cm_object_get_child_by_name(state->f4.reg.icr, "OVR_ISC");
	state->f4.fld.icr.err_isc = cm_object_get_child_by_name(state->f4.reg.icr, "ERR_ISC");
	state->f4.fld.icr.vsync_isc = cm_object_get_child_by_name(state->f4.reg.icr, "VSYNC_ISC");
	state->f4.fld.icr.line_isc = cm_object_get_child_by_name(state->f4.reg.icr, "LINE_ISC");

	// ESCR bitfields.
	state->f4.fld.escr.fsc = cm_object_get_child_by_name(state->f4.reg.escr, "FSC");
	state->f4.fld.escr.lsc = cm_object_get_child_by_name(state->f4.reg.escr, "LSC");
	state->f4.fld.escr.lec = cm_object_get_child_by_name(state->f4.reg.escr, "LEC");
	state->f4.fld.escr.fec = cm_object_get_child_by_name(state->f4.reg.escr, "FEC");

	// ESUR bitfields.
	state->f4.fld.esur.fsu = cm_object_get_child_by_name(state->f4.reg.esur, "FSU");
	state->f4.fld.esur.lsu = cm_object_get_child_by_name(state->f4.reg.esur, "LSU");
	state->f4.fld.esur.leu = cm_object_get_child_by_name(state->f4.reg.esur, "LEU");
	state->f4.fld.esur.feu = cm_object_get_child_by_name(state->f4.reg.esur, "FEU");

	// CWSTRT bitfields.
	state->f4.fld.cwstrt.hoffcnt = cm_object_get_child_by_name(state->f4.reg.cwstrt, "HOFFCNT");
	state->f4.fld.cwstrt.vst = cm_object_get_child_by_name(state->f4.reg.cwstrt, "VST");

	// CWSIZE bitfields.
	state->f4.fld.cwsize.capcnt = cm_object_get_child_by_name(state->f4.reg.cwsize, "CAPCNT");
	state->f4.fld.cwsize.vline = cm_object_get_child_by_name(state->f4.reg.cwsize, "VLINE");

	// DR bitfields.
	state->f4.fld.dr.byte0 = cm_object_get_child_by_name(state->f4.reg.dr, "Byte0");
	state->f4.fld.dr.byte1 = cm_object_get_child_by_name(state->f4.reg.dr, "Byte1");
	state->f4.fld.dr.byte2 = cm_object_get_child_by_name(state->f4.reg.dr, "Byte2");
	state->f4.fld.dr.byte3 = cm_object_get_child_by_name(state->f4.reg.dr, "Byte3");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// FSMC (Flexible static memory controller) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 FSMC (Flexible static memory controller) registers.
		struct {
			Object *bcr1; // 0x0 SRAM/NOR-Flash chip-select control register 1
			Object *btr1; // 0x4 SRAM/NOR-Flash chip-select timing register 1
			Object *bcr2; // 0x8 SRAM/NOR-Flash chip-select control register 2
			Object *btr2; // 0xC SRAM/NOR-Flash chip-select timing register 2
			Object *bcr3; // 0x10 SRAM/NOR-Flash chip-select control register 3
			Object *btr3; // 0x14 SRAM/NOR-Flash chip-select timing register 3
			Object *bcr4; // 0x18 SRAM/NOR-Flash chip-select control register 4
			Object *btr4; // 0x1C SRAM/NOR-Flash chip-select timing register 4
			Object *pcr2; // 0x60 PC Card/NAND Flash control register 2
			Object *sr2; // 0x64 FIFO status and interrupt register 2
			Object *pmem2; // 0x68 Common memory space timing register 2
			Object *patt2; // 0x6C Attribute memory space timing register 2
			Object *eccr2; // 0x74 ECC result register 2
			Object *pcr3; // 0x80 PC Card/NAND Flash control register 3
			Object *sr3; // 0x84 FIFO status and interrupt register 3
			Object *pmem3; // 0x88 Common memory space timing register 3
			Object *patt3; // 0x8C Attribute memory space timing register 3
			Object *eccr3; // 0x94 ECC result register 3
			Object *pcr4; // 0xA0 PC Card/NAND Flash control register 4
			Object *sr4; // 0xA4 FIFO status and interrupt register 4
			Object *pmem4; // 0xA8 Common memory space timing register 4
			Object *patt4; // 0xAC Attribute memory space timing register 4
			Object *pio4; // 0xB0 I/O space timing register 4
			Object *bwtr1; // 0x104 SRAM/NOR-Flash write timing registers 1
			Object *bwtr2; // 0x10C SRAM/NOR-Flash write timing registers 2
			Object *bwtr3; // 0x114 SRAM/NOR-Flash write timing registers 3
			Object *bwtr4; // 0x11C SRAM/NOR-Flash write timing registers 4
		} reg;

		struct {

			// BCR1 (SRAM/NOR-Flash chip-select control register 1) bitfields.
			struct {
				Object *mbken; // [0:0] MBKEN
				Object *muxen; // [1:1] MUXEN
				Object *mtyp; // [2:3] MTYP
				Object *mwid; // [4:5] MWID
				Object *faccen; // [6:6] FACCEN
				Object *bursten; // [8:8] BURSTEN
				Object *waitpol; // [9:9] WAITPOL
				Object *waitcfg; // [11:11] WAITCFG
				Object *wren; // [12:12] WREN
				Object *waiten; // [13:13] WAITEN
				Object *extmod; // [14:14] EXTMOD
				Object *asyncwait; // [15:15] ASYNCWAIT
				Object *cburstrw; // [19:19] CBURSTRW
			} bcr1;

			// BTR1 (SRAM/NOR-Flash chip-select timing register 1) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *busturn; // [16:19] BUSTURN
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} btr1;

			// BCR2 (SRAM/NOR-Flash chip-select control register 2) bitfields.
			struct {
				Object *mbken; // [0:0] MBKEN
				Object *muxen; // [1:1] MUXEN
				Object *mtyp; // [2:3] MTYP
				Object *mwid; // [4:5] MWID
				Object *faccen; // [6:6] FACCEN
				Object *bursten; // [8:8] BURSTEN
				Object *waitpol; // [9:9] WAITPOL
				Object *wrapmod; // [10:10] WRAPMOD
				Object *waitcfg; // [11:11] WAITCFG
				Object *wren; // [12:12] WREN
				Object *waiten; // [13:13] WAITEN
				Object *extmod; // [14:14] EXTMOD
				Object *asyncwait; // [15:15] ASYNCWAIT
				Object *cburstrw; // [19:19] CBURSTRW
			} bcr2;

			// BTR2 (SRAM/NOR-Flash chip-select timing register 2) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *busturn; // [16:19] BUSTURN
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} btr2;

			// BCR3 (SRAM/NOR-Flash chip-select control register 3) bitfields.
			struct {
				Object *mbken; // [0:0] MBKEN
				Object *muxen; // [1:1] MUXEN
				Object *mtyp; // [2:3] MTYP
				Object *mwid; // [4:5] MWID
				Object *faccen; // [6:6] FACCEN
				Object *bursten; // [8:8] BURSTEN
				Object *waitpol; // [9:9] WAITPOL
				Object *wrapmod; // [10:10] WRAPMOD
				Object *waitcfg; // [11:11] WAITCFG
				Object *wren; // [12:12] WREN
				Object *waiten; // [13:13] WAITEN
				Object *extmod; // [14:14] EXTMOD
				Object *asyncwait; // [15:15] ASYNCWAIT
				Object *cburstrw; // [19:19] CBURSTRW
			} bcr3;

			// BTR3 (SRAM/NOR-Flash chip-select timing register 3) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *busturn; // [16:19] BUSTURN
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} btr3;

			// BCR4 (SRAM/NOR-Flash chip-select control register 4) bitfields.
			struct {
				Object *mbken; // [0:0] MBKEN
				Object *muxen; // [1:1] MUXEN
				Object *mtyp; // [2:3] MTYP
				Object *mwid; // [4:5] MWID
				Object *faccen; // [6:6] FACCEN
				Object *bursten; // [8:8] BURSTEN
				Object *waitpol; // [9:9] WAITPOL
				Object *wrapmod; // [10:10] WRAPMOD
				Object *waitcfg; // [11:11] WAITCFG
				Object *wren; // [12:12] WREN
				Object *waiten; // [13:13] WAITEN
				Object *extmod; // [14:14] EXTMOD
				Object *asyncwait; // [15:15] ASYNCWAIT
				Object *cburstrw; // [19:19] CBURSTRW
			} bcr4;

			// BTR4 (SRAM/NOR-Flash chip-select timing register 4) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *busturn; // [16:19] BUSTURN
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} btr4;

			// PCR2 (PC Card/NAND Flash control register 2) bitfields.
			struct {
				Object *pwaiten; // [1:1] PWAITEN
				Object *pbken; // [2:2] PBKEN
				Object *ptyp; // [3:3] PTYP
				Object *pwid; // [4:5] PWID
				Object *eccen; // [6:6] ECCEN
				Object *tclr; // [9:12] TCLR
				Object *tar; // [13:16] TAR
				Object *eccps; // [17:19] ECCPS
			} pcr2;

			// SR2 (FIFO status and interrupt register 2) bitfields.
			struct {
				Object *irs; // [0:0] IRS
				Object *ils; // [1:1] ILS
				Object *ifs; // [2:2] IFS
				Object *iren; // [3:3] IREN
				Object *ilen; // [4:4] ILEN
				Object *ifen; // [5:5] IFEN
				Object *fempt; // [6:6] FEMPT
			} sr2;

			// PMEM2 (Common memory space timing register 2) bitfields.
			struct {
				Object *memsetx; // [0:7] MEMSETx
				Object *memwaitx; // [8:15] MEMWAITx
				Object *memholdx; // [16:23] MEMHOLDx
				Object *memhizx; // [24:31] MEMHIZx
			} pmem2;

			// PATT2 (Attribute memory space timing register 2) bitfields.
			struct {
				Object *attsetx; // [0:7] ATTSETx
				Object *attwaitx; // [8:15] ATTWAITx
				Object *attholdx; // [16:23] ATTHOLDx
				Object *atthizx; // [24:31] ATTHIZx
			} patt2;

			// ECCR2 (ECC result register 2) bitfields.
			struct {
				Object *eccx; // [0:31] ECCx
			} eccr2;

			// PCR3 (PC Card/NAND Flash control register 3) bitfields.
			struct {
				Object *pwaiten; // [1:1] PWAITEN
				Object *pbken; // [2:2] PBKEN
				Object *ptyp; // [3:3] PTYP
				Object *pwid; // [4:5] PWID
				Object *eccen; // [6:6] ECCEN
				Object *tclr; // [9:12] TCLR
				Object *tar; // [13:16] TAR
				Object *eccps; // [17:19] ECCPS
			} pcr3;

			// SR3 (FIFO status and interrupt register 3) bitfields.
			struct {
				Object *irs; // [0:0] IRS
				Object *ils; // [1:1] ILS
				Object *ifs; // [2:2] IFS
				Object *iren; // [3:3] IREN
				Object *ilen; // [4:4] ILEN
				Object *ifen; // [5:5] IFEN
				Object *fempt; // [6:6] FEMPT
			} sr3;

			// PMEM3 (Common memory space timing register 3) bitfields.
			struct {
				Object *memsetx; // [0:7] MEMSETx
				Object *memwaitx; // [8:15] MEMWAITx
				Object *memholdx; // [16:23] MEMHOLDx
				Object *memhizx; // [24:31] MEMHIZx
			} pmem3;

			// PATT3 (Attribute memory space timing register 3) bitfields.
			struct {
				Object *attsetx; // [0:7] ATTSETx
				Object *attwaitx; // [8:15] ATTWAITx
				Object *attholdx; // [16:23] ATTHOLDx
				Object *atthizx; // [24:31] ATTHIZx
			} patt3;

			// ECCR3 (ECC result register 3) bitfields.
			struct {
				Object *eccx; // [0:31] ECCx
			} eccr3;

			// PCR4 (PC Card/NAND Flash control register 4) bitfields.
			struct {
				Object *pwaiten; // [1:1] PWAITEN
				Object *pbken; // [2:2] PBKEN
				Object *ptyp; // [3:3] PTYP
				Object *pwid; // [4:5] PWID
				Object *eccen; // [6:6] ECCEN
				Object *tclr; // [9:12] TCLR
				Object *tar; // [13:16] TAR
				Object *eccps; // [17:19] ECCPS
			} pcr4;

			// SR4 (FIFO status and interrupt register 4) bitfields.
			struct {
				Object *irs; // [0:0] IRS
				Object *ils; // [1:1] ILS
				Object *ifs; // [2:2] IFS
				Object *iren; // [3:3] IREN
				Object *ilen; // [4:4] ILEN
				Object *ifen; // [5:5] IFEN
				Object *fempt; // [6:6] FEMPT
			} sr4;

			// PMEM4 (Common memory space timing register 4) bitfields.
			struct {
				Object *memsetx; // [0:7] MEMSETx
				Object *memwaitx; // [8:15] MEMWAITx
				Object *memholdx; // [16:23] MEMHOLDx
				Object *memhizx; // [24:31] MEMHIZx
			} pmem4;

			// PATT4 (Attribute memory space timing register 4) bitfields.
			struct {
				Object *attsetx; // [0:7] ATTSETx
				Object *attwaitx; // [8:15] ATTWAITx
				Object *attholdx; // [16:23] ATTHOLDx
				Object *atthizx; // [24:31] ATTHIZx
			} patt4;

			// PIO4 (I/O space timing register 4) bitfields.
			struct {
				Object *iosetx; // [0:7] IOSETx
				Object *iowaitx; // [8:15] IOWAITx
				Object *ioholdx; // [16:23] IOHOLDx
				Object *iohizx; // [24:31] IOHIZx
			} pio4;

			// BWTR1 (SRAM/NOR-Flash write timing registers 1) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} bwtr1;

			// BWTR2 (SRAM/NOR-Flash write timing registers 2) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} bwtr2;

			// BWTR3 (SRAM/NOR-Flash write timing registers 3) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} bwtr3;

			// BWTR4 (SRAM/NOR-Flash write timing registers 4) bitfields.
			struct {
				Object *addset; // [0:3] ADDSET
				Object *addhld; // [4:7] ADDHLD
				Object *datast; // [8:15] DATAST
				Object *clkdiv; // [20:23] CLKDIV
				Object *datlat; // [24:27] DATLAT
				Object *accmod; // [28:29] ACCMOD
			} bwtr4;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32FSMCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_fsmc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32FSMCState *state = STM32_FSMC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.bcr1 = cm_object_get_child_by_name(obj, "BCR1");
	state->f4.reg.btr1 = cm_object_get_child_by_name(obj, "BTR1");
	state->f4.reg.bcr2 = cm_object_get_child_by_name(obj, "BCR2");
	state->f4.reg.btr2 = cm_object_get_child_by_name(obj, "BTR2");
	state->f4.reg.bcr3 = cm_object_get_child_by_name(obj, "BCR3");
	state->f4.reg.btr3 = cm_object_get_child_by_name(obj, "BTR3");
	state->f4.reg.bcr4 = cm_object_get_child_by_name(obj, "BCR4");
	state->f4.reg.btr4 = cm_object_get_child_by_name(obj, "BTR4");
	state->f4.reg.pcr2 = cm_object_get_child_by_name(obj, "PCR2");
	state->f4.reg.sr2 = cm_object_get_child_by_name(obj, "SR2");
	state->f4.reg.pmem2 = cm_object_get_child_by_name(obj, "PMEM2");
	state->f4.reg.patt2 = cm_object_get_child_by_name(obj, "PATT2");
	state->f4.reg.eccr2 = cm_object_get_child_by_name(obj, "ECCR2");
	state->f4.reg.pcr3 = cm_object_get_child_by_name(obj, "PCR3");
	state->f4.reg.sr3 = cm_object_get_child_by_name(obj, "SR3");
	state->f4.reg.pmem3 = cm_object_get_child_by_name(obj, "PMEM3");
	state->f4.reg.patt3 = cm_object_get_child_by_name(obj, "PATT3");
	state->f4.reg.eccr3 = cm_object_get_child_by_name(obj, "ECCR3");
	state->f4.reg.pcr4 = cm_object_get_child_by_name(obj, "PCR4");
	state->f4.reg.sr4 = cm_object_get_child_by_name(obj, "SR4");
	state->f4.reg.pmem4 = cm_object_get_child_by_name(obj, "PMEM4");
	state->f4.reg.patt4 = cm_object_get_child_by_name(obj, "PATT4");
	state->f4.reg.pio4 = cm_object_get_child_by_name(obj, "PIO4");
	state->f4.reg.bwtr1 = cm_object_get_child_by_name(obj, "BWTR1");
	state->f4.reg.bwtr2 = cm_object_get_child_by_name(obj, "BWTR2");
	state->f4.reg.bwtr3 = cm_object_get_child_by_name(obj, "BWTR3");
	state->f4.reg.bwtr4 = cm_object_get_child_by_name(obj, "BWTR4");

	// BCR1 bitfields.
	state->f4.fld.bcr1.mbken = cm_object_get_child_by_name(state->f4.reg.bcr1, "MBKEN");
	state->f4.fld.bcr1.muxen = cm_object_get_child_by_name(state->f4.reg.bcr1, "MUXEN");
	state->f4.fld.bcr1.mtyp = cm_object_get_child_by_name(state->f4.reg.bcr1, "MTYP");
	state->f4.fld.bcr1.mwid = cm_object_get_child_by_name(state->f4.reg.bcr1, "MWID");
	state->f4.fld.bcr1.faccen = cm_object_get_child_by_name(state->f4.reg.bcr1, "FACCEN");
	state->f4.fld.bcr1.bursten = cm_object_get_child_by_name(state->f4.reg.bcr1, "BURSTEN");
	state->f4.fld.bcr1.waitpol = cm_object_get_child_by_name(state->f4.reg.bcr1, "WAITPOL");
	state->f4.fld.bcr1.waitcfg = cm_object_get_child_by_name(state->f4.reg.bcr1, "WAITCFG");
	state->f4.fld.bcr1.wren = cm_object_get_child_by_name(state->f4.reg.bcr1, "WREN");
	state->f4.fld.bcr1.waiten = cm_object_get_child_by_name(state->f4.reg.bcr1, "WAITEN");
	state->f4.fld.bcr1.extmod = cm_object_get_child_by_name(state->f4.reg.bcr1, "EXTMOD");
	state->f4.fld.bcr1.asyncwait = cm_object_get_child_by_name(state->f4.reg.bcr1, "ASYNCWAIT");
	state->f4.fld.bcr1.cburstrw = cm_object_get_child_by_name(state->f4.reg.bcr1, "CBURSTRW");

	// BTR1 bitfields.
	state->f4.fld.btr1.addset = cm_object_get_child_by_name(state->f4.reg.btr1, "ADDSET");
	state->f4.fld.btr1.addhld = cm_object_get_child_by_name(state->f4.reg.btr1, "ADDHLD");
	state->f4.fld.btr1.datast = cm_object_get_child_by_name(state->f4.reg.btr1, "DATAST");
	state->f4.fld.btr1.busturn = cm_object_get_child_by_name(state->f4.reg.btr1, "BUSTURN");
	state->f4.fld.btr1.clkdiv = cm_object_get_child_by_name(state->f4.reg.btr1, "CLKDIV");
	state->f4.fld.btr1.datlat = cm_object_get_child_by_name(state->f4.reg.btr1, "DATLAT");
	state->f4.fld.btr1.accmod = cm_object_get_child_by_name(state->f4.reg.btr1, "ACCMOD");

	// BCR2 bitfields.
	state->f4.fld.bcr2.mbken = cm_object_get_child_by_name(state->f4.reg.bcr2, "MBKEN");
	state->f4.fld.bcr2.muxen = cm_object_get_child_by_name(state->f4.reg.bcr2, "MUXEN");
	state->f4.fld.bcr2.mtyp = cm_object_get_child_by_name(state->f4.reg.bcr2, "MTYP");
	state->f4.fld.bcr2.mwid = cm_object_get_child_by_name(state->f4.reg.bcr2, "MWID");
	state->f4.fld.bcr2.faccen = cm_object_get_child_by_name(state->f4.reg.bcr2, "FACCEN");
	state->f4.fld.bcr2.bursten = cm_object_get_child_by_name(state->f4.reg.bcr2, "BURSTEN");
	state->f4.fld.bcr2.waitpol = cm_object_get_child_by_name(state->f4.reg.bcr2, "WAITPOL");
	state->f4.fld.bcr2.wrapmod = cm_object_get_child_by_name(state->f4.reg.bcr2, "WRAPMOD");
	state->f4.fld.bcr2.waitcfg = cm_object_get_child_by_name(state->f4.reg.bcr2, "WAITCFG");
	state->f4.fld.bcr2.wren = cm_object_get_child_by_name(state->f4.reg.bcr2, "WREN");
	state->f4.fld.bcr2.waiten = cm_object_get_child_by_name(state->f4.reg.bcr2, "WAITEN");
	state->f4.fld.bcr2.extmod = cm_object_get_child_by_name(state->f4.reg.bcr2, "EXTMOD");
	state->f4.fld.bcr2.asyncwait = cm_object_get_child_by_name(state->f4.reg.bcr2, "ASYNCWAIT");
	state->f4.fld.bcr2.cburstrw = cm_object_get_child_by_name(state->f4.reg.bcr2, "CBURSTRW");

	// BTR2 bitfields.
	state->f4.fld.btr2.addset = cm_object_get_child_by_name(state->f4.reg.btr2, "ADDSET");
	state->f4.fld.btr2.addhld = cm_object_get_child_by_name(state->f4.reg.btr2, "ADDHLD");
	state->f4.fld.btr2.datast = cm_object_get_child_by_name(state->f4.reg.btr2, "DATAST");
	state->f4.fld.btr2.busturn = cm_object_get_child_by_name(state->f4.reg.btr2, "BUSTURN");
	state->f4.fld.btr2.clkdiv = cm_object_get_child_by_name(state->f4.reg.btr2, "CLKDIV");
	state->f4.fld.btr2.datlat = cm_object_get_child_by_name(state->f4.reg.btr2, "DATLAT");
	state->f4.fld.btr2.accmod = cm_object_get_child_by_name(state->f4.reg.btr2, "ACCMOD");

	// BCR3 bitfields.
	state->f4.fld.bcr3.mbken = cm_object_get_child_by_name(state->f4.reg.bcr3, "MBKEN");
	state->f4.fld.bcr3.muxen = cm_object_get_child_by_name(state->f4.reg.bcr3, "MUXEN");
	state->f4.fld.bcr3.mtyp = cm_object_get_child_by_name(state->f4.reg.bcr3, "MTYP");
	state->f4.fld.bcr3.mwid = cm_object_get_child_by_name(state->f4.reg.bcr3, "MWID");
	state->f4.fld.bcr3.faccen = cm_object_get_child_by_name(state->f4.reg.bcr3, "FACCEN");
	state->f4.fld.bcr3.bursten = cm_object_get_child_by_name(state->f4.reg.bcr3, "BURSTEN");
	state->f4.fld.bcr3.waitpol = cm_object_get_child_by_name(state->f4.reg.bcr3, "WAITPOL");
	state->f4.fld.bcr3.wrapmod = cm_object_get_child_by_name(state->f4.reg.bcr3, "WRAPMOD");
	state->f4.fld.bcr3.waitcfg = cm_object_get_child_by_name(state->f4.reg.bcr3, "WAITCFG");
	state->f4.fld.bcr3.wren = cm_object_get_child_by_name(state->f4.reg.bcr3, "WREN");
	state->f4.fld.bcr3.waiten = cm_object_get_child_by_name(state->f4.reg.bcr3, "WAITEN");
	state->f4.fld.bcr3.extmod = cm_object_get_child_by_name(state->f4.reg.bcr3, "EXTMOD");
	state->f4.fld.bcr3.asyncwait = cm_object_get_child_by_name(state->f4.reg.bcr3, "ASYNCWAIT");
	state->f4.fld.bcr3.cburstrw = cm_object_get_child_by_name(state->f4.reg.bcr3, "CBURSTRW");

	// BTR3 bitfields.
	state->f4.fld.btr3.addset = cm_object_get_child_by_name(state->f4.reg.btr3, "ADDSET");
	state->f4.fld.btr3.addhld = cm_object_get_child_by_name(state->f4.reg.btr3, "ADDHLD");
	state->f4.fld.btr3.datast = cm_object_get_child_by_name(state->f4.reg.btr3, "DATAST");
	state->f4.fld.btr3.busturn = cm_object_get_child_by_name(state->f4.reg.btr3, "BUSTURN");
	state->f4.fld.btr3.clkdiv = cm_object_get_child_by_name(state->f4.reg.btr3, "CLKDIV");
	state->f4.fld.btr3.datlat = cm_object_get_child_by_name(state->f4.reg.btr3, "DATLAT");
	state->f4.fld.btr3.accmod = cm_object_get_child_by_name(state->f4.reg.btr3, "ACCMOD");

	// BCR4 bitfields.
	state->f4.fld.bcr4.mbken = cm_object_get_child_by_name(state->f4.reg.bcr4, "MBKEN");
	state->f4.fld.bcr4.muxen = cm_object_get_child_by_name(state->f4.reg.bcr4, "MUXEN");
	state->f4.fld.bcr4.mtyp = cm_object_get_child_by_name(state->f4.reg.bcr4, "MTYP");
	state->f4.fld.bcr4.mwid = cm_object_get_child_by_name(state->f4.reg.bcr4, "MWID");
	state->f4.fld.bcr4.faccen = cm_object_get_child_by_name(state->f4.reg.bcr4, "FACCEN");
	state->f4.fld.bcr4.bursten = cm_object_get_child_by_name(state->f4.reg.bcr4, "BURSTEN");
	state->f4.fld.bcr4.waitpol = cm_object_get_child_by_name(state->f4.reg.bcr4, "WAITPOL");
	state->f4.fld.bcr4.wrapmod = cm_object_get_child_by_name(state->f4.reg.bcr4, "WRAPMOD");
	state->f4.fld.bcr4.waitcfg = cm_object_get_child_by_name(state->f4.reg.bcr4, "WAITCFG");
	state->f4.fld.bcr4.wren = cm_object_get_child_by_name(state->f4.reg.bcr4, "WREN");
	state->f4.fld.bcr4.waiten = cm_object_get_child_by_name(state->f4.reg.bcr4, "WAITEN");
	state->f4.fld.bcr4.extmod = cm_object_get_child_by_name(state->f4.reg.bcr4, "EXTMOD");
	state->f4.fld.bcr4.asyncwait = cm_object_get_child_by_name(state->f4.reg.bcr4, "ASYNCWAIT");
	state->f4.fld.bcr4.cburstrw = cm_object_get_child_by_name(state->f4.reg.bcr4, "CBURSTRW");

	// BTR4 bitfields.
	state->f4.fld.btr4.addset = cm_object_get_child_by_name(state->f4.reg.btr4, "ADDSET");
	state->f4.fld.btr4.addhld = cm_object_get_child_by_name(state->f4.reg.btr4, "ADDHLD");
	state->f4.fld.btr4.datast = cm_object_get_child_by_name(state->f4.reg.btr4, "DATAST");
	state->f4.fld.btr4.busturn = cm_object_get_child_by_name(state->f4.reg.btr4, "BUSTURN");
	state->f4.fld.btr4.clkdiv = cm_object_get_child_by_name(state->f4.reg.btr4, "CLKDIV");
	state->f4.fld.btr4.datlat = cm_object_get_child_by_name(state->f4.reg.btr4, "DATLAT");
	state->f4.fld.btr4.accmod = cm_object_get_child_by_name(state->f4.reg.btr4, "ACCMOD");

	// PCR2 bitfields.
	state->f4.fld.pcr2.pwaiten = cm_object_get_child_by_name(state->f4.reg.pcr2, "PWAITEN");
	state->f4.fld.pcr2.pbken = cm_object_get_child_by_name(state->f4.reg.pcr2, "PBKEN");
	state->f4.fld.pcr2.ptyp = cm_object_get_child_by_name(state->f4.reg.pcr2, "PTYP");
	state->f4.fld.pcr2.pwid = cm_object_get_child_by_name(state->f4.reg.pcr2, "PWID");
	state->f4.fld.pcr2.eccen = cm_object_get_child_by_name(state->f4.reg.pcr2, "ECCEN");
	state->f4.fld.pcr2.tclr = cm_object_get_child_by_name(state->f4.reg.pcr2, "TCLR");
	state->f4.fld.pcr2.tar = cm_object_get_child_by_name(state->f4.reg.pcr2, "TAR");
	state->f4.fld.pcr2.eccps = cm_object_get_child_by_name(state->f4.reg.pcr2, "ECCPS");

	// SR2 bitfields.
	state->f4.fld.sr2.irs = cm_object_get_child_by_name(state->f4.reg.sr2, "IRS");
	state->f4.fld.sr2.ils = cm_object_get_child_by_name(state->f4.reg.sr2, "ILS");
	state->f4.fld.sr2.ifs = cm_object_get_child_by_name(state->f4.reg.sr2, "IFS");
	state->f4.fld.sr2.iren = cm_object_get_child_by_name(state->f4.reg.sr2, "IREN");
	state->f4.fld.sr2.ilen = cm_object_get_child_by_name(state->f4.reg.sr2, "ILEN");
	state->f4.fld.sr2.ifen = cm_object_get_child_by_name(state->f4.reg.sr2, "IFEN");
	state->f4.fld.sr2.fempt = cm_object_get_child_by_name(state->f4.reg.sr2, "FEMPT");

	// PMEM2 bitfields.
	state->f4.fld.pmem2.memsetx = cm_object_get_child_by_name(state->f4.reg.pmem2, "MEMSETx");
	state->f4.fld.pmem2.memwaitx = cm_object_get_child_by_name(state->f4.reg.pmem2, "MEMWAITx");
	state->f4.fld.pmem2.memholdx = cm_object_get_child_by_name(state->f4.reg.pmem2, "MEMHOLDx");
	state->f4.fld.pmem2.memhizx = cm_object_get_child_by_name(state->f4.reg.pmem2, "MEMHIZx");

	// PATT2 bitfields.
	state->f4.fld.patt2.attsetx = cm_object_get_child_by_name(state->f4.reg.patt2, "ATTSETx");
	state->f4.fld.patt2.attwaitx = cm_object_get_child_by_name(state->f4.reg.patt2, "ATTWAITx");
	state->f4.fld.patt2.attholdx = cm_object_get_child_by_name(state->f4.reg.patt2, "ATTHOLDx");
	state->f4.fld.patt2.atthizx = cm_object_get_child_by_name(state->f4.reg.patt2, "ATTHIZx");

	// ECCR2 bitfields.
	state->f4.fld.eccr2.eccx = cm_object_get_child_by_name(state->f4.reg.eccr2, "ECCx");

	// PCR3 bitfields.
	state->f4.fld.pcr3.pwaiten = cm_object_get_child_by_name(state->f4.reg.pcr3, "PWAITEN");
	state->f4.fld.pcr3.pbken = cm_object_get_child_by_name(state->f4.reg.pcr3, "PBKEN");
	state->f4.fld.pcr3.ptyp = cm_object_get_child_by_name(state->f4.reg.pcr3, "PTYP");
	state->f4.fld.pcr3.pwid = cm_object_get_child_by_name(state->f4.reg.pcr3, "PWID");
	state->f4.fld.pcr3.eccen = cm_object_get_child_by_name(state->f4.reg.pcr3, "ECCEN");
	state->f4.fld.pcr3.tclr = cm_object_get_child_by_name(state->f4.reg.pcr3, "TCLR");
	state->f4.fld.pcr3.tar = cm_object_get_child_by_name(state->f4.reg.pcr3, "TAR");
	state->f4.fld.pcr3.eccps = cm_object_get_child_by_name(state->f4.reg.pcr3, "ECCPS");

	// SR3 bitfields.
	state->f4.fld.sr3.irs = cm_object_get_child_by_name(state->f4.reg.sr3, "IRS");
	state->f4.fld.sr3.ils = cm_object_get_child_by_name(state->f4.reg.sr3, "ILS");
	state->f4.fld.sr3.ifs = cm_object_get_child_by_name(state->f4.reg.sr3, "IFS");
	state->f4.fld.sr3.iren = cm_object_get_child_by_name(state->f4.reg.sr3, "IREN");
	state->f4.fld.sr3.ilen = cm_object_get_child_by_name(state->f4.reg.sr3, "ILEN");
	state->f4.fld.sr3.ifen = cm_object_get_child_by_name(state->f4.reg.sr3, "IFEN");
	state->f4.fld.sr3.fempt = cm_object_get_child_by_name(state->f4.reg.sr3, "FEMPT");

	// PMEM3 bitfields.
	state->f4.fld.pmem3.memsetx = cm_object_get_child_by_name(state->f4.reg.pmem3, "MEMSETx");
	state->f4.fld.pmem3.memwaitx = cm_object_get_child_by_name(state->f4.reg.pmem3, "MEMWAITx");
	state->f4.fld.pmem3.memholdx = cm_object_get_child_by_name(state->f4.reg.pmem3, "MEMHOLDx");
	state->f4.fld.pmem3.memhizx = cm_object_get_child_by_name(state->f4.reg.pmem3, "MEMHIZx");

	// PATT3 bitfields.
	state->f4.fld.patt3.attsetx = cm_object_get_child_by_name(state->f4.reg.patt3, "ATTSETx");
	state->f4.fld.patt3.attwaitx = cm_object_get_child_by_name(state->f4.reg.patt3, "ATTWAITx");
	state->f4.fld.patt3.attholdx = cm_object_get_child_by_name(state->f4.reg.patt3, "ATTHOLDx");
	state->f4.fld.patt3.atthizx = cm_object_get_child_by_name(state->f4.reg.patt3, "ATTHIZx");

	// ECCR3 bitfields.
	state->f4.fld.eccr3.eccx = cm_object_get_child_by_name(state->f4.reg.eccr3, "ECCx");

	// PCR4 bitfields.
	state->f4.fld.pcr4.pwaiten = cm_object_get_child_by_name(state->f4.reg.pcr4, "PWAITEN");
	state->f4.fld.pcr4.pbken = cm_object_get_child_by_name(state->f4.reg.pcr4, "PBKEN");
	state->f4.fld.pcr4.ptyp = cm_object_get_child_by_name(state->f4.reg.pcr4, "PTYP");
	state->f4.fld.pcr4.pwid = cm_object_get_child_by_name(state->f4.reg.pcr4, "PWID");
	state->f4.fld.pcr4.eccen = cm_object_get_child_by_name(state->f4.reg.pcr4, "ECCEN");
	state->f4.fld.pcr4.tclr = cm_object_get_child_by_name(state->f4.reg.pcr4, "TCLR");
	state->f4.fld.pcr4.tar = cm_object_get_child_by_name(state->f4.reg.pcr4, "TAR");
	state->f4.fld.pcr4.eccps = cm_object_get_child_by_name(state->f4.reg.pcr4, "ECCPS");

	// SR4 bitfields.
	state->f4.fld.sr4.irs = cm_object_get_child_by_name(state->f4.reg.sr4, "IRS");
	state->f4.fld.sr4.ils = cm_object_get_child_by_name(state->f4.reg.sr4, "ILS");
	state->f4.fld.sr4.ifs = cm_object_get_child_by_name(state->f4.reg.sr4, "IFS");
	state->f4.fld.sr4.iren = cm_object_get_child_by_name(state->f4.reg.sr4, "IREN");
	state->f4.fld.sr4.ilen = cm_object_get_child_by_name(state->f4.reg.sr4, "ILEN");
	state->f4.fld.sr4.ifen = cm_object_get_child_by_name(state->f4.reg.sr4, "IFEN");
	state->f4.fld.sr4.fempt = cm_object_get_child_by_name(state->f4.reg.sr4, "FEMPT");

	// PMEM4 bitfields.
	state->f4.fld.pmem4.memsetx = cm_object_get_child_by_name(state->f4.reg.pmem4, "MEMSETx");
	state->f4.fld.pmem4.memwaitx = cm_object_get_child_by_name(state->f4.reg.pmem4, "MEMWAITx");
	state->f4.fld.pmem4.memholdx = cm_object_get_child_by_name(state->f4.reg.pmem4, "MEMHOLDx");
	state->f4.fld.pmem4.memhizx = cm_object_get_child_by_name(state->f4.reg.pmem4, "MEMHIZx");

	// PATT4 bitfields.
	state->f4.fld.patt4.attsetx = cm_object_get_child_by_name(state->f4.reg.patt4, "ATTSETx");
	state->f4.fld.patt4.attwaitx = cm_object_get_child_by_name(state->f4.reg.patt4, "ATTWAITx");
	state->f4.fld.patt4.attholdx = cm_object_get_child_by_name(state->f4.reg.patt4, "ATTHOLDx");
	state->f4.fld.patt4.atthizx = cm_object_get_child_by_name(state->f4.reg.patt4, "ATTHIZx");

	// PIO4 bitfields.
	state->f4.fld.pio4.iosetx = cm_object_get_child_by_name(state->f4.reg.pio4, "IOSETx");
	state->f4.fld.pio4.iowaitx = cm_object_get_child_by_name(state->f4.reg.pio4, "IOWAITx");
	state->f4.fld.pio4.ioholdx = cm_object_get_child_by_name(state->f4.reg.pio4, "IOHOLDx");
	state->f4.fld.pio4.iohizx = cm_object_get_child_by_name(state->f4.reg.pio4, "IOHIZx");

	// BWTR1 bitfields.
	state->f4.fld.bwtr1.addset = cm_object_get_child_by_name(state->f4.reg.bwtr1, "ADDSET");
	state->f4.fld.bwtr1.addhld = cm_object_get_child_by_name(state->f4.reg.bwtr1, "ADDHLD");
	state->f4.fld.bwtr1.datast = cm_object_get_child_by_name(state->f4.reg.bwtr1, "DATAST");
	state->f4.fld.bwtr1.clkdiv = cm_object_get_child_by_name(state->f4.reg.bwtr1, "CLKDIV");
	state->f4.fld.bwtr1.datlat = cm_object_get_child_by_name(state->f4.reg.bwtr1, "DATLAT");
	state->f4.fld.bwtr1.accmod = cm_object_get_child_by_name(state->f4.reg.bwtr1, "ACCMOD");

	// BWTR2 bitfields.
	state->f4.fld.bwtr2.addset = cm_object_get_child_by_name(state->f4.reg.bwtr2, "ADDSET");
	state->f4.fld.bwtr2.addhld = cm_object_get_child_by_name(state->f4.reg.bwtr2, "ADDHLD");
	state->f4.fld.bwtr2.datast = cm_object_get_child_by_name(state->f4.reg.bwtr2, "DATAST");
	state->f4.fld.bwtr2.clkdiv = cm_object_get_child_by_name(state->f4.reg.bwtr2, "CLKDIV");
	state->f4.fld.bwtr2.datlat = cm_object_get_child_by_name(state->f4.reg.bwtr2, "DATLAT");
	state->f4.fld.bwtr2.accmod = cm_object_get_child_by_name(state->f4.reg.bwtr2, "ACCMOD");

	// BWTR3 bitfields.
	state->f4.fld.bwtr3.addset = cm_object_get_child_by_name(state->f4.reg.bwtr3, "ADDSET");
	state->f4.fld.bwtr3.addhld = cm_object_get_child_by_name(state->f4.reg.bwtr3, "ADDHLD");
	state->f4.fld.bwtr3.datast = cm_object_get_child_by_name(state->f4.reg.bwtr3, "DATAST");
	state->f4.fld.bwtr3.clkdiv = cm_object_get_child_by_name(state->f4.reg.bwtr3, "CLKDIV");
	state->f4.fld.bwtr3.datlat = cm_object_get_child_by_name(state->f4.reg.bwtr3, "DATLAT");
	state->f4.fld.bwtr3.accmod = cm_object_get_child_by_name(state->f4.reg.bwtr3, "ACCMOD");

	// BWTR4 bitfields.
	state->f4.fld.bwtr4.addset = cm_object_get_child_by_name(state->f4.reg.bwtr4, "ADDSET");
	state->f4.fld.bwtr4.addhld = cm_object_get_child_by_name(state->f4.reg.bwtr4, "ADDHLD");
	state->f4.fld.bwtr4.datast = cm_object_get_child_by_name(state->f4.reg.bwtr4, "DATAST");
	state->f4.fld.bwtr4.clkdiv = cm_object_get_child_by_name(state->f4.reg.bwtr4, "CLKDIV");
	state->f4.fld.bwtr4.datlat = cm_object_get_child_by_name(state->f4.reg.bwtr4, "DATLAT");
	state->f4.fld.bwtr4.accmod = cm_object_get_child_by_name(state->f4.reg.bwtr4, "ACCMOD");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DBG (Debug support) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 DBG (Debug support) registers.
		struct {
			Object *dbgmcu_idcode; // 0x0 IDCODE
			Object *dbgmcu_cr; // 0x4 Control Register
			Object *dbgmcu_apb1_fz; // 0x8 Debug MCU APB1 Freeze registe
			Object *dbgmcu_apb2_fz; // 0xC Debug MCU APB2 Freeze registe
		} reg;

		struct {

			// DBGMCU_IDCODE (IDCODE) bitfields.
			struct {
				Object *dev_id; // [0:11] DEV_ID
				Object *rev_id; // [16:31] REV_ID
			} dbgmcu_idcode;

			// DBGMCU_CR (Control Register) bitfields.
			struct {
				Object *dbg_sleep; // [0:0] DBG_SLEEP
				Object *dbg_stop; // [1:1] DBG_STOP
				Object *dbg_standby; // [2:2] DBG_STANDBY
				Object *trace_ioen; // [5:5] TRACE_IOEN
				Object *trace_mode; // [6:7] TRACE_MODE
				Object *dbg_i2c2_smbus_timeout; // [16:16] DBG_I2C2_SMBUS_TIMEOUT
				Object *dbg_tim8_stop; // [17:17] DBG_TIM8_STOP
				Object *dbg_tim5_stop; // [18:18] DBG_TIM5_STOP
				Object *dbg_tim6_stop; // [19:19] DBG_TIM6_STOP
				Object *dbg_tim7_stop; // [20:20] DBG_TIM7_STOP
			} dbgmcu_cr;

			// DBGMCU_APB1_FZ (Debug MCU APB1 Freeze registe) bitfields.
			struct {
				Object *dbg_tim2_stop; // [0:0] DBG_TIM2_STOP
				Object *dbg_tim3_stop; // [1:1] DBG_TIM3 _STOP
				Object *dbg_tim4_stop; // [2:2] DBG_TIM4_STOP
				Object *dbg_tim5_stop; // [3:3] DBG_TIM5_STOP
				Object *dbg_tim6_stop; // [4:4] DBG_TIM6_STOP
				Object *dbg_tim7_stop; // [5:5] DBG_TIM7_STOP
				Object *dbg_tim12_stop; // [6:6] DBG_TIM12_STOP
				Object *dbg_tim13_stop; // [7:7] DBG_TIM13_STOP
				Object *dbg_tim14_stop; // [8:8] DBG_TIM14_STOP
				Object *dbg_wwdg_stop; // [11:11] DBG_WWDG_STOP
				Object *dbg_iwdeg_stop; // [12:12] DBG_IWDEG_STOP
				Object *dbg_j2c1_smbus_timeout; // [21:21] DBG_J2C1_SMBUS_TIMEOUT
				Object *dbg_j2c2_smbus_timeout; // [22:22] DBG_J2C2_SMBUS_TIMEOUT
				Object *dbg_j2c3smbus_timeout; // [23:23] DBG_J2C3SMBUS_TIMEOUT
				Object *dbg_can1_stop; // [25:25] DBG_CAN1_STOP
				Object *dbg_can2_stop; // [26:26] DBG_CAN2_STOP
			} dbgmcu_apb1_fz;

			// DBGMCU_APB2_FZ (Debug MCU APB2 Freeze registe) bitfields.
			struct {
				Object *dbg_tim1_stop; // [0:0] TIM1 counter stopped when core is halted
				Object *dbg_tim8_stop; // [1:1] TIM8 counter stopped when core is halted
				Object *dbg_tim9_stop; // [16:16] TIM9 counter stopped when core is halted
				Object *dbg_tim10_stop; // [17:17] TIM10 counter stopped when core is halted
				Object *dbg_tim11_stop; // [18:18] TIM11 counter stopped when core is halted
			} dbgmcu_apb2_fz;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32DBGState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_dbg_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32DBGState *state = STM32_DBG_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.dbgmcu_idcode = cm_object_get_child_by_name(obj, "DBGMCU_IDCODE");
	state->f4.reg.dbgmcu_cr = cm_object_get_child_by_name(obj, "DBGMCU_CR");
	state->f4.reg.dbgmcu_apb1_fz = cm_object_get_child_by_name(obj, "DBGMCU_APB1_FZ");
	state->f4.reg.dbgmcu_apb2_fz = cm_object_get_child_by_name(obj, "DBGMCU_APB2_FZ");

	// DBGMCU_IDCODE bitfields.
	state->f4.fld.dbgmcu_idcode.dev_id = cm_object_get_child_by_name(state->f4.reg.dbgmcu_idcode, "DEV_ID");
	state->f4.fld.dbgmcu_idcode.rev_id = cm_object_get_child_by_name(state->f4.reg.dbgmcu_idcode, "REV_ID");

	// DBGMCU_CR bitfields.
	state->f4.fld.dbgmcu_cr.dbg_sleep = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_SLEEP");
	state->f4.fld.dbgmcu_cr.dbg_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_STOP");
	state->f4.fld.dbgmcu_cr.dbg_standby = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_STANDBY");
	state->f4.fld.dbgmcu_cr.trace_ioen = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "TRACE_IOEN");
	state->f4.fld.dbgmcu_cr.trace_mode = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "TRACE_MODE");
	state->f4.fld.dbgmcu_cr.dbg_i2c2_smbus_timeout = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_I2C2_SMBUS_TIMEOUT");
	state->f4.fld.dbgmcu_cr.dbg_tim8_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_TIM8_STOP");
	state->f4.fld.dbgmcu_cr.dbg_tim5_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_TIM5_STOP");
	state->f4.fld.dbgmcu_cr.dbg_tim6_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_TIM6_STOP");
	state->f4.fld.dbgmcu_cr.dbg_tim7_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_cr, "DBG_TIM7_STOP");

	// DBGMCU_APB1_FZ bitfields.
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim2_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM2_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim3_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM3_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim4_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM4_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim5_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM5_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim6_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM6_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim7_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM7_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim12_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM12_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim13_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM13_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_tim14_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_TIM14_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_wwdg_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_WWDG_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_iwdeg_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_IWDEG_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_j2c1_smbus_timeout = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_J2C1_SMBUS_TIMEOUT");
	state->f4.fld.dbgmcu_apb1_fz.dbg_j2c2_smbus_timeout = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_J2C2_SMBUS_TIMEOUT");
	state->f4.fld.dbgmcu_apb1_fz.dbg_j2c3smbus_timeout = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_J2C3SMBUS_TIMEOUT");
	state->f4.fld.dbgmcu_apb1_fz.dbg_can1_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_CAN1_STOP");
	state->f4.fld.dbgmcu_apb1_fz.dbg_can2_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb1_fz, "DBG_CAN2_STOP");

	// DBGMCU_APB2_FZ bitfields.
	state->f4.fld.dbgmcu_apb2_fz.dbg_tim1_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb2_fz, "DBG_TIM1_STOP");
	state->f4.fld.dbgmcu_apb2_fz.dbg_tim8_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb2_fz, "DBG_TIM8_STOP");
	state->f4.fld.dbgmcu_apb2_fz.dbg_tim9_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb2_fz, "DBG_TIM9_STOP");
	state->f4.fld.dbgmcu_apb2_fz.dbg_tim10_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb2_fz, "DBG_TIM10_STOP");
	state->f4.fld.dbgmcu_apb2_fz.dbg_tim11_stop = cm_object_get_child_by_name(state->f4.reg.dbgmcu_apb2_fz, "DBG_TIM11_STOP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DMA2 (DMA controller) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 DMA2 (DMA controller) registers.
		struct {
			Object *lisr; // 0x0 Low interrupt status register
			Object *hisr; // 0x4 High interrupt status register
			Object *lifcr; // 0x8 Low interrupt flag clear register
			Object *hifcr; // 0xC High interrupt flag clear register
			Object *s0cr; // 0x10 Stream x configuration register
			Object *s0ndtr; // 0x14 Stream x number of data register
			Object *s0par; // 0x18 Stream x peripheral address register
			Object *s0m0ar; // 0x1C Stream x memory 0 address register
			Object *s0m1ar; // 0x20 Stream x memory 1 address register
			Object *s0fcr; // 0x24 Stream x FIFO control register
			Object *s1cr; // 0x28 Stream x configuration register
			Object *s1ndtr; // 0x2C Stream x number of data register
			Object *s1par; // 0x30 Stream x peripheral address register
			Object *s1m0ar; // 0x34 Stream x memory 0 address register
			Object *s1m1ar; // 0x38 Stream x memory 1 address register
			Object *s1fcr; // 0x3C Stream x FIFO control register
			Object *s2cr; // 0x40 Stream x configuration register
			Object *s2ndtr; // 0x44 Stream x number of data register
			Object *s2par; // 0x48 Stream x peripheral address register
			Object *s2m0ar; // 0x4C Stream x memory 0 address register
			Object *s2m1ar; // 0x50 Stream x memory 1 address register
			Object *s2fcr; // 0x54 Stream x FIFO control register
			Object *s3cr; // 0x58 Stream x configuration register
			Object *s3ndtr; // 0x5C Stream x number of data register
			Object *s3par; // 0x60 Stream x peripheral address register
			Object *s3m0ar; // 0x64 Stream x memory 0 address register
			Object *s3m1ar; // 0x68 Stream x memory 1 address register
			Object *s3fcr; // 0x6C Stream x FIFO control register
			Object *s4cr; // 0x70 Stream x configuration register
			Object *s4ndtr; // 0x74 Stream x number of data register
			Object *s4par; // 0x78 Stream x peripheral address register
			Object *s4m0ar; // 0x7C Stream x memory 0 address register
			Object *s4m1ar; // 0x80 Stream x memory 1 address register
			Object *s4fcr; // 0x84 Stream x FIFO control register
			Object *s5cr; // 0x88 Stream x configuration register
			Object *s5ndtr; // 0x8C Stream x number of data register
			Object *s5par; // 0x90 Stream x peripheral address register
			Object *s5m0ar; // 0x94 Stream x memory 0 address register
			Object *s5m1ar; // 0x98 Stream x memory 1 address register
			Object *s5fcr; // 0x9C Stream x FIFO control register
			Object *s6cr; // 0xA0 Stream x configuration register
			Object *s6ndtr; // 0xA4 Stream x number of data register
			Object *s6par; // 0xA8 Stream x peripheral address register
			Object *s6m0ar; // 0xAC Stream x memory 0 address register
			Object *s6m1ar; // 0xB0 Stream x memory 1 address register
			Object *s6fcr; // 0xB4 Stream x FIFO control register
			Object *s7cr; // 0xB8 Stream x configuration register
			Object *s7ndtr; // 0xBC Stream x number of data register
			Object *s7par; // 0xC0 Stream x peripheral address register
			Object *s7m0ar; // 0xC4 Stream x memory 0 address register
			Object *s7m1ar; // 0xC8 Stream x memory 1 address register
			Object *s7fcr; // 0xCC Stream x FIFO control register
		} reg;

		struct {

			// LISR (Low interrupt status register) bitfields.
			struct {
				Object *feif0; // [0:0] Stream x FIFO error interrupt flag (x=3..0)
				Object *dmeif0; // [2:2] Stream x direct mode error interrupt flag (x=3..0)
				Object *teif0; // [3:3] Stream x transfer error interrupt flag (x=3..0)
				Object *htif0; // [4:4] Stream x half transfer interrupt flag (x=3..0)
				Object *tcif0; // [5:5] Stream x transfer complete interrupt flag (x = 3..0)
				Object *feif1; // [6:6] Stream x FIFO error interrupt flag (x=3..0)
				Object *dmeif1; // [8:8] Stream x direct mode error interrupt flag (x=3..0)
				Object *teif1; // [9:9] Stream x transfer error interrupt flag (x=3..0)
				Object *htif1; // [10:10] Stream x half transfer interrupt flag (x=3..0)
				Object *tcif1; // [11:11] Stream x transfer complete interrupt flag (x = 3..0)
				Object *feif2; // [16:16] Stream x FIFO error interrupt flag (x=3..0)
				Object *dmeif2; // [18:18] Stream x direct mode error interrupt flag (x=3..0)
				Object *teif2; // [19:19] Stream x transfer error interrupt flag (x=3..0)
				Object *htif2; // [20:20] Stream x half transfer interrupt flag (x=3..0)
				Object *tcif2; // [21:21] Stream x transfer complete interrupt flag (x = 3..0)
				Object *feif3; // [22:22] Stream x FIFO error interrupt flag (x=3..0)
				Object *dmeif3; // [24:24] Stream x direct mode error interrupt flag (x=3..0)
				Object *teif3; // [25:25] Stream x transfer error interrupt flag (x=3..0)
				Object *htif3; // [26:26] Stream x half transfer interrupt flag (x=3..0)
				Object *tcif3; // [27:27] Stream x transfer complete interrupt flag (x = 3..0)
			} lisr;

			// HISR (High interrupt status register) bitfields.
			struct {
				Object *feif4; // [0:0] Stream x FIFO error interrupt flag (x=7..4)
				Object *dmeif4; // [2:2] Stream x direct mode error interrupt flag (x=7..4)
				Object *teif4; // [3:3] Stream x transfer error interrupt flag (x=7..4)
				Object *htif4; // [4:4] Stream x half transfer interrupt flag (x=7..4)
				Object *tcif4; // [5:5] Stream x transfer complete interrupt flag (x=7..4)
				Object *feif5; // [6:6] Stream x FIFO error interrupt flag (x=7..4)
				Object *dmeif5; // [8:8] Stream x direct mode error interrupt flag (x=7..4)
				Object *teif5; // [9:9] Stream x transfer error interrupt flag (x=7..4)
				Object *htif5; // [10:10] Stream x half transfer interrupt flag (x=7..4)
				Object *tcif5; // [11:11] Stream x transfer complete interrupt flag (x=7..4)
				Object *feif6; // [16:16] Stream x FIFO error interrupt flag (x=7..4)
				Object *dmeif6; // [18:18] Stream x direct mode error interrupt flag (x=7..4)
				Object *teif6; // [19:19] Stream x transfer error interrupt flag (x=7..4)
				Object *htif6; // [20:20] Stream x half transfer interrupt flag (x=7..4)
				Object *tcif6; // [21:21] Stream x transfer complete interrupt flag (x=7..4)
				Object *feif7; // [22:22] Stream x FIFO error interrupt flag (x=7..4)
				Object *dmeif7; // [24:24] Stream x direct mode error interrupt flag (x=7..4)
				Object *teif7; // [25:25] Stream x transfer error interrupt flag (x=7..4)
				Object *htif7; // [26:26] Stream x half transfer interrupt flag (x=7..4)
				Object *tcif7; // [27:27] Stream x transfer complete interrupt flag (x=7..4)
			} hisr;

			// LIFCR (Low interrupt flag clear register) bitfields.
			struct {
				Object *cfeif0; // [0:0] Stream x clear FIFO error interrupt flag (x = 3..0)
				Object *cdmeif0; // [2:2] Stream x clear direct mode error interrupt flag (x = 3..0)
				Object *cteif0; // [3:3] Stream x clear transfer error interrupt flag (x = 3..0)
				Object *chtif0; // [4:4] Stream x clear half transfer interrupt flag (x = 3..0)
				Object *ctcif0; // [5:5] Stream x clear transfer complete interrupt flag (x = 3..0)
				Object *cfeif1; // [6:6] Stream x clear FIFO error interrupt flag (x = 3..0)
				Object *cdmeif1; // [8:8] Stream x clear direct mode error interrupt flag (x = 3..0)
				Object *cteif1; // [9:9] Stream x clear transfer error interrupt flag (x = 3..0)
				Object *chtif1; // [10:10] Stream x clear half transfer interrupt flag (x = 3..0)
				Object *ctcif1; // [11:11] Stream x clear transfer complete interrupt flag (x = 3..0)
				Object *cfeif2; // [16:16] Stream x clear FIFO error interrupt flag (x = 3..0)
				Object *cdmeif2; // [18:18] Stream x clear direct mode error interrupt flag (x = 3..0)
				Object *cteif2; // [19:19] Stream x clear transfer error interrupt flag (x = 3..0)
				Object *chtif2; // [20:20] Stream x clear half transfer interrupt flag (x = 3..0)
				Object *ctcif2; // [21:21] Stream x clear transfer complete interrupt flag (x = 3..0)
				Object *cfeif3; // [22:22] Stream x clear FIFO error interrupt flag (x = 3..0)
				Object *cdmeif3; // [24:24] Stream x clear direct mode error interrupt flag (x = 3..0)
				Object *cteif3; // [25:25] Stream x clear transfer error interrupt flag (x = 3..0)
				Object *chtif3; // [26:26] Stream x clear half transfer interrupt flag (x = 3..0)
				Object *ctcif3; // [27:27] Stream x clear transfer complete interrupt flag (x = 3..0)
			} lifcr;

			// HIFCR (High interrupt flag clear register) bitfields.
			struct {
				Object *cfeif4; // [0:0] Stream x clear FIFO error interrupt flag (x = 7..4)
				Object *cdmeif4; // [2:2] Stream x clear direct mode error interrupt flag (x = 7..4)
				Object *cteif4; // [3:3] Stream x clear transfer error interrupt flag (x = 7..4)
				Object *chtif4; // [4:4] Stream x clear half transfer interrupt flag (x = 7..4)
				Object *ctcif4; // [5:5] Stream x clear transfer complete interrupt flag (x = 7..4)
				Object *cfeif5; // [6:6] Stream x clear FIFO error interrupt flag (x = 7..4)
				Object *cdmeif5; // [8:8] Stream x clear direct mode error interrupt flag (x = 7..4)
				Object *cteif5; // [9:9] Stream x clear transfer error interrupt flag (x = 7..4)
				Object *chtif5; // [10:10] Stream x clear half transfer interrupt flag (x = 7..4)
				Object *ctcif5; // [11:11] Stream x clear transfer complete interrupt flag (x = 7..4)
				Object *cfeif6; // [16:16] Stream x clear FIFO error interrupt flag (x = 7..4)
				Object *cdmeif6; // [18:18] Stream x clear direct mode error interrupt flag (x = 7..4)
				Object *cteif6; // [19:19] Stream x clear transfer error interrupt flag (x = 7..4)
				Object *chtif6; // [20:20] Stream x clear half transfer interrupt flag (x = 7..4)
				Object *ctcif6; // [21:21] Stream x clear transfer complete interrupt flag (x = 7..4)
				Object *cfeif7; // [22:22] Stream x clear FIFO error interrupt flag (x = 7..4)
				Object *cdmeif7; // [24:24] Stream x clear direct mode error interrupt flag (x = 7..4)
				Object *cteif7; // [25:25] Stream x clear transfer error interrupt flag (x = 7..4)
				Object *chtif7; // [26:26] Stream x clear half transfer interrupt flag (x = 7..4)
				Object *ctcif7; // [27:27] Stream x clear transfer complete interrupt flag (x = 7..4)
			} hifcr;

			// S0CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s0cr;

			// S0NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s0ndtr;

			// S0PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s0par;

			// S0M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s0m0ar;

			// S0M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s0m1ar;

			// S0FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s0fcr;

			// S1CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s1cr;

			// S1NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s1ndtr;

			// S1PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s1par;

			// S1M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s1m0ar;

			// S1M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s1m1ar;

			// S1FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s1fcr;

			// S2CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s2cr;

			// S2NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s2ndtr;

			// S2PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s2par;

			// S2M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s2m0ar;

			// S2M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s2m1ar;

			// S2FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s2fcr;

			// S3CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s3cr;

			// S3NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s3ndtr;

			// S3PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s3par;

			// S3M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s3m0ar;

			// S3M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s3m1ar;

			// S3FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s3fcr;

			// S4CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s4cr;

			// S4NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s4ndtr;

			// S4PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s4par;

			// S4M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s4m0ar;

			// S4M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s4m1ar;

			// S4FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s4fcr;

			// S5CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s5cr;

			// S5NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s5ndtr;

			// S5PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s5par;

			// S5M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s5m0ar;

			// S5M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s5m1ar;

			// S5FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s5fcr;

			// S6CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s6cr;

			// S6NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s6ndtr;

			// S6PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s6par;

			// S6M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s6m0ar;

			// S6M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s6m1ar;

			// S6FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s6fcr;

			// S7CR (Stream x configuration register) bitfields.
			struct {
				Object *en; // [0:0] Stream enable / flag stream ready when read low
				Object *dmeie; // [1:1] Direct mode error interrupt enable
				Object *teie; // [2:2] Transfer error interrupt enable
				Object *htie; // [3:3] Half transfer interrupt enable
				Object *tcie; // [4:4] Transfer complete interrupt enable
				Object *pfctrl; // [5:5] Peripheral flow controller
				Object *dir; // [6:7] Data transfer direction
				Object *circ; // [8:8] Circular mode
				Object *pinc; // [9:9] Peripheral increment mode
				Object *minc; // [10:10] Memory increment mode
				Object *psize; // [11:12] Peripheral data size
				Object *msize; // [13:14] Memory data size
				Object *pincos; // [15:15] Peripheral increment offset size
				Object *pl; // [16:17] Priority level
				Object *dbm; // [18:18] Double buffer mode
				Object *ct; // [19:19] Current target (only in double buffer mode)
				Object *ack; // [20:20] ACK
				Object *pburst; // [21:22] Peripheral burst transfer configuration
				Object *mburst; // [23:24] Memory burst transfer configuration
				Object *chsel; // [25:27] Channel selection
			} s7cr;

			// S7NDTR (Stream x number of data register) bitfields.
			struct {
				Object *ndt; // [0:15] Number of data items to transfer
			} s7ndtr;

			// S7PAR (Stream x peripheral address register) bitfields.
			struct {
				Object *pa; // [0:31] Peripheral address
			} s7par;

			// S7M0AR (Stream x memory 0 address register) bitfields.
			struct {
				Object *m0a; // [0:31] Memory 0 address
			} s7m0ar;

			// S7M1AR (Stream x memory 1 address register) bitfields.
			struct {
				Object *m1a; // [0:31] Memory 1 address (used in case of Double buffer mode)
			} s7m1ar;

			// S7FCR (Stream x FIFO control register) bitfields.
			struct {
				Object *fth; // [0:1] FIFO threshold selection
				Object *dmdis; // [2:2] Direct mode disable
				Object *fs; // [3:5] FIFO status
				Object *feie; // [7:7] FIFO error interrupt enable
			} s7fcr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32DMA2State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_dma2_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32DMA2State *state = STM32_DMA2_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.lisr = cm_object_get_child_by_name(obj, "LISR");
	state->f4.reg.hisr = cm_object_get_child_by_name(obj, "HISR");
	state->f4.reg.lifcr = cm_object_get_child_by_name(obj, "LIFCR");
	state->f4.reg.hifcr = cm_object_get_child_by_name(obj, "HIFCR");
	state->f4.reg.s0cr = cm_object_get_child_by_name(obj, "S0CR");
	state->f4.reg.s0ndtr = cm_object_get_child_by_name(obj, "S0NDTR");
	state->f4.reg.s0par = cm_object_get_child_by_name(obj, "S0PAR");
	state->f4.reg.s0m0ar = cm_object_get_child_by_name(obj, "S0M0AR");
	state->f4.reg.s0m1ar = cm_object_get_child_by_name(obj, "S0M1AR");
	state->f4.reg.s0fcr = cm_object_get_child_by_name(obj, "S0FCR");
	state->f4.reg.s1cr = cm_object_get_child_by_name(obj, "S1CR");
	state->f4.reg.s1ndtr = cm_object_get_child_by_name(obj, "S1NDTR");
	state->f4.reg.s1par = cm_object_get_child_by_name(obj, "S1PAR");
	state->f4.reg.s1m0ar = cm_object_get_child_by_name(obj, "S1M0AR");
	state->f4.reg.s1m1ar = cm_object_get_child_by_name(obj, "S1M1AR");
	state->f4.reg.s1fcr = cm_object_get_child_by_name(obj, "S1FCR");
	state->f4.reg.s2cr = cm_object_get_child_by_name(obj, "S2CR");
	state->f4.reg.s2ndtr = cm_object_get_child_by_name(obj, "S2NDTR");
	state->f4.reg.s2par = cm_object_get_child_by_name(obj, "S2PAR");
	state->f4.reg.s2m0ar = cm_object_get_child_by_name(obj, "S2M0AR");
	state->f4.reg.s2m1ar = cm_object_get_child_by_name(obj, "S2M1AR");
	state->f4.reg.s2fcr = cm_object_get_child_by_name(obj, "S2FCR");
	state->f4.reg.s3cr = cm_object_get_child_by_name(obj, "S3CR");
	state->f4.reg.s3ndtr = cm_object_get_child_by_name(obj, "S3NDTR");
	state->f4.reg.s3par = cm_object_get_child_by_name(obj, "S3PAR");
	state->f4.reg.s3m0ar = cm_object_get_child_by_name(obj, "S3M0AR");
	state->f4.reg.s3m1ar = cm_object_get_child_by_name(obj, "S3M1AR");
	state->f4.reg.s3fcr = cm_object_get_child_by_name(obj, "S3FCR");
	state->f4.reg.s4cr = cm_object_get_child_by_name(obj, "S4CR");
	state->f4.reg.s4ndtr = cm_object_get_child_by_name(obj, "S4NDTR");
	state->f4.reg.s4par = cm_object_get_child_by_name(obj, "S4PAR");
	state->f4.reg.s4m0ar = cm_object_get_child_by_name(obj, "S4M0AR");
	state->f4.reg.s4m1ar = cm_object_get_child_by_name(obj, "S4M1AR");
	state->f4.reg.s4fcr = cm_object_get_child_by_name(obj, "S4FCR");
	state->f4.reg.s5cr = cm_object_get_child_by_name(obj, "S5CR");
	state->f4.reg.s5ndtr = cm_object_get_child_by_name(obj, "S5NDTR");
	state->f4.reg.s5par = cm_object_get_child_by_name(obj, "S5PAR");
	state->f4.reg.s5m0ar = cm_object_get_child_by_name(obj, "S5M0AR");
	state->f4.reg.s5m1ar = cm_object_get_child_by_name(obj, "S5M1AR");
	state->f4.reg.s5fcr = cm_object_get_child_by_name(obj, "S5FCR");
	state->f4.reg.s6cr = cm_object_get_child_by_name(obj, "S6CR");
	state->f4.reg.s6ndtr = cm_object_get_child_by_name(obj, "S6NDTR");
	state->f4.reg.s6par = cm_object_get_child_by_name(obj, "S6PAR");
	state->f4.reg.s6m0ar = cm_object_get_child_by_name(obj, "S6M0AR");
	state->f4.reg.s6m1ar = cm_object_get_child_by_name(obj, "S6M1AR");
	state->f4.reg.s6fcr = cm_object_get_child_by_name(obj, "S6FCR");
	state->f4.reg.s7cr = cm_object_get_child_by_name(obj, "S7CR");
	state->f4.reg.s7ndtr = cm_object_get_child_by_name(obj, "S7NDTR");
	state->f4.reg.s7par = cm_object_get_child_by_name(obj, "S7PAR");
	state->f4.reg.s7m0ar = cm_object_get_child_by_name(obj, "S7M0AR");
	state->f4.reg.s7m1ar = cm_object_get_child_by_name(obj, "S7M1AR");
	state->f4.reg.s7fcr = cm_object_get_child_by_name(obj, "S7FCR");

	// LISR bitfields.
	state->f4.fld.lisr.feif0 = cm_object_get_child_by_name(state->f4.reg.lisr, "FEIF0");
	state->f4.fld.lisr.dmeif0 = cm_object_get_child_by_name(state->f4.reg.lisr, "DMEIF0");
	state->f4.fld.lisr.teif0 = cm_object_get_child_by_name(state->f4.reg.lisr, "TEIF0");
	state->f4.fld.lisr.htif0 = cm_object_get_child_by_name(state->f4.reg.lisr, "HTIF0");
	state->f4.fld.lisr.tcif0 = cm_object_get_child_by_name(state->f4.reg.lisr, "TCIF0");
	state->f4.fld.lisr.feif1 = cm_object_get_child_by_name(state->f4.reg.lisr, "FEIF1");
	state->f4.fld.lisr.dmeif1 = cm_object_get_child_by_name(state->f4.reg.lisr, "DMEIF1");
	state->f4.fld.lisr.teif1 = cm_object_get_child_by_name(state->f4.reg.lisr, "TEIF1");
	state->f4.fld.lisr.htif1 = cm_object_get_child_by_name(state->f4.reg.lisr, "HTIF1");
	state->f4.fld.lisr.tcif1 = cm_object_get_child_by_name(state->f4.reg.lisr, "TCIF1");
	state->f4.fld.lisr.feif2 = cm_object_get_child_by_name(state->f4.reg.lisr, "FEIF2");
	state->f4.fld.lisr.dmeif2 = cm_object_get_child_by_name(state->f4.reg.lisr, "DMEIF2");
	state->f4.fld.lisr.teif2 = cm_object_get_child_by_name(state->f4.reg.lisr, "TEIF2");
	state->f4.fld.lisr.htif2 = cm_object_get_child_by_name(state->f4.reg.lisr, "HTIF2");
	state->f4.fld.lisr.tcif2 = cm_object_get_child_by_name(state->f4.reg.lisr, "TCIF2");
	state->f4.fld.lisr.feif3 = cm_object_get_child_by_name(state->f4.reg.lisr, "FEIF3");
	state->f4.fld.lisr.dmeif3 = cm_object_get_child_by_name(state->f4.reg.lisr, "DMEIF3");
	state->f4.fld.lisr.teif3 = cm_object_get_child_by_name(state->f4.reg.lisr, "TEIF3");
	state->f4.fld.lisr.htif3 = cm_object_get_child_by_name(state->f4.reg.lisr, "HTIF3");
	state->f4.fld.lisr.tcif3 = cm_object_get_child_by_name(state->f4.reg.lisr, "TCIF3");

	// HISR bitfields.
	state->f4.fld.hisr.feif4 = cm_object_get_child_by_name(state->f4.reg.hisr, "FEIF4");
	state->f4.fld.hisr.dmeif4 = cm_object_get_child_by_name(state->f4.reg.hisr, "DMEIF4");
	state->f4.fld.hisr.teif4 = cm_object_get_child_by_name(state->f4.reg.hisr, "TEIF4");
	state->f4.fld.hisr.htif4 = cm_object_get_child_by_name(state->f4.reg.hisr, "HTIF4");
	state->f4.fld.hisr.tcif4 = cm_object_get_child_by_name(state->f4.reg.hisr, "TCIF4");
	state->f4.fld.hisr.feif5 = cm_object_get_child_by_name(state->f4.reg.hisr, "FEIF5");
	state->f4.fld.hisr.dmeif5 = cm_object_get_child_by_name(state->f4.reg.hisr, "DMEIF5");
	state->f4.fld.hisr.teif5 = cm_object_get_child_by_name(state->f4.reg.hisr, "TEIF5");
	state->f4.fld.hisr.htif5 = cm_object_get_child_by_name(state->f4.reg.hisr, "HTIF5");
	state->f4.fld.hisr.tcif5 = cm_object_get_child_by_name(state->f4.reg.hisr, "TCIF5");
	state->f4.fld.hisr.feif6 = cm_object_get_child_by_name(state->f4.reg.hisr, "FEIF6");
	state->f4.fld.hisr.dmeif6 = cm_object_get_child_by_name(state->f4.reg.hisr, "DMEIF6");
	state->f4.fld.hisr.teif6 = cm_object_get_child_by_name(state->f4.reg.hisr, "TEIF6");
	state->f4.fld.hisr.htif6 = cm_object_get_child_by_name(state->f4.reg.hisr, "HTIF6");
	state->f4.fld.hisr.tcif6 = cm_object_get_child_by_name(state->f4.reg.hisr, "TCIF6");
	state->f4.fld.hisr.feif7 = cm_object_get_child_by_name(state->f4.reg.hisr, "FEIF7");
	state->f4.fld.hisr.dmeif7 = cm_object_get_child_by_name(state->f4.reg.hisr, "DMEIF7");
	state->f4.fld.hisr.teif7 = cm_object_get_child_by_name(state->f4.reg.hisr, "TEIF7");
	state->f4.fld.hisr.htif7 = cm_object_get_child_by_name(state->f4.reg.hisr, "HTIF7");
	state->f4.fld.hisr.tcif7 = cm_object_get_child_by_name(state->f4.reg.hisr, "TCIF7");

	// LIFCR bitfields.
	state->f4.fld.lifcr.cfeif0 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CFEIF0");
	state->f4.fld.lifcr.cdmeif0 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CDMEIF0");
	state->f4.fld.lifcr.cteif0 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTEIF0");
	state->f4.fld.lifcr.chtif0 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CHTIF0");
	state->f4.fld.lifcr.ctcif0 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTCIF0");
	state->f4.fld.lifcr.cfeif1 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CFEIF1");
	state->f4.fld.lifcr.cdmeif1 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CDMEIF1");
	state->f4.fld.lifcr.cteif1 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTEIF1");
	state->f4.fld.lifcr.chtif1 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CHTIF1");
	state->f4.fld.lifcr.ctcif1 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTCIF1");
	state->f4.fld.lifcr.cfeif2 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CFEIF2");
	state->f4.fld.lifcr.cdmeif2 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CDMEIF2");
	state->f4.fld.lifcr.cteif2 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTEIF2");
	state->f4.fld.lifcr.chtif2 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CHTIF2");
	state->f4.fld.lifcr.ctcif2 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTCIF2");
	state->f4.fld.lifcr.cfeif3 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CFEIF3");
	state->f4.fld.lifcr.cdmeif3 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CDMEIF3");
	state->f4.fld.lifcr.cteif3 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTEIF3");
	state->f4.fld.lifcr.chtif3 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CHTIF3");
	state->f4.fld.lifcr.ctcif3 = cm_object_get_child_by_name(state->f4.reg.lifcr, "CTCIF3");

	// HIFCR bitfields.
	state->f4.fld.hifcr.cfeif4 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CFEIF4");
	state->f4.fld.hifcr.cdmeif4 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CDMEIF4");
	state->f4.fld.hifcr.cteif4 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTEIF4");
	state->f4.fld.hifcr.chtif4 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CHTIF4");
	state->f4.fld.hifcr.ctcif4 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTCIF4");
	state->f4.fld.hifcr.cfeif5 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CFEIF5");
	state->f4.fld.hifcr.cdmeif5 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CDMEIF5");
	state->f4.fld.hifcr.cteif5 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTEIF5");
	state->f4.fld.hifcr.chtif5 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CHTIF5");
	state->f4.fld.hifcr.ctcif5 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTCIF5");
	state->f4.fld.hifcr.cfeif6 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CFEIF6");
	state->f4.fld.hifcr.cdmeif6 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CDMEIF6");
	state->f4.fld.hifcr.cteif6 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTEIF6");
	state->f4.fld.hifcr.chtif6 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CHTIF6");
	state->f4.fld.hifcr.ctcif6 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTCIF6");
	state->f4.fld.hifcr.cfeif7 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CFEIF7");
	state->f4.fld.hifcr.cdmeif7 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CDMEIF7");
	state->f4.fld.hifcr.cteif7 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTEIF7");
	state->f4.fld.hifcr.chtif7 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CHTIF7");
	state->f4.fld.hifcr.ctcif7 = cm_object_get_child_by_name(state->f4.reg.hifcr, "CTCIF7");

	// S0CR bitfields.
	state->f4.fld.s0cr.en = cm_object_get_child_by_name(state->f4.reg.s0cr, "EN");
	state->f4.fld.s0cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s0cr, "DMEIE");
	state->f4.fld.s0cr.teie = cm_object_get_child_by_name(state->f4.reg.s0cr, "TEIE");
	state->f4.fld.s0cr.htie = cm_object_get_child_by_name(state->f4.reg.s0cr, "HTIE");
	state->f4.fld.s0cr.tcie = cm_object_get_child_by_name(state->f4.reg.s0cr, "TCIE");
	state->f4.fld.s0cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s0cr, "PFCTRL");
	state->f4.fld.s0cr.dir = cm_object_get_child_by_name(state->f4.reg.s0cr, "DIR");
	state->f4.fld.s0cr.circ = cm_object_get_child_by_name(state->f4.reg.s0cr, "CIRC");
	state->f4.fld.s0cr.pinc = cm_object_get_child_by_name(state->f4.reg.s0cr, "PINC");
	state->f4.fld.s0cr.minc = cm_object_get_child_by_name(state->f4.reg.s0cr, "MINC");
	state->f4.fld.s0cr.psize = cm_object_get_child_by_name(state->f4.reg.s0cr, "PSIZE");
	state->f4.fld.s0cr.msize = cm_object_get_child_by_name(state->f4.reg.s0cr, "MSIZE");
	state->f4.fld.s0cr.pincos = cm_object_get_child_by_name(state->f4.reg.s0cr, "PINCOS");
	state->f4.fld.s0cr.pl = cm_object_get_child_by_name(state->f4.reg.s0cr, "PL");
	state->f4.fld.s0cr.dbm = cm_object_get_child_by_name(state->f4.reg.s0cr, "DBM");
	state->f4.fld.s0cr.ct = cm_object_get_child_by_name(state->f4.reg.s0cr, "CT");
	state->f4.fld.s0cr.pburst = cm_object_get_child_by_name(state->f4.reg.s0cr, "PBURST");
	state->f4.fld.s0cr.mburst = cm_object_get_child_by_name(state->f4.reg.s0cr, "MBURST");
	state->f4.fld.s0cr.chsel = cm_object_get_child_by_name(state->f4.reg.s0cr, "CHSEL");

	// S0NDTR bitfields.
	state->f4.fld.s0ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s0ndtr, "NDT");

	// S0PAR bitfields.
	state->f4.fld.s0par.pa = cm_object_get_child_by_name(state->f4.reg.s0par, "PA");

	// S0M0AR bitfields.
	state->f4.fld.s0m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s0m0ar, "M0A");

	// S0M1AR bitfields.
	state->f4.fld.s0m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s0m1ar, "M1A");

	// S0FCR bitfields.
	state->f4.fld.s0fcr.fth = cm_object_get_child_by_name(state->f4.reg.s0fcr, "FTH");
	state->f4.fld.s0fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s0fcr, "DMDIS");
	state->f4.fld.s0fcr.fs = cm_object_get_child_by_name(state->f4.reg.s0fcr, "FS");
	state->f4.fld.s0fcr.feie = cm_object_get_child_by_name(state->f4.reg.s0fcr, "FEIE");

	// S1CR bitfields.
	state->f4.fld.s1cr.en = cm_object_get_child_by_name(state->f4.reg.s1cr, "EN");
	state->f4.fld.s1cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s1cr, "DMEIE");
	state->f4.fld.s1cr.teie = cm_object_get_child_by_name(state->f4.reg.s1cr, "TEIE");
	state->f4.fld.s1cr.htie = cm_object_get_child_by_name(state->f4.reg.s1cr, "HTIE");
	state->f4.fld.s1cr.tcie = cm_object_get_child_by_name(state->f4.reg.s1cr, "TCIE");
	state->f4.fld.s1cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s1cr, "PFCTRL");
	state->f4.fld.s1cr.dir = cm_object_get_child_by_name(state->f4.reg.s1cr, "DIR");
	state->f4.fld.s1cr.circ = cm_object_get_child_by_name(state->f4.reg.s1cr, "CIRC");
	state->f4.fld.s1cr.pinc = cm_object_get_child_by_name(state->f4.reg.s1cr, "PINC");
	state->f4.fld.s1cr.minc = cm_object_get_child_by_name(state->f4.reg.s1cr, "MINC");
	state->f4.fld.s1cr.psize = cm_object_get_child_by_name(state->f4.reg.s1cr, "PSIZE");
	state->f4.fld.s1cr.msize = cm_object_get_child_by_name(state->f4.reg.s1cr, "MSIZE");
	state->f4.fld.s1cr.pincos = cm_object_get_child_by_name(state->f4.reg.s1cr, "PINCOS");
	state->f4.fld.s1cr.pl = cm_object_get_child_by_name(state->f4.reg.s1cr, "PL");
	state->f4.fld.s1cr.dbm = cm_object_get_child_by_name(state->f4.reg.s1cr, "DBM");
	state->f4.fld.s1cr.ct = cm_object_get_child_by_name(state->f4.reg.s1cr, "CT");
	state->f4.fld.s1cr.ack = cm_object_get_child_by_name(state->f4.reg.s1cr, "ACK");
	state->f4.fld.s1cr.pburst = cm_object_get_child_by_name(state->f4.reg.s1cr, "PBURST");
	state->f4.fld.s1cr.mburst = cm_object_get_child_by_name(state->f4.reg.s1cr, "MBURST");
	state->f4.fld.s1cr.chsel = cm_object_get_child_by_name(state->f4.reg.s1cr, "CHSEL");

	// S1NDTR bitfields.
	state->f4.fld.s1ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s1ndtr, "NDT");

	// S1PAR bitfields.
	state->f4.fld.s1par.pa = cm_object_get_child_by_name(state->f4.reg.s1par, "PA");

	// S1M0AR bitfields.
	state->f4.fld.s1m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s1m0ar, "M0A");

	// S1M1AR bitfields.
	state->f4.fld.s1m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s1m1ar, "M1A");

	// S1FCR bitfields.
	state->f4.fld.s1fcr.fth = cm_object_get_child_by_name(state->f4.reg.s1fcr, "FTH");
	state->f4.fld.s1fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s1fcr, "DMDIS");
	state->f4.fld.s1fcr.fs = cm_object_get_child_by_name(state->f4.reg.s1fcr, "FS");
	state->f4.fld.s1fcr.feie = cm_object_get_child_by_name(state->f4.reg.s1fcr, "FEIE");

	// S2CR bitfields.
	state->f4.fld.s2cr.en = cm_object_get_child_by_name(state->f4.reg.s2cr, "EN");
	state->f4.fld.s2cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s2cr, "DMEIE");
	state->f4.fld.s2cr.teie = cm_object_get_child_by_name(state->f4.reg.s2cr, "TEIE");
	state->f4.fld.s2cr.htie = cm_object_get_child_by_name(state->f4.reg.s2cr, "HTIE");
	state->f4.fld.s2cr.tcie = cm_object_get_child_by_name(state->f4.reg.s2cr, "TCIE");
	state->f4.fld.s2cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s2cr, "PFCTRL");
	state->f4.fld.s2cr.dir = cm_object_get_child_by_name(state->f4.reg.s2cr, "DIR");
	state->f4.fld.s2cr.circ = cm_object_get_child_by_name(state->f4.reg.s2cr, "CIRC");
	state->f4.fld.s2cr.pinc = cm_object_get_child_by_name(state->f4.reg.s2cr, "PINC");
	state->f4.fld.s2cr.minc = cm_object_get_child_by_name(state->f4.reg.s2cr, "MINC");
	state->f4.fld.s2cr.psize = cm_object_get_child_by_name(state->f4.reg.s2cr, "PSIZE");
	state->f4.fld.s2cr.msize = cm_object_get_child_by_name(state->f4.reg.s2cr, "MSIZE");
	state->f4.fld.s2cr.pincos = cm_object_get_child_by_name(state->f4.reg.s2cr, "PINCOS");
	state->f4.fld.s2cr.pl = cm_object_get_child_by_name(state->f4.reg.s2cr, "PL");
	state->f4.fld.s2cr.dbm = cm_object_get_child_by_name(state->f4.reg.s2cr, "DBM");
	state->f4.fld.s2cr.ct = cm_object_get_child_by_name(state->f4.reg.s2cr, "CT");
	state->f4.fld.s2cr.ack = cm_object_get_child_by_name(state->f4.reg.s2cr, "ACK");
	state->f4.fld.s2cr.pburst = cm_object_get_child_by_name(state->f4.reg.s2cr, "PBURST");
	state->f4.fld.s2cr.mburst = cm_object_get_child_by_name(state->f4.reg.s2cr, "MBURST");
	state->f4.fld.s2cr.chsel = cm_object_get_child_by_name(state->f4.reg.s2cr, "CHSEL");

	// S2NDTR bitfields.
	state->f4.fld.s2ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s2ndtr, "NDT");

	// S2PAR bitfields.
	state->f4.fld.s2par.pa = cm_object_get_child_by_name(state->f4.reg.s2par, "PA");

	// S2M0AR bitfields.
	state->f4.fld.s2m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s2m0ar, "M0A");

	// S2M1AR bitfields.
	state->f4.fld.s2m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s2m1ar, "M1A");

	// S2FCR bitfields.
	state->f4.fld.s2fcr.fth = cm_object_get_child_by_name(state->f4.reg.s2fcr, "FTH");
	state->f4.fld.s2fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s2fcr, "DMDIS");
	state->f4.fld.s2fcr.fs = cm_object_get_child_by_name(state->f4.reg.s2fcr, "FS");
	state->f4.fld.s2fcr.feie = cm_object_get_child_by_name(state->f4.reg.s2fcr, "FEIE");

	// S3CR bitfields.
	state->f4.fld.s3cr.en = cm_object_get_child_by_name(state->f4.reg.s3cr, "EN");
	state->f4.fld.s3cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s3cr, "DMEIE");
	state->f4.fld.s3cr.teie = cm_object_get_child_by_name(state->f4.reg.s3cr, "TEIE");
	state->f4.fld.s3cr.htie = cm_object_get_child_by_name(state->f4.reg.s3cr, "HTIE");
	state->f4.fld.s3cr.tcie = cm_object_get_child_by_name(state->f4.reg.s3cr, "TCIE");
	state->f4.fld.s3cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s3cr, "PFCTRL");
	state->f4.fld.s3cr.dir = cm_object_get_child_by_name(state->f4.reg.s3cr, "DIR");
	state->f4.fld.s3cr.circ = cm_object_get_child_by_name(state->f4.reg.s3cr, "CIRC");
	state->f4.fld.s3cr.pinc = cm_object_get_child_by_name(state->f4.reg.s3cr, "PINC");
	state->f4.fld.s3cr.minc = cm_object_get_child_by_name(state->f4.reg.s3cr, "MINC");
	state->f4.fld.s3cr.psize = cm_object_get_child_by_name(state->f4.reg.s3cr, "PSIZE");
	state->f4.fld.s3cr.msize = cm_object_get_child_by_name(state->f4.reg.s3cr, "MSIZE");
	state->f4.fld.s3cr.pincos = cm_object_get_child_by_name(state->f4.reg.s3cr, "PINCOS");
	state->f4.fld.s3cr.pl = cm_object_get_child_by_name(state->f4.reg.s3cr, "PL");
	state->f4.fld.s3cr.dbm = cm_object_get_child_by_name(state->f4.reg.s3cr, "DBM");
	state->f4.fld.s3cr.ct = cm_object_get_child_by_name(state->f4.reg.s3cr, "CT");
	state->f4.fld.s3cr.ack = cm_object_get_child_by_name(state->f4.reg.s3cr, "ACK");
	state->f4.fld.s3cr.pburst = cm_object_get_child_by_name(state->f4.reg.s3cr, "PBURST");
	state->f4.fld.s3cr.mburst = cm_object_get_child_by_name(state->f4.reg.s3cr, "MBURST");
	state->f4.fld.s3cr.chsel = cm_object_get_child_by_name(state->f4.reg.s3cr, "CHSEL");

	// S3NDTR bitfields.
	state->f4.fld.s3ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s3ndtr, "NDT");

	// S3PAR bitfields.
	state->f4.fld.s3par.pa = cm_object_get_child_by_name(state->f4.reg.s3par, "PA");

	// S3M0AR bitfields.
	state->f4.fld.s3m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s3m0ar, "M0A");

	// S3M1AR bitfields.
	state->f4.fld.s3m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s3m1ar, "M1A");

	// S3FCR bitfields.
	state->f4.fld.s3fcr.fth = cm_object_get_child_by_name(state->f4.reg.s3fcr, "FTH");
	state->f4.fld.s3fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s3fcr, "DMDIS");
	state->f4.fld.s3fcr.fs = cm_object_get_child_by_name(state->f4.reg.s3fcr, "FS");
	state->f4.fld.s3fcr.feie = cm_object_get_child_by_name(state->f4.reg.s3fcr, "FEIE");

	// S4CR bitfields.
	state->f4.fld.s4cr.en = cm_object_get_child_by_name(state->f4.reg.s4cr, "EN");
	state->f4.fld.s4cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s4cr, "DMEIE");
	state->f4.fld.s4cr.teie = cm_object_get_child_by_name(state->f4.reg.s4cr, "TEIE");
	state->f4.fld.s4cr.htie = cm_object_get_child_by_name(state->f4.reg.s4cr, "HTIE");
	state->f4.fld.s4cr.tcie = cm_object_get_child_by_name(state->f4.reg.s4cr, "TCIE");
	state->f4.fld.s4cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s4cr, "PFCTRL");
	state->f4.fld.s4cr.dir = cm_object_get_child_by_name(state->f4.reg.s4cr, "DIR");
	state->f4.fld.s4cr.circ = cm_object_get_child_by_name(state->f4.reg.s4cr, "CIRC");
	state->f4.fld.s4cr.pinc = cm_object_get_child_by_name(state->f4.reg.s4cr, "PINC");
	state->f4.fld.s4cr.minc = cm_object_get_child_by_name(state->f4.reg.s4cr, "MINC");
	state->f4.fld.s4cr.psize = cm_object_get_child_by_name(state->f4.reg.s4cr, "PSIZE");
	state->f4.fld.s4cr.msize = cm_object_get_child_by_name(state->f4.reg.s4cr, "MSIZE");
	state->f4.fld.s4cr.pincos = cm_object_get_child_by_name(state->f4.reg.s4cr, "PINCOS");
	state->f4.fld.s4cr.pl = cm_object_get_child_by_name(state->f4.reg.s4cr, "PL");
	state->f4.fld.s4cr.dbm = cm_object_get_child_by_name(state->f4.reg.s4cr, "DBM");
	state->f4.fld.s4cr.ct = cm_object_get_child_by_name(state->f4.reg.s4cr, "CT");
	state->f4.fld.s4cr.ack = cm_object_get_child_by_name(state->f4.reg.s4cr, "ACK");
	state->f4.fld.s4cr.pburst = cm_object_get_child_by_name(state->f4.reg.s4cr, "PBURST");
	state->f4.fld.s4cr.mburst = cm_object_get_child_by_name(state->f4.reg.s4cr, "MBURST");
	state->f4.fld.s4cr.chsel = cm_object_get_child_by_name(state->f4.reg.s4cr, "CHSEL");

	// S4NDTR bitfields.
	state->f4.fld.s4ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s4ndtr, "NDT");

	// S4PAR bitfields.
	state->f4.fld.s4par.pa = cm_object_get_child_by_name(state->f4.reg.s4par, "PA");

	// S4M0AR bitfields.
	state->f4.fld.s4m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s4m0ar, "M0A");

	// S4M1AR bitfields.
	state->f4.fld.s4m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s4m1ar, "M1A");

	// S4FCR bitfields.
	state->f4.fld.s4fcr.fth = cm_object_get_child_by_name(state->f4.reg.s4fcr, "FTH");
	state->f4.fld.s4fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s4fcr, "DMDIS");
	state->f4.fld.s4fcr.fs = cm_object_get_child_by_name(state->f4.reg.s4fcr, "FS");
	state->f4.fld.s4fcr.feie = cm_object_get_child_by_name(state->f4.reg.s4fcr, "FEIE");

	// S5CR bitfields.
	state->f4.fld.s5cr.en = cm_object_get_child_by_name(state->f4.reg.s5cr, "EN");
	state->f4.fld.s5cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s5cr, "DMEIE");
	state->f4.fld.s5cr.teie = cm_object_get_child_by_name(state->f4.reg.s5cr, "TEIE");
	state->f4.fld.s5cr.htie = cm_object_get_child_by_name(state->f4.reg.s5cr, "HTIE");
	state->f4.fld.s5cr.tcie = cm_object_get_child_by_name(state->f4.reg.s5cr, "TCIE");
	state->f4.fld.s5cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s5cr, "PFCTRL");
	state->f4.fld.s5cr.dir = cm_object_get_child_by_name(state->f4.reg.s5cr, "DIR");
	state->f4.fld.s5cr.circ = cm_object_get_child_by_name(state->f4.reg.s5cr, "CIRC");
	state->f4.fld.s5cr.pinc = cm_object_get_child_by_name(state->f4.reg.s5cr, "PINC");
	state->f4.fld.s5cr.minc = cm_object_get_child_by_name(state->f4.reg.s5cr, "MINC");
	state->f4.fld.s5cr.psize = cm_object_get_child_by_name(state->f4.reg.s5cr, "PSIZE");
	state->f4.fld.s5cr.msize = cm_object_get_child_by_name(state->f4.reg.s5cr, "MSIZE");
	state->f4.fld.s5cr.pincos = cm_object_get_child_by_name(state->f4.reg.s5cr, "PINCOS");
	state->f4.fld.s5cr.pl = cm_object_get_child_by_name(state->f4.reg.s5cr, "PL");
	state->f4.fld.s5cr.dbm = cm_object_get_child_by_name(state->f4.reg.s5cr, "DBM");
	state->f4.fld.s5cr.ct = cm_object_get_child_by_name(state->f4.reg.s5cr, "CT");
	state->f4.fld.s5cr.ack = cm_object_get_child_by_name(state->f4.reg.s5cr, "ACK");
	state->f4.fld.s5cr.pburst = cm_object_get_child_by_name(state->f4.reg.s5cr, "PBURST");
	state->f4.fld.s5cr.mburst = cm_object_get_child_by_name(state->f4.reg.s5cr, "MBURST");
	state->f4.fld.s5cr.chsel = cm_object_get_child_by_name(state->f4.reg.s5cr, "CHSEL");

	// S5NDTR bitfields.
	state->f4.fld.s5ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s5ndtr, "NDT");

	// S5PAR bitfields.
	state->f4.fld.s5par.pa = cm_object_get_child_by_name(state->f4.reg.s5par, "PA");

	// S5M0AR bitfields.
	state->f4.fld.s5m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s5m0ar, "M0A");

	// S5M1AR bitfields.
	state->f4.fld.s5m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s5m1ar, "M1A");

	// S5FCR bitfields.
	state->f4.fld.s5fcr.fth = cm_object_get_child_by_name(state->f4.reg.s5fcr, "FTH");
	state->f4.fld.s5fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s5fcr, "DMDIS");
	state->f4.fld.s5fcr.fs = cm_object_get_child_by_name(state->f4.reg.s5fcr, "FS");
	state->f4.fld.s5fcr.feie = cm_object_get_child_by_name(state->f4.reg.s5fcr, "FEIE");

	// S6CR bitfields.
	state->f4.fld.s6cr.en = cm_object_get_child_by_name(state->f4.reg.s6cr, "EN");
	state->f4.fld.s6cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s6cr, "DMEIE");
	state->f4.fld.s6cr.teie = cm_object_get_child_by_name(state->f4.reg.s6cr, "TEIE");
	state->f4.fld.s6cr.htie = cm_object_get_child_by_name(state->f4.reg.s6cr, "HTIE");
	state->f4.fld.s6cr.tcie = cm_object_get_child_by_name(state->f4.reg.s6cr, "TCIE");
	state->f4.fld.s6cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s6cr, "PFCTRL");
	state->f4.fld.s6cr.dir = cm_object_get_child_by_name(state->f4.reg.s6cr, "DIR");
	state->f4.fld.s6cr.circ = cm_object_get_child_by_name(state->f4.reg.s6cr, "CIRC");
	state->f4.fld.s6cr.pinc = cm_object_get_child_by_name(state->f4.reg.s6cr, "PINC");
	state->f4.fld.s6cr.minc = cm_object_get_child_by_name(state->f4.reg.s6cr, "MINC");
	state->f4.fld.s6cr.psize = cm_object_get_child_by_name(state->f4.reg.s6cr, "PSIZE");
	state->f4.fld.s6cr.msize = cm_object_get_child_by_name(state->f4.reg.s6cr, "MSIZE");
	state->f4.fld.s6cr.pincos = cm_object_get_child_by_name(state->f4.reg.s6cr, "PINCOS");
	state->f4.fld.s6cr.pl = cm_object_get_child_by_name(state->f4.reg.s6cr, "PL");
	state->f4.fld.s6cr.dbm = cm_object_get_child_by_name(state->f4.reg.s6cr, "DBM");
	state->f4.fld.s6cr.ct = cm_object_get_child_by_name(state->f4.reg.s6cr, "CT");
	state->f4.fld.s6cr.ack = cm_object_get_child_by_name(state->f4.reg.s6cr, "ACK");
	state->f4.fld.s6cr.pburst = cm_object_get_child_by_name(state->f4.reg.s6cr, "PBURST");
	state->f4.fld.s6cr.mburst = cm_object_get_child_by_name(state->f4.reg.s6cr, "MBURST");
	state->f4.fld.s6cr.chsel = cm_object_get_child_by_name(state->f4.reg.s6cr, "CHSEL");

	// S6NDTR bitfields.
	state->f4.fld.s6ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s6ndtr, "NDT");

	// S6PAR bitfields.
	state->f4.fld.s6par.pa = cm_object_get_child_by_name(state->f4.reg.s6par, "PA");

	// S6M0AR bitfields.
	state->f4.fld.s6m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s6m0ar, "M0A");

	// S6M1AR bitfields.
	state->f4.fld.s6m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s6m1ar, "M1A");

	// S6FCR bitfields.
	state->f4.fld.s6fcr.fth = cm_object_get_child_by_name(state->f4.reg.s6fcr, "FTH");
	state->f4.fld.s6fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s6fcr, "DMDIS");
	state->f4.fld.s6fcr.fs = cm_object_get_child_by_name(state->f4.reg.s6fcr, "FS");
	state->f4.fld.s6fcr.feie = cm_object_get_child_by_name(state->f4.reg.s6fcr, "FEIE");

	// S7CR bitfields.
	state->f4.fld.s7cr.en = cm_object_get_child_by_name(state->f4.reg.s7cr, "EN");
	state->f4.fld.s7cr.dmeie = cm_object_get_child_by_name(state->f4.reg.s7cr, "DMEIE");
	state->f4.fld.s7cr.teie = cm_object_get_child_by_name(state->f4.reg.s7cr, "TEIE");
	state->f4.fld.s7cr.htie = cm_object_get_child_by_name(state->f4.reg.s7cr, "HTIE");
	state->f4.fld.s7cr.tcie = cm_object_get_child_by_name(state->f4.reg.s7cr, "TCIE");
	state->f4.fld.s7cr.pfctrl = cm_object_get_child_by_name(state->f4.reg.s7cr, "PFCTRL");
	state->f4.fld.s7cr.dir = cm_object_get_child_by_name(state->f4.reg.s7cr, "DIR");
	state->f4.fld.s7cr.circ = cm_object_get_child_by_name(state->f4.reg.s7cr, "CIRC");
	state->f4.fld.s7cr.pinc = cm_object_get_child_by_name(state->f4.reg.s7cr, "PINC");
	state->f4.fld.s7cr.minc = cm_object_get_child_by_name(state->f4.reg.s7cr, "MINC");
	state->f4.fld.s7cr.psize = cm_object_get_child_by_name(state->f4.reg.s7cr, "PSIZE");
	state->f4.fld.s7cr.msize = cm_object_get_child_by_name(state->f4.reg.s7cr, "MSIZE");
	state->f4.fld.s7cr.pincos = cm_object_get_child_by_name(state->f4.reg.s7cr, "PINCOS");
	state->f4.fld.s7cr.pl = cm_object_get_child_by_name(state->f4.reg.s7cr, "PL");
	state->f4.fld.s7cr.dbm = cm_object_get_child_by_name(state->f4.reg.s7cr, "DBM");
	state->f4.fld.s7cr.ct = cm_object_get_child_by_name(state->f4.reg.s7cr, "CT");
	state->f4.fld.s7cr.ack = cm_object_get_child_by_name(state->f4.reg.s7cr, "ACK");
	state->f4.fld.s7cr.pburst = cm_object_get_child_by_name(state->f4.reg.s7cr, "PBURST");
	state->f4.fld.s7cr.mburst = cm_object_get_child_by_name(state->f4.reg.s7cr, "MBURST");
	state->f4.fld.s7cr.chsel = cm_object_get_child_by_name(state->f4.reg.s7cr, "CHSEL");

	// S7NDTR bitfields.
	state->f4.fld.s7ndtr.ndt = cm_object_get_child_by_name(state->f4.reg.s7ndtr, "NDT");

	// S7PAR bitfields.
	state->f4.fld.s7par.pa = cm_object_get_child_by_name(state->f4.reg.s7par, "PA");

	// S7M0AR bitfields.
	state->f4.fld.s7m0ar.m0a = cm_object_get_child_by_name(state->f4.reg.s7m0ar, "M0A");

	// S7M1AR bitfields.
	state->f4.fld.s7m1ar.m1a = cm_object_get_child_by_name(state->f4.reg.s7m1ar, "M1A");

	// S7FCR bitfields.
	state->f4.fld.s7fcr.fth = cm_object_get_child_by_name(state->f4.reg.s7fcr, "FTH");
	state->f4.fld.s7fcr.dmdis = cm_object_get_child_by_name(state->f4.reg.s7fcr, "DMDIS");
	state->f4.fld.s7fcr.fs = cm_object_get_child_by_name(state->f4.reg.s7fcr, "FS");
	state->f4.fld.s7fcr.feie = cm_object_get_child_by_name(state->f4.reg.s7fcr, "FEIE");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// RCC (Reset and clock control) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 RCC (Reset and clock control) registers.
		struct {
			Object *cr; // 0x0 Clock control register
			Object *pllcfgr; // 0x4 PLL configuration register
			Object *cfgr; // 0x8 Clock configuration register
			Object *cir; // 0xC Clock interrupt register
			Object *ahb1rstr; // 0x10 AHB1 peripheral reset register
			Object *ahb2rstr; // 0x14 AHB2 peripheral reset register
			Object *ahb3rstr; // 0x18 AHB3 peripheral reset register
			Object *apb1rstr; // 0x20 APB1 peripheral reset register
			Object *apb2rstr; // 0x24 APB2 peripheral reset register
			Object *ahb1enr; // 0x30 AHB1 peripheral clock register
			Object *ahb2enr; // 0x34 AHB2 peripheral clock enable register
			Object *ahb3enr; // 0x38 AHB3 peripheral clock enable register
			Object *apb1enr; // 0x40 APB1 peripheral clock enable register
			Object *apb2enr; // 0x44 APB2 peripheral clock enable register
			Object *ahb1lpenr; // 0x50 AHB1 peripheral clock enable in low power mode register
			Object *ahb2lpenr; // 0x54 AHB2 peripheral clock enable in low power mode register
			Object *ahb3lpenr; // 0x58 AHB3 peripheral clock enable in low power mode register
			Object *apb1lpenr; // 0x60 APB1 peripheral clock enable in low power mode register
			Object *apb2lpenr; // 0x64 APB2 peripheral clock enabled in low power mode register
			Object *bdcr; // 0x70 Backup domain control register
			Object *csr; // 0x74 Clock control & status register
			Object *sscgr; // 0x80 Spread spectrum clock generation register
			Object *plli2scfgr; // 0x84 PLLI2S configuration register
		} reg;

		struct {

			// CR (Clock control register) bitfields.
			struct {
				Object *hsion; // [0:0] Internal high-speed clock enable
				Object *hsirdy; // [1:1] Internal high-speed clock ready flag
				Object *hsitrim; // [3:7] Internal high-speed clock trimming
				Object *hsical; // [8:15] Internal high-speed clock calibration
				Object *hseon; // [16:16] HSE clock enable
				Object *hserdy; // [17:17] HSE clock ready flag
				Object *hsebyp; // [18:18] HSE clock bypass
				Object *csson; // [19:19] Clock security system enable
				Object *pllon; // [24:24] Main PLL (PLL) enable
				Object *pllrdy; // [25:25] Main PLL (PLL) clock ready flag
				Object *plli2son; // [26:26] PLLI2S enable
				Object *plli2srdy; // [27:27] PLLI2S clock ready flag
			} cr;

			// PLLCFGR (PLL configuration register) bitfields.
			struct {
				Object *pllm; // [0:5] Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
				Object *plln; // [6:14] Main PLL (PLL) multiplication factor for VCO
				Object *pllp; // [16:17] Main PLL (PLL) division factor for main system clock
				Object *pllsrc; // [22:22] Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
				Object *pllq; // [24:27] Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
			} pllcfgr;

			// CFGR (Clock configuration register) bitfields.
			struct {
				Object *sw; // [0:1] System clock switch
				Object *sws; // [2:3] System clock switch status
				Object *hpre; // [4:7] AHB prescaler
				Object *ppre1; // [10:12] APB Low speed prescaler (APB1)
				Object *ppre2; // [13:15] APB high-speed prescaler (APB2)
				Object *rtcpre; // [16:20] HSE division factor for RTC clock
				Object *mco1; // [21:22] Microcontroller clock output 1
				Object *i2ssrc; // [23:23] I2S clock selection
				Object *mco1pre; // [24:26] MCO1 prescaler
				Object *mco2pre; // [27:29] MCO2 prescaler
				Object *mco2; // [30:31] Microcontroller clock output 2
			} cfgr;

			// CIR (Clock interrupt register) bitfields.
			struct {
				Object *lsirdyf; // [0:0] LSI ready interrupt flag
				Object *lserdyf; // [1:1] LSE ready interrupt flag
				Object *hsirdyf; // [2:2] HSI ready interrupt flag
				Object *hserdyf; // [3:3] HSE ready interrupt flag
				Object *pllrdyf; // [4:4] Main PLL (PLL) ready interrupt flag
				Object *plli2srdyf; // [5:5] PLLI2S ready interrupt flag
				Object *cssf; // [7:7] Clock security system interrupt flag
				Object *lsirdyie; // [8:8] LSI ready interrupt enable
				Object *lserdyie; // [9:9] LSE ready interrupt enable
				Object *hsirdyie; // [10:10] HSI ready interrupt enable
				Object *hserdyie; // [11:11] HSE ready interrupt enable
				Object *pllrdyie; // [12:12] Main PLL (PLL) ready interrupt enable
				Object *plli2srdyie; // [13:13] PLLI2S ready interrupt enable
				Object *lsirdyc; // [16:16] LSI ready interrupt clear
				Object *lserdyc; // [17:17] LSE ready interrupt clear
				Object *hsirdyc; // [18:18] HSI ready interrupt clear
				Object *hserdyc; // [19:19] HSE ready interrupt clear
				Object *pllrdyc; // [20:20] Main PLL(PLL) ready interrupt clear
				Object *plli2srdyc; // [21:21] PLLI2S ready interrupt clear
				Object *cssc; // [23:23] Clock security system interrupt clear
			} cir;

			// AHB1RSTR (AHB1 peripheral reset register) bitfields.
			struct {
				Object *gpioarst; // [0:0] IO port A reset
				Object *gpiobrst; // [1:1] IO port B reset
				Object *gpiocrst; // [2:2] IO port C reset
				Object *gpiodrst; // [3:3] IO port D reset
				Object *gpioerst; // [4:4] IO port E reset
				Object *gpiofrst; // [5:5] IO port F reset
				Object *gpiogrst; // [6:6] IO port G reset
				Object *gpiohrst; // [7:7] IO port H reset
				Object *gpioirst; // [8:8] IO port I reset
				Object *crcrst; // [12:12] CRC reset
				Object *dma1rst; // [21:21] DMA2 reset
				Object *dma2rst; // [22:22] DMA2 reset
				Object *ethmacrst; // [25:25] Ethernet MAC reset
				Object *otghsrst; // [29:29] USB OTG HS module reset
			} ahb1rstr;

			// AHB2RSTR (AHB2 peripheral reset register) bitfields.
			struct {
				Object *dcmirst; // [0:0] Camera interface reset
				Object *rngrst; // [6:6] Random number generator module reset
				Object *otgfsrst; // [7:7] USB OTG FS module reset
			} ahb2rstr;

			// AHB3RSTR (AHB3 peripheral reset register) bitfields.
			struct {
				Object *fsmcrst; // [0:0] Flexible static memory controller module reset
			} ahb3rstr;

			// APB1RSTR (APB1 peripheral reset register) bitfields.
			struct {
				Object *tim2rst; // [0:0] TIM2 reset
				Object *tim3rst; // [1:1] TIM3 reset
				Object *tim4rst; // [2:2] TIM4 reset
				Object *tim5rst; // [3:3] TIM5 reset
				Object *tim6rst; // [4:4] TIM6 reset
				Object *tim7rst; // [5:5] TIM7 reset
				Object *tim12rst; // [6:6] TIM12 reset
				Object *tim13rst; // [7:7] TIM13 reset
				Object *tim14rst; // [8:8] TIM14 reset
				Object *wwdgrst; // [11:11] Window watchdog reset
				Object *spi2rst; // [14:14] SPI 2 reset
				Object *spi3rst; // [15:15] SPI 3 reset
				Object *uart2rst; // [17:17] USART 2 reset
				Object *uart3rst; // [18:18] USART 3 reset
				Object *uart4rst; // [19:19] USART 4 reset
				Object *uart5rst; // [20:20] USART 5 reset
				Object *i2c1rst; // [21:21] I2C 1 reset
				Object *i2c2rst; // [22:22] I2C 2 reset
				Object *i2c3rst; // [23:23] I2C3 reset
				Object *can1rst; // [25:25] CAN1 reset
				Object *can2rst; // [26:26] CAN2 reset
				Object *pwrrst; // [28:28] Power interface reset
				Object *dacrst; // [29:29] DAC reset
			} apb1rstr;

			// APB2RSTR (APB2 peripheral reset register) bitfields.
			struct {
				Object *tim1rst; // [0:0] TIM1 reset
				Object *tim8rst; // [1:1] TIM8 reset
				Object *usart1rst; // [4:4] USART1 reset
				Object *usart6rst; // [5:5] USART6 reset
				Object *adcrst; // [8:8] ADC interface reset (common to all ADCs)
				Object *sdiorst; // [11:11] SDIO reset
				Object *spi1rst; // [12:12] SPI 1 reset
				Object *syscfgrst; // [14:14] System configuration controller reset
				Object *tim9rst; // [16:16] TIM9 reset
				Object *tim10rst; // [17:17] TIM10 reset
				Object *tim11rst; // [18:18] TIM11 reset
			} apb2rstr;

			// AHB1ENR (AHB1 peripheral clock register) bitfields.
			struct {
				Object *gpioaen; // [0:0] IO port A clock enable
				Object *gpioben; // [1:1] IO port B clock enable
				Object *gpiocen; // [2:2] IO port C clock enable
				Object *gpioden; // [3:3] IO port D clock enable
				Object *gpioeen; // [4:4] IO port E clock enable
				Object *gpiofen; // [5:5] IO port F clock enable
				Object *gpiogen; // [6:6] IO port G clock enable
				Object *gpiohen; // [7:7] IO port H clock enable
				Object *gpioien; // [8:8] IO port I clock enable
				Object *crcen; // [12:12] CRC clock enable
				Object *bkpsramen; // [18:18] Backup SRAM interface clock enable
				Object *dma1en; // [21:21] DMA1 clock enable
				Object *dma2en; // [22:22] DMA2 clock enable
				Object *ethmacen; // [25:25] Ethernet MAC clock enable
				Object *ethmactxen; // [26:26] Ethernet Transmission clock enable
				Object *ethmacrxen; // [27:27] Ethernet Reception clock enable
				Object *ethmacptpen; // [28:28] Ethernet PTP clock enable
				Object *otghsen; // [29:29] USB OTG HS clock enable
				Object *otghsulpien; // [30:30] USB OTG HSULPI clock enable
			} ahb1enr;

			// AHB2ENR (AHB2 peripheral clock enable register) bitfields.
			struct {
				Object *dcmien; // [0:0] Camera interface enable
				Object *rngen; // [6:6] Random number generator clock enable
				Object *otgfsen; // [7:7] USB OTG FS clock enable
			} ahb2enr;

			// AHB3ENR (AHB3 peripheral clock enable register) bitfields.
			struct {
				Object *fsmcen; // [0:0] Flexible static memory controller module clock enable
			} ahb3enr;

			// APB1ENR (APB1 peripheral clock enable register) bitfields.
			struct {
				Object *tim2en; // [0:0] TIM2 clock enable
				Object *tim3en; // [1:1] TIM3 clock enable
				Object *tim4en; // [2:2] TIM4 clock enable
				Object *tim5en; // [3:3] TIM5 clock enable
				Object *tim6en; // [4:4] TIM6 clock enable
				Object *tim7en; // [5:5] TIM7 clock enable
				Object *tim12en; // [6:6] TIM12 clock enable
				Object *tim13en; // [7:7] TIM13 clock enable
				Object *tim14en; // [8:8] TIM14 clock enable
				Object *wwdgen; // [11:11] Window watchdog clock enable
				Object *spi2en; // [14:14] SPI2 clock enable
				Object *spi3en; // [15:15] SPI3 clock enable
				Object *usart2en; // [17:17] USART 2 clock enable
				Object *usart3en; // [18:18] USART3 clock enable
				Object *uart4en; // [19:19] UART4 clock enable
				Object *uart5en; // [20:20] UART5 clock enable
				Object *i2c1en; // [21:21] I2C1 clock enable
				Object *i2c2en; // [22:22] I2C2 clock enable
				Object *i2c3en; // [23:23] I2C3 clock enable
				Object *can1en; // [25:25] CAN 1 clock enable
				Object *can2en; // [26:26] CAN 2 clock enable
				Object *pwren; // [28:28] Power interface clock enable
				Object *dacen; // [29:29] DAC interface clock enable
			} apb1enr;

			// APB2ENR (APB2 peripheral clock enable register) bitfields.
			struct {
				Object *tim1en; // [0:0] TIM1 clock enable
				Object *tim8en; // [1:1] TIM8 clock enable
				Object *usart1en; // [4:4] USART1 clock enable
				Object *usart6en; // [5:5] USART6 clock enable
				Object *adc1en; // [8:8] ADC1 clock enable
				Object *adc2en; // [9:9] ADC2 clock enable
				Object *adc3en; // [10:10] ADC3 clock enable
				Object *sdioen; // [11:11] SDIO clock enable
				Object *spi1en; // [12:12] SPI1 clock enable
				Object *syscfgen; // [14:14] System configuration controller clock enable
				Object *tim9en; // [16:16] TIM9 clock enable
				Object *tim10en; // [17:17] TIM10 clock enable
				Object *tim11en; // [18:18] TIM11 clock enable
			} apb2enr;

			// AHB1LPENR (AHB1 peripheral clock enable in low power mode register) bitfields.
			struct {
				Object *gpioalpen; // [0:0] IO port A clock enable during sleep mode
				Object *gpioblpen; // [1:1] IO port B clock enable during Sleep mode
				Object *gpioclpen; // [2:2] IO port C clock enable during Sleep mode
				Object *gpiodlpen; // [3:3] IO port D clock enable during Sleep mode
				Object *gpioelpen; // [4:4] IO port E clock enable during Sleep mode
				Object *gpioflpen; // [5:5] IO port F clock enable during Sleep mode
				Object *gpioglpen; // [6:6] IO port G clock enable during Sleep mode
				Object *gpiohlpen; // [7:7] IO port H clock enable during Sleep mode
				Object *gpioilpen; // [8:8] IO port I clock enable during Sleep mode
				Object *crclpen; // [12:12] CRC clock enable during Sleep mode
				Object *flitflpen; // [15:15] Flash interface clock enable during Sleep mode
				Object *sram1lpen; // [16:16] SRAM 1interface clock enable during Sleep mode
				Object *sram2lpen; // [17:17] SRAM 2 interface clock enable during Sleep mode
				Object *bkpsramlpen; // [18:18] Backup SRAM interface clock enable during Sleep mode
				Object *dma1lpen; // [21:21] DMA1 clock enable during Sleep mode
				Object *dma2lpen; // [22:22] DMA2 clock enable during Sleep mode
				Object *ethmaclpen; // [25:25] Ethernet MAC clock enable during Sleep mode
				Object *ethmactxlpen; // [26:26] Ethernet transmission clock enable during Sleep mode
				Object *ethmacrxlpen; // [27:27] Ethernet reception clock enable during Sleep mode
				Object *ethmacptplpen; // [28:28] Ethernet PTP clock enable during Sleep mode
				Object *otghslpen; // [29:29] USB OTG HS clock enable during Sleep mode
				Object *otghsulpilpen; // [30:30] USB OTG HS ULPI clock enable during Sleep mode
			} ahb1lpenr;

			// AHB2LPENR (AHB2 peripheral clock enable in low power mode register) bitfields.
			struct {
				Object *dcmilpen; // [0:0] Camera interface enable during Sleep mode
				Object *rnglpen; // [6:6] Random number generator clock enable during Sleep mode
				Object *otgfslpen; // [7:7] USB OTG FS clock enable during Sleep mode
			} ahb2lpenr;

			// AHB3LPENR (AHB3 peripheral clock enable in low power mode register) bitfields.
			struct {
				Object *fsmclpen; // [0:0] Flexible static memory controller module clock enable during Sleep mode
			} ahb3lpenr;

			// APB1LPENR (APB1 peripheral clock enable in low power mode register) bitfields.
			struct {
				Object *tim2lpen; // [0:0] TIM2 clock enable during Sleep mode
				Object *tim3lpen; // [1:1] TIM3 clock enable during Sleep mode
				Object *tim4lpen; // [2:2] TIM4 clock enable during Sleep mode
				Object *tim5lpen; // [3:3] TIM5 clock enable during Sleep mode
				Object *tim6lpen; // [4:4] TIM6 clock enable during Sleep mode
				Object *tim7lpen; // [5:5] TIM7 clock enable during Sleep mode
				Object *tim12lpen; // [6:6] TIM12 clock enable during Sleep mode
				Object *tim13lpen; // [7:7] TIM13 clock enable during Sleep mode
				Object *tim14lpen; // [8:8] TIM14 clock enable during Sleep mode
				Object *wwdglpen; // [11:11] Window watchdog clock enable during Sleep mode
				Object *spi2lpen; // [14:14] SPI2 clock enable during Sleep mode
				Object *spi3lpen; // [15:15] SPI3 clock enable during Sleep mode
				Object *usart2lpen; // [17:17] USART2 clock enable during Sleep mode
				Object *usart3lpen; // [18:18] USART3 clock enable during Sleep mode
				Object *uart4lpen; // [19:19] UART4 clock enable during Sleep mode
				Object *uart5lpen; // [20:20] UART5 clock enable during Sleep mode
				Object *i2c1lpen; // [21:21] I2C1 clock enable during Sleep mode
				Object *i2c2lpen; // [22:22] I2C2 clock enable during Sleep mode
				Object *i2c3lpen; // [23:23] I2C3 clock enable during Sleep mode
				Object *can1lpen; // [25:25] CAN 1 clock enable during Sleep mode
				Object *can2lpen; // [26:26] CAN 2 clock enable during Sleep mode
				Object *pwrlpen; // [28:28] Power interface clock enable during Sleep mode
				Object *daclpen; // [29:29] DAC interface clock enable during Sleep mode
			} apb1lpenr;

			// APB2LPENR (APB2 peripheral clock enabled in low power mode register) bitfields.
			struct {
				Object *tim1lpen; // [0:0] TIM1 clock enable during Sleep mode
				Object *tim8lpen; // [1:1] TIM8 clock enable during Sleep mode
				Object *usart1lpen; // [4:4] USART1 clock enable during Sleep mode
				Object *usart6lpen; // [5:5] USART6 clock enable during Sleep mode
				Object *adc1lpen; // [8:8] ADC1 clock enable during Sleep mode
				Object *adc2lpen; // [9:9] ADC2 clock enable during Sleep mode
				Object *adc3lpen; // [10:10] ADC 3 clock enable during Sleep mode
				Object *sdiolpen; // [11:11] SDIO clock enable during Sleep mode
				Object *spi1lpen; // [12:12] SPI 1 clock enable during Sleep mode
				Object *syscfglpen; // [14:14] System configuration controller clock enable during Sleep mode
				Object *tim9lpen; // [16:16] TIM9 clock enable during sleep mode
				Object *tim10lpen; // [17:17] TIM10 clock enable during Sleep mode
				Object *tim11lpen; // [18:18] TIM11 clock enable during Sleep mode
			} apb2lpenr;

			// BDCR (Backup domain control register) bitfields.
			struct {
				Object *lseon; // [0:0] External low-speed oscillator enable
				Object *lserdy; // [1:1] External low-speed oscillator ready
				Object *lsebyp; // [2:2] External low-speed oscillator bypass
				Object *rtcsel; // [8:9] RTC clock source selection
				Object *rtcen; // [15:15] RTC clock enable
				Object *bdrst; // [16:16] Backup domain software reset
			} bdcr;

			// CSR (Clock control & status register) bitfields.
			struct {
				Object *lsion; // [0:0] Internal low-speed oscillator enable
				Object *lsirdy; // [1:1] Internal low-speed oscillator ready
				Object *rmvf; // [24:24] Remove reset flag
				Object *borrstf; // [25:25] BOR reset flag
				Object *padrstf; // [26:26] PIN reset flag
				Object *porrstf; // [27:27] POR/PDR reset flag
				Object *sftrstf; // [28:28] Software reset flag
				Object *wdgrstf; // [29:29] Independent watchdog reset flag
				Object *wwdgrstf; // [30:30] Window watchdog reset flag
				Object *lpwrrstf; // [31:31] Low-power reset flag
			} csr;

			// SSCGR (Spread spectrum clock generation register) bitfields.
			struct {
				Object *modper; // [0:12] Modulation period
				Object *incstep; // [13:27] Incrementation step
				Object *spreadsel; // [30:30] Spread Select
				Object *sscgen; // [31:31] Spread spectrum modulation enable
			} sscgr;

			// PLLI2SCFGR (PLLI2S configuration register) bitfields.
			struct {
				Object *plli2snx; // [6:14] PLLI2S multiplication factor for VCO
				Object *plli2srx; // [28:30] PLLI2S division factor for I2S clocks
			} plli2scfgr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32RCCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_rcc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32RCCState *state = STM32_RCC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.pllcfgr = cm_object_get_child_by_name(obj, "PLLCFGR");
	state->f4.reg.cfgr = cm_object_get_child_by_name(obj, "CFGR");
	state->f4.reg.cir = cm_object_get_child_by_name(obj, "CIR");
	state->f4.reg.ahb1rstr = cm_object_get_child_by_name(obj, "AHB1RSTR");
	state->f4.reg.ahb2rstr = cm_object_get_child_by_name(obj, "AHB2RSTR");
	state->f4.reg.ahb3rstr = cm_object_get_child_by_name(obj, "AHB3RSTR");
	state->f4.reg.apb1rstr = cm_object_get_child_by_name(obj, "APB1RSTR");
	state->f4.reg.apb2rstr = cm_object_get_child_by_name(obj, "APB2RSTR");
	state->f4.reg.ahb1enr = cm_object_get_child_by_name(obj, "AHB1ENR");
	state->f4.reg.ahb2enr = cm_object_get_child_by_name(obj, "AHB2ENR");
	state->f4.reg.ahb3enr = cm_object_get_child_by_name(obj, "AHB3ENR");
	state->f4.reg.apb1enr = cm_object_get_child_by_name(obj, "APB1ENR");
	state->f4.reg.apb2enr = cm_object_get_child_by_name(obj, "APB2ENR");
	state->f4.reg.ahb1lpenr = cm_object_get_child_by_name(obj, "AHB1LPENR");
	state->f4.reg.ahb2lpenr = cm_object_get_child_by_name(obj, "AHB2LPENR");
	state->f4.reg.ahb3lpenr = cm_object_get_child_by_name(obj, "AHB3LPENR");
	state->f4.reg.apb1lpenr = cm_object_get_child_by_name(obj, "APB1LPENR");
	state->f4.reg.apb2lpenr = cm_object_get_child_by_name(obj, "APB2LPENR");
	state->f4.reg.bdcr = cm_object_get_child_by_name(obj, "BDCR");
	state->f4.reg.csr = cm_object_get_child_by_name(obj, "CSR");
	state->f4.reg.sscgr = cm_object_get_child_by_name(obj, "SSCGR");
	state->f4.reg.plli2scfgr = cm_object_get_child_by_name(obj, "PLLI2SCFGR");

	// CR bitfields.
	state->f4.fld.cr.hsion = cm_object_get_child_by_name(state->f4.reg.cr, "HSION");
	state->f4.fld.cr.hsirdy = cm_object_get_child_by_name(state->f4.reg.cr, "HSIRDY");
	state->f4.fld.cr.hsitrim = cm_object_get_child_by_name(state->f4.reg.cr, "HSITRIM");
	state->f4.fld.cr.hsical = cm_object_get_child_by_name(state->f4.reg.cr, "HSICAL");
	state->f4.fld.cr.hseon = cm_object_get_child_by_name(state->f4.reg.cr, "HSEON");
	state->f4.fld.cr.hserdy = cm_object_get_child_by_name(state->f4.reg.cr, "HSERDY");
	state->f4.fld.cr.hsebyp = cm_object_get_child_by_name(state->f4.reg.cr, "HSEBYP");
	state->f4.fld.cr.csson = cm_object_get_child_by_name(state->f4.reg.cr, "CSSON");
	state->f4.fld.cr.pllon = cm_object_get_child_by_name(state->f4.reg.cr, "PLLON");
	state->f4.fld.cr.pllrdy = cm_object_get_child_by_name(state->f4.reg.cr, "PLLRDY");
	state->f4.fld.cr.plli2son = cm_object_get_child_by_name(state->f4.reg.cr, "PLLI2SON");
	state->f4.fld.cr.plli2srdy = cm_object_get_child_by_name(state->f4.reg.cr, "PLLI2SRDY");

	// PLLCFGR bitfields.
	state->f4.fld.pllcfgr.pllm = cm_object_get_child_by_name(state->f4.reg.pllcfgr, "PLLM");
	state->f4.fld.pllcfgr.plln = cm_object_get_child_by_name(state->f4.reg.pllcfgr, "PLLN");
	state->f4.fld.pllcfgr.pllp = cm_object_get_child_by_name(state->f4.reg.pllcfgr, "PLLP");
	state->f4.fld.pllcfgr.pllsrc = cm_object_get_child_by_name(state->f4.reg.pllcfgr, "PLLSRC");
	state->f4.fld.pllcfgr.pllq = cm_object_get_child_by_name(state->f4.reg.pllcfgr, "PLLQ");

	// CFGR bitfields.
	state->f4.fld.cfgr.sw = cm_object_get_child_by_name(state->f4.reg.cfgr, "SW");
	state->f4.fld.cfgr.sws = cm_object_get_child_by_name(state->f4.reg.cfgr, "SWS");
	state->f4.fld.cfgr.hpre = cm_object_get_child_by_name(state->f4.reg.cfgr, "HPRE");
	state->f4.fld.cfgr.ppre1 = cm_object_get_child_by_name(state->f4.reg.cfgr, "PPRE1");
	state->f4.fld.cfgr.ppre2 = cm_object_get_child_by_name(state->f4.reg.cfgr, "PPRE2");
	state->f4.fld.cfgr.rtcpre = cm_object_get_child_by_name(state->f4.reg.cfgr, "RTCPRE");
	state->f4.fld.cfgr.mco1 = cm_object_get_child_by_name(state->f4.reg.cfgr, "MCO1");
	state->f4.fld.cfgr.i2ssrc = cm_object_get_child_by_name(state->f4.reg.cfgr, "I2SSRC");
	state->f4.fld.cfgr.mco1pre = cm_object_get_child_by_name(state->f4.reg.cfgr, "MCO1PRE");
	state->f4.fld.cfgr.mco2pre = cm_object_get_child_by_name(state->f4.reg.cfgr, "MCO2PRE");
	state->f4.fld.cfgr.mco2 = cm_object_get_child_by_name(state->f4.reg.cfgr, "MCO2");

	// CIR bitfields.
	state->f4.fld.cir.lsirdyf = cm_object_get_child_by_name(state->f4.reg.cir, "LSIRDYF");
	state->f4.fld.cir.lserdyf = cm_object_get_child_by_name(state->f4.reg.cir, "LSERDYF");
	state->f4.fld.cir.hsirdyf = cm_object_get_child_by_name(state->f4.reg.cir, "HSIRDYF");
	state->f4.fld.cir.hserdyf = cm_object_get_child_by_name(state->f4.reg.cir, "HSERDYF");
	state->f4.fld.cir.pllrdyf = cm_object_get_child_by_name(state->f4.reg.cir, "PLLRDYF");
	state->f4.fld.cir.plli2srdyf = cm_object_get_child_by_name(state->f4.reg.cir, "PLLI2SRDYF");
	state->f4.fld.cir.cssf = cm_object_get_child_by_name(state->f4.reg.cir, "CSSF");
	state->f4.fld.cir.lsirdyie = cm_object_get_child_by_name(state->f4.reg.cir, "LSIRDYIE");
	state->f4.fld.cir.lserdyie = cm_object_get_child_by_name(state->f4.reg.cir, "LSERDYIE");
	state->f4.fld.cir.hsirdyie = cm_object_get_child_by_name(state->f4.reg.cir, "HSIRDYIE");
	state->f4.fld.cir.hserdyie = cm_object_get_child_by_name(state->f4.reg.cir, "HSERDYIE");
	state->f4.fld.cir.pllrdyie = cm_object_get_child_by_name(state->f4.reg.cir, "PLLRDYIE");
	state->f4.fld.cir.plli2srdyie = cm_object_get_child_by_name(state->f4.reg.cir, "PLLI2SRDYIE");
	state->f4.fld.cir.lsirdyc = cm_object_get_child_by_name(state->f4.reg.cir, "LSIRDYC");
	state->f4.fld.cir.lserdyc = cm_object_get_child_by_name(state->f4.reg.cir, "LSERDYC");
	state->f4.fld.cir.hsirdyc = cm_object_get_child_by_name(state->f4.reg.cir, "HSIRDYC");
	state->f4.fld.cir.hserdyc = cm_object_get_child_by_name(state->f4.reg.cir, "HSERDYC");
	state->f4.fld.cir.pllrdyc = cm_object_get_child_by_name(state->f4.reg.cir, "PLLRDYC");
	state->f4.fld.cir.plli2srdyc = cm_object_get_child_by_name(state->f4.reg.cir, "PLLI2SRDYC");
	state->f4.fld.cir.cssc = cm_object_get_child_by_name(state->f4.reg.cir, "CSSC");

	// AHB1RSTR bitfields.
	state->f4.fld.ahb1rstr.gpioarst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOARST");
	state->f4.fld.ahb1rstr.gpiobrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOBRST");
	state->f4.fld.ahb1rstr.gpiocrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOCRST");
	state->f4.fld.ahb1rstr.gpiodrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIODRST");
	state->f4.fld.ahb1rstr.gpioerst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOERST");
	state->f4.fld.ahb1rstr.gpiofrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOFRST");
	state->f4.fld.ahb1rstr.gpiogrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOGRST");
	state->f4.fld.ahb1rstr.gpiohrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOHRST");
	state->f4.fld.ahb1rstr.gpioirst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "GPIOIRST");
	state->f4.fld.ahb1rstr.crcrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "CRCRST");
	state->f4.fld.ahb1rstr.dma1rst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "DMA1RST");
	state->f4.fld.ahb1rstr.dma2rst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "DMA2RST");
	state->f4.fld.ahb1rstr.ethmacrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "ETHMACRST");
	state->f4.fld.ahb1rstr.otghsrst = cm_object_get_child_by_name(state->f4.reg.ahb1rstr, "OTGHSRST");

	// AHB2RSTR bitfields.
	state->f4.fld.ahb2rstr.dcmirst = cm_object_get_child_by_name(state->f4.reg.ahb2rstr, "DCMIRST");
	state->f4.fld.ahb2rstr.rngrst = cm_object_get_child_by_name(state->f4.reg.ahb2rstr, "RNGRST");
	state->f4.fld.ahb2rstr.otgfsrst = cm_object_get_child_by_name(state->f4.reg.ahb2rstr, "OTGFSRST");

	// AHB3RSTR bitfields.
	state->f4.fld.ahb3rstr.fsmcrst = cm_object_get_child_by_name(state->f4.reg.ahb3rstr, "FSMCRST");

	// APB1RSTR bitfields.
	state->f4.fld.apb1rstr.tim2rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM2RST");
	state->f4.fld.apb1rstr.tim3rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM3RST");
	state->f4.fld.apb1rstr.tim4rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM4RST");
	state->f4.fld.apb1rstr.tim5rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM5RST");
	state->f4.fld.apb1rstr.tim6rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM6RST");
	state->f4.fld.apb1rstr.tim7rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM7RST");
	state->f4.fld.apb1rstr.tim12rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM12RST");
	state->f4.fld.apb1rstr.tim13rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM13RST");
	state->f4.fld.apb1rstr.tim14rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "TIM14RST");
	state->f4.fld.apb1rstr.wwdgrst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "WWDGRST");
	state->f4.fld.apb1rstr.spi2rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "SPI2RST");
	state->f4.fld.apb1rstr.spi3rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "SPI3RST");
	state->f4.fld.apb1rstr.uart2rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "UART2RST");
	state->f4.fld.apb1rstr.uart3rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "UART3RST");
	state->f4.fld.apb1rstr.uart4rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "UART4RST");
	state->f4.fld.apb1rstr.uart5rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "UART5RST");
	state->f4.fld.apb1rstr.i2c1rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "I2C1RST");
	state->f4.fld.apb1rstr.i2c2rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "I2C2RST");
	state->f4.fld.apb1rstr.i2c3rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "I2C3RST");
	state->f4.fld.apb1rstr.can1rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "CAN1RST");
	state->f4.fld.apb1rstr.can2rst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "CAN2RST");
	state->f4.fld.apb1rstr.pwrrst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "PWRRST");
	state->f4.fld.apb1rstr.dacrst = cm_object_get_child_by_name(state->f4.reg.apb1rstr, "DACRST");

	// APB2RSTR bitfields.
	state->f4.fld.apb2rstr.tim1rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "TIM1RST");
	state->f4.fld.apb2rstr.tim8rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "TIM8RST");
	state->f4.fld.apb2rstr.usart1rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "USART1RST");
	state->f4.fld.apb2rstr.usart6rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "USART6RST");
	state->f4.fld.apb2rstr.adcrst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "ADCRST");
	state->f4.fld.apb2rstr.sdiorst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "SDIORST");
	state->f4.fld.apb2rstr.spi1rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "SPI1RST");
	state->f4.fld.apb2rstr.syscfgrst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "SYSCFGRST");
	state->f4.fld.apb2rstr.tim9rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "TIM9RST");
	state->f4.fld.apb2rstr.tim10rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "TIM10RST");
	state->f4.fld.apb2rstr.tim11rst = cm_object_get_child_by_name(state->f4.reg.apb2rstr, "TIM11RST");

	// AHB1ENR bitfields.
	state->f4.fld.ahb1enr.gpioaen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOAEN");
	state->f4.fld.ahb1enr.gpioben = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOBEN");
	state->f4.fld.ahb1enr.gpiocen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOCEN");
	state->f4.fld.ahb1enr.gpioden = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIODEN");
	state->f4.fld.ahb1enr.gpioeen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOEEN");
	state->f4.fld.ahb1enr.gpiofen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOFEN");
	state->f4.fld.ahb1enr.gpiogen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOGEN");
	state->f4.fld.ahb1enr.gpiohen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOHEN");
	state->f4.fld.ahb1enr.gpioien = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "GPIOIEN");
	state->f4.fld.ahb1enr.crcen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "CRCEN");
	state->f4.fld.ahb1enr.bkpsramen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "BKPSRAMEN");
	state->f4.fld.ahb1enr.dma1en = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "DMA1EN");
	state->f4.fld.ahb1enr.dma2en = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "DMA2EN");
	state->f4.fld.ahb1enr.ethmacen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "ETHMACEN");
	state->f4.fld.ahb1enr.ethmactxen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "ETHMACTXEN");
	state->f4.fld.ahb1enr.ethmacrxen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "ETHMACRXEN");
	state->f4.fld.ahb1enr.ethmacptpen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "ETHMACPTPEN");
	state->f4.fld.ahb1enr.otghsen = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "OTGHSEN");
	state->f4.fld.ahb1enr.otghsulpien = cm_object_get_child_by_name(state->f4.reg.ahb1enr, "OTGHSULPIEN");

	// AHB2ENR bitfields.
	state->f4.fld.ahb2enr.dcmien = cm_object_get_child_by_name(state->f4.reg.ahb2enr, "DCMIEN");
	state->f4.fld.ahb2enr.rngen = cm_object_get_child_by_name(state->f4.reg.ahb2enr, "RNGEN");
	state->f4.fld.ahb2enr.otgfsen = cm_object_get_child_by_name(state->f4.reg.ahb2enr, "OTGFSEN");

	// AHB3ENR bitfields.
	state->f4.fld.ahb3enr.fsmcen = cm_object_get_child_by_name(state->f4.reg.ahb3enr, "FSMCEN");

	// APB1ENR bitfields.
	state->f4.fld.apb1enr.tim2en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM2EN");
	state->f4.fld.apb1enr.tim3en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM3EN");
	state->f4.fld.apb1enr.tim4en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM4EN");
	state->f4.fld.apb1enr.tim5en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM5EN");
	state->f4.fld.apb1enr.tim6en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM6EN");
	state->f4.fld.apb1enr.tim7en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM7EN");
	state->f4.fld.apb1enr.tim12en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM12EN");
	state->f4.fld.apb1enr.tim13en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM13EN");
	state->f4.fld.apb1enr.tim14en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "TIM14EN");
	state->f4.fld.apb1enr.wwdgen = cm_object_get_child_by_name(state->f4.reg.apb1enr, "WWDGEN");
	state->f4.fld.apb1enr.spi2en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "SPI2EN");
	state->f4.fld.apb1enr.spi3en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "SPI3EN");
	state->f4.fld.apb1enr.usart2en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "USART2EN");
	state->f4.fld.apb1enr.usart3en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "USART3EN");
	state->f4.fld.apb1enr.uart4en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "UART4EN");
	state->f4.fld.apb1enr.uart5en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "UART5EN");
	state->f4.fld.apb1enr.i2c1en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "I2C1EN");
	state->f4.fld.apb1enr.i2c2en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "I2C2EN");
	state->f4.fld.apb1enr.i2c3en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "I2C3EN");
	state->f4.fld.apb1enr.can1en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "CAN1EN");
	state->f4.fld.apb1enr.can2en = cm_object_get_child_by_name(state->f4.reg.apb1enr, "CAN2EN");
	state->f4.fld.apb1enr.pwren = cm_object_get_child_by_name(state->f4.reg.apb1enr, "PWREN");
	state->f4.fld.apb1enr.dacen = cm_object_get_child_by_name(state->f4.reg.apb1enr, "DACEN");

	// APB2ENR bitfields.
	state->f4.fld.apb2enr.tim1en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "TIM1EN");
	state->f4.fld.apb2enr.tim8en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "TIM8EN");
	state->f4.fld.apb2enr.usart1en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "USART1EN");
	state->f4.fld.apb2enr.usart6en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "USART6EN");
	state->f4.fld.apb2enr.adc1en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "ADC1EN");
	state->f4.fld.apb2enr.adc2en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "ADC2EN");
	state->f4.fld.apb2enr.adc3en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "ADC3EN");
	state->f4.fld.apb2enr.sdioen = cm_object_get_child_by_name(state->f4.reg.apb2enr, "SDIOEN");
	state->f4.fld.apb2enr.spi1en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "SPI1EN");
	state->f4.fld.apb2enr.syscfgen = cm_object_get_child_by_name(state->f4.reg.apb2enr, "SYSCFGEN");
	state->f4.fld.apb2enr.tim9en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "TIM9EN");
	state->f4.fld.apb2enr.tim10en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "TIM10EN");
	state->f4.fld.apb2enr.tim11en = cm_object_get_child_by_name(state->f4.reg.apb2enr, "TIM11EN");

	// AHB1LPENR bitfields.
	state->f4.fld.ahb1lpenr.gpioalpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOALPEN");
	state->f4.fld.ahb1lpenr.gpioblpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOBLPEN");
	state->f4.fld.ahb1lpenr.gpioclpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOCLPEN");
	state->f4.fld.ahb1lpenr.gpiodlpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIODLPEN");
	state->f4.fld.ahb1lpenr.gpioelpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOELPEN");
	state->f4.fld.ahb1lpenr.gpioflpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOFLPEN");
	state->f4.fld.ahb1lpenr.gpioglpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOGLPEN");
	state->f4.fld.ahb1lpenr.gpiohlpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOHLPEN");
	state->f4.fld.ahb1lpenr.gpioilpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "GPIOILPEN");
	state->f4.fld.ahb1lpenr.crclpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "CRCLPEN");
	state->f4.fld.ahb1lpenr.flitflpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "FLITFLPEN");
	state->f4.fld.ahb1lpenr.sram1lpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "SRAM1LPEN");
	state->f4.fld.ahb1lpenr.sram2lpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "SRAM2LPEN");
	state->f4.fld.ahb1lpenr.bkpsramlpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "BKPSRAMLPEN");
	state->f4.fld.ahb1lpenr.dma1lpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "DMA1LPEN");
	state->f4.fld.ahb1lpenr.dma2lpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "DMA2LPEN");
	state->f4.fld.ahb1lpenr.ethmaclpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "ETHMACLPEN");
	state->f4.fld.ahb1lpenr.ethmactxlpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "ETHMACTXLPEN");
	state->f4.fld.ahb1lpenr.ethmacrxlpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "ETHMACRXLPEN");
	state->f4.fld.ahb1lpenr.ethmacptplpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "ETHMACPTPLPEN");
	state->f4.fld.ahb1lpenr.otghslpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "OTGHSLPEN");
	state->f4.fld.ahb1lpenr.otghsulpilpen = cm_object_get_child_by_name(state->f4.reg.ahb1lpenr, "OTGHSULPILPEN");

	// AHB2LPENR bitfields.
	state->f4.fld.ahb2lpenr.dcmilpen = cm_object_get_child_by_name(state->f4.reg.ahb2lpenr, "DCMILPEN");
	state->f4.fld.ahb2lpenr.rnglpen = cm_object_get_child_by_name(state->f4.reg.ahb2lpenr, "RNGLPEN");
	state->f4.fld.ahb2lpenr.otgfslpen = cm_object_get_child_by_name(state->f4.reg.ahb2lpenr, "OTGFSLPEN");

	// AHB3LPENR bitfields.
	state->f4.fld.ahb3lpenr.fsmclpen = cm_object_get_child_by_name(state->f4.reg.ahb3lpenr, "FSMCLPEN");

	// APB1LPENR bitfields.
	state->f4.fld.apb1lpenr.tim2lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM2LPEN");
	state->f4.fld.apb1lpenr.tim3lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM3LPEN");
	state->f4.fld.apb1lpenr.tim4lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM4LPEN");
	state->f4.fld.apb1lpenr.tim5lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM5LPEN");
	state->f4.fld.apb1lpenr.tim6lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM6LPEN");
	state->f4.fld.apb1lpenr.tim7lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM7LPEN");
	state->f4.fld.apb1lpenr.tim12lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM12LPEN");
	state->f4.fld.apb1lpenr.tim13lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM13LPEN");
	state->f4.fld.apb1lpenr.tim14lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "TIM14LPEN");
	state->f4.fld.apb1lpenr.wwdglpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "WWDGLPEN");
	state->f4.fld.apb1lpenr.spi2lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "SPI2LPEN");
	state->f4.fld.apb1lpenr.spi3lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "SPI3LPEN");
	state->f4.fld.apb1lpenr.usart2lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "USART2LPEN");
	state->f4.fld.apb1lpenr.usart3lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "USART3LPEN");
	state->f4.fld.apb1lpenr.uart4lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "UART4LPEN");
	state->f4.fld.apb1lpenr.uart5lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "UART5LPEN");
	state->f4.fld.apb1lpenr.i2c1lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "I2C1LPEN");
	state->f4.fld.apb1lpenr.i2c2lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "I2C2LPEN");
	state->f4.fld.apb1lpenr.i2c3lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "I2C3LPEN");
	state->f4.fld.apb1lpenr.can1lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "CAN1LPEN");
	state->f4.fld.apb1lpenr.can2lpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "CAN2LPEN");
	state->f4.fld.apb1lpenr.pwrlpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "PWRLPEN");
	state->f4.fld.apb1lpenr.daclpen = cm_object_get_child_by_name(state->f4.reg.apb1lpenr, "DACLPEN");

	// APB2LPENR bitfields.
	state->f4.fld.apb2lpenr.tim1lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "TIM1LPEN");
	state->f4.fld.apb2lpenr.tim8lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "TIM8LPEN");
	state->f4.fld.apb2lpenr.usart1lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "USART1LPEN");
	state->f4.fld.apb2lpenr.usart6lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "USART6LPEN");
	state->f4.fld.apb2lpenr.adc1lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "ADC1LPEN");
	state->f4.fld.apb2lpenr.adc2lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "ADC2LPEN");
	state->f4.fld.apb2lpenr.adc3lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "ADC3LPEN");
	state->f4.fld.apb2lpenr.sdiolpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "SDIOLPEN");
	state->f4.fld.apb2lpenr.spi1lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "SPI1LPEN");
	state->f4.fld.apb2lpenr.syscfglpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "SYSCFGLPEN");
	state->f4.fld.apb2lpenr.tim9lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "TIM9LPEN");
	state->f4.fld.apb2lpenr.tim10lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "TIM10LPEN");
	state->f4.fld.apb2lpenr.tim11lpen = cm_object_get_child_by_name(state->f4.reg.apb2lpenr, "TIM11LPEN");

	// BDCR bitfields.
	state->f4.fld.bdcr.lseon = cm_object_get_child_by_name(state->f4.reg.bdcr, "LSEON");
	state->f4.fld.bdcr.lserdy = cm_object_get_child_by_name(state->f4.reg.bdcr, "LSERDY");
	state->f4.fld.bdcr.lsebyp = cm_object_get_child_by_name(state->f4.reg.bdcr, "LSEBYP");
	state->f4.fld.bdcr.rtcsel = cm_object_get_child_by_name(state->f4.reg.bdcr, "RTCSEL");
	state->f4.fld.bdcr.rtcen = cm_object_get_child_by_name(state->f4.reg.bdcr, "RTCEN");
	state->f4.fld.bdcr.bdrst = cm_object_get_child_by_name(state->f4.reg.bdcr, "BDRST");

	// CSR bitfields.
	state->f4.fld.csr.lsion = cm_object_get_child_by_name(state->f4.reg.csr, "LSION");
	state->f4.fld.csr.lsirdy = cm_object_get_child_by_name(state->f4.reg.csr, "LSIRDY");
	state->f4.fld.csr.rmvf = cm_object_get_child_by_name(state->f4.reg.csr, "RMVF");
	state->f4.fld.csr.borrstf = cm_object_get_child_by_name(state->f4.reg.csr, "BORRSTF");
	state->f4.fld.csr.padrstf = cm_object_get_child_by_name(state->f4.reg.csr, "PADRSTF");
	state->f4.fld.csr.porrstf = cm_object_get_child_by_name(state->f4.reg.csr, "PORRSTF");
	state->f4.fld.csr.sftrstf = cm_object_get_child_by_name(state->f4.reg.csr, "SFTRSTF");
	state->f4.fld.csr.wdgrstf = cm_object_get_child_by_name(state->f4.reg.csr, "WDGRSTF");
	state->f4.fld.csr.wwdgrstf = cm_object_get_child_by_name(state->f4.reg.csr, "WWDGRSTF");
	state->f4.fld.csr.lpwrrstf = cm_object_get_child_by_name(state->f4.reg.csr, "LPWRRSTF");

	// SSCGR bitfields.
	state->f4.fld.sscgr.modper = cm_object_get_child_by_name(state->f4.reg.sscgr, "MODPER");
	state->f4.fld.sscgr.incstep = cm_object_get_child_by_name(state->f4.reg.sscgr, "INCSTEP");
	state->f4.fld.sscgr.spreadsel = cm_object_get_child_by_name(state->f4.reg.sscgr, "SPREADSEL");
	state->f4.fld.sscgr.sscgen = cm_object_get_child_by_name(state->f4.reg.sscgr, "SSCGEN");

	// PLLI2SCFGR bitfields.
	state->f4.fld.plli2scfgr.plli2snx = cm_object_get_child_by_name(state->f4.reg.plli2scfgr, "PLLI2SNx");
	state->f4.fld.plli2scfgr.plli2srx = cm_object_get_child_by_name(state->f4.reg.plli2scfgr, "PLLI2SRx");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// GPIOI (General-purpose I/Os) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 GPIOI (General-purpose I/Os) registers.
		struct {
			Object *moder; // 0x0 GPIO port mode register
			Object *otyper; // 0x4 GPIO port output type register
			Object *ospeedr; // 0x8 GPIO port output speed register
			Object *pupdr; // 0xC GPIO port pull-up/pull-down register
			Object *idr; // 0x10 GPIO port input data register
			Object *odr; // 0x14 GPIO port output data register
			Object *bsrr; // 0x18 GPIO port bit set/reset register
			Object *lckr; // 0x1C GPIO port configuration lock register
			Object *afrl; // 0x20 GPIO alternate function low register
			Object *afrh; // 0x24 GPIO alternate function high register
		} reg;

		struct {

			// MODER (GPIO port mode register) bitfields.
			struct {
				Object *moder0; // [0:1] Port x configuration bits (y = 0..15)
				Object *moder1; // [2:3] Port x configuration bits (y = 0..15)
				Object *moder2; // [4:5] Port x configuration bits (y = 0..15)
				Object *moder3; // [6:7] Port x configuration bits (y = 0..15)
				Object *moder4; // [8:9] Port x configuration bits (y = 0..15)
				Object *moder5; // [10:11] Port x configuration bits (y = 0..15)
				Object *moder6; // [12:13] Port x configuration bits (y = 0..15)
				Object *moder7; // [14:15] Port x configuration bits (y = 0..15)
				Object *moder8; // [16:17] Port x configuration bits (y = 0..15)
				Object *moder9; // [18:19] Port x configuration bits (y = 0..15)
				Object *moder10; // [20:21] Port x configuration bits (y = 0..15)
				Object *moder11; // [22:23] Port x configuration bits (y = 0..15)
				Object *moder12; // [24:25] Port x configuration bits (y = 0..15)
				Object *moder13; // [26:27] Port x configuration bits (y = 0..15)
				Object *moder14; // [28:29] Port x configuration bits (y = 0..15)
				Object *moder15; // [30:31] Port x configuration bits (y = 0..15)
			} moder;

			// OTYPER (GPIO port output type register) bitfields.
			struct {
				Object *ot0; // [0:0] Port x configuration bits (y = 0..15)
				Object *ot1; // [1:1] Port x configuration bits (y = 0..15)
				Object *ot2; // [2:2] Port x configuration bits (y = 0..15)
				Object *ot3; // [3:3] Port x configuration bits (y = 0..15)
				Object *ot4; // [4:4] Port x configuration bits (y = 0..15)
				Object *ot5; // [5:5] Port x configuration bits (y = 0..15)
				Object *ot6; // [6:6] Port x configuration bits (y = 0..15)
				Object *ot7; // [7:7] Port x configuration bits (y = 0..15)
				Object *ot8; // [8:8] Port x configuration bits (y = 0..15)
				Object *ot9; // [9:9] Port x configuration bits (y = 0..15)
				Object *ot10; // [10:10] Port x configuration bits (y = 0..15)
				Object *ot11; // [11:11] Port x configuration bits (y = 0..15)
				Object *ot12; // [12:12] Port x configuration bits (y = 0..15)
				Object *ot13; // [13:13] Port x configuration bits (y = 0..15)
				Object *ot14; // [14:14] Port x configuration bits (y = 0..15)
				Object *ot15; // [15:15] Port x configuration bits (y = 0..15)
			} otyper;

			// OSPEEDR (GPIO port output speed register) bitfields.
			struct {
				Object *ospeedr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *ospeedr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *ospeedr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *ospeedr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *ospeedr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *ospeedr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *ospeedr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *ospeedr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *ospeedr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *ospeedr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *ospeedr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *ospeedr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *ospeedr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *ospeedr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *ospeedr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *ospeedr15; // [30:31] Port x configuration bits (y = 0..15)
			} ospeedr;

			// PUPDR (GPIO port pull-up/pull-down register) bitfields.
			struct {
				Object *pupdr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *pupdr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *pupdr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *pupdr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *pupdr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *pupdr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *pupdr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *pupdr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *pupdr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *pupdr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *pupdr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *pupdr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *pupdr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *pupdr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *pupdr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *pupdr15; // [30:31] Port x configuration bits (y = 0..15)
			} pupdr;

			// IDR (GPIO port input data register) bitfields.
			struct {
				Object *idr0; // [0:0] Port input data (y = 0..15)
				Object *idr1; // [1:1] Port input data (y = 0..15)
				Object *idr2; // [2:2] Port input data (y = 0..15)
				Object *idr3; // [3:3] Port input data (y = 0..15)
				Object *idr4; // [4:4] Port input data (y = 0..15)
				Object *idr5; // [5:5] Port input data (y = 0..15)
				Object *idr6; // [6:6] Port input data (y = 0..15)
				Object *idr7; // [7:7] Port input data (y = 0..15)
				Object *idr8; // [8:8] Port input data (y = 0..15)
				Object *idr9; // [9:9] Port input data (y = 0..15)
				Object *idr10; // [10:10] Port input data (y = 0..15)
				Object *idr11; // [11:11] Port input data (y = 0..15)
				Object *idr12; // [12:12] Port input data (y = 0..15)
				Object *idr13; // [13:13] Port input data (y = 0..15)
				Object *idr14; // [14:14] Port input data (y = 0..15)
				Object *idr15; // [15:15] Port input data (y = 0..15)
			} idr;

			// ODR (GPIO port output data register) bitfields.
			struct {
				Object *odr0; // [0:0] Port output data (y = 0..15)
				Object *odr1; // [1:1] Port output data (y = 0..15)
				Object *odr2; // [2:2] Port output data (y = 0..15)
				Object *odr3; // [3:3] Port output data (y = 0..15)
				Object *odr4; // [4:4] Port output data (y = 0..15)
				Object *odr5; // [5:5] Port output data (y = 0..15)
				Object *odr6; // [6:6] Port output data (y = 0..15)
				Object *odr7; // [7:7] Port output data (y = 0..15)
				Object *odr8; // [8:8] Port output data (y = 0..15)
				Object *odr9; // [9:9] Port output data (y = 0..15)
				Object *odr10; // [10:10] Port output data (y = 0..15)
				Object *odr11; // [11:11] Port output data (y = 0..15)
				Object *odr12; // [12:12] Port output data (y = 0..15)
				Object *odr13; // [13:13] Port output data (y = 0..15)
				Object *odr14; // [14:14] Port output data (y = 0..15)
				Object *odr15; // [15:15] Port output data (y = 0..15)
			} odr;

			// BSRR (GPIO port bit set/reset register) bitfields.
			struct {
				Object *bs0; // [0:0] Port x set bit y (y= 0..15)
				Object *bs1; // [1:1] Port x set bit y (y= 0..15)
				Object *bs2; // [2:2] Port x set bit y (y= 0..15)
				Object *bs3; // [3:3] Port x set bit y (y= 0..15)
				Object *bs4; // [4:4] Port x set bit y (y= 0..15)
				Object *bs5; // [5:5] Port x set bit y (y= 0..15)
				Object *bs6; // [6:6] Port x set bit y (y= 0..15)
				Object *bs7; // [7:7] Port x set bit y (y= 0..15)
				Object *bs8; // [8:8] Port x set bit y (y= 0..15)
				Object *bs9; // [9:9] Port x set bit y (y= 0..15)
				Object *bs10; // [10:10] Port x set bit y (y= 0..15)
				Object *bs11; // [11:11] Port x set bit y (y= 0..15)
				Object *bs12; // [12:12] Port x set bit y (y= 0..15)
				Object *bs13; // [13:13] Port x set bit y (y= 0..15)
				Object *bs14; // [14:14] Port x set bit y (y= 0..15)
				Object *bs15; // [15:15] Port x set bit y (y= 0..15)
				Object *br0; // [16:16] Port x set bit y (y= 0..15)
				Object *br1; // [17:17] Port x reset bit y (y = 0..15)
				Object *br2; // [18:18] Port x reset bit y (y = 0..15)
				Object *br3; // [19:19] Port x reset bit y (y = 0..15)
				Object *br4; // [20:20] Port x reset bit y (y = 0..15)
				Object *br5; // [21:21] Port x reset bit y (y = 0..15)
				Object *br6; // [22:22] Port x reset bit y (y = 0..15)
				Object *br7; // [23:23] Port x reset bit y (y = 0..15)
				Object *br8; // [24:24] Port x reset bit y (y = 0..15)
				Object *br9; // [25:25] Port x reset bit y (y = 0..15)
				Object *br10; // [26:26] Port x reset bit y (y = 0..15)
				Object *br11; // [27:27] Port x reset bit y (y = 0..15)
				Object *br12; // [28:28] Port x reset bit y (y = 0..15)
				Object *br13; // [29:29] Port x reset bit y (y = 0..15)
				Object *br14; // [30:30] Port x reset bit y (y = 0..15)
				Object *br15; // [31:31] Port x reset bit y (y = 0..15)
			} bsrr;

			// LCKR (GPIO port configuration lock register) bitfields.
			struct {
				Object *lck0; // [0:0] Port x lock bit y (y= 0..15)
				Object *lck1; // [1:1] Port x lock bit y (y= 0..15)
				Object *lck2; // [2:2] Port x lock bit y (y= 0..15)
				Object *lck3; // [3:3] Port x lock bit y (y= 0..15)
				Object *lck4; // [4:4] Port x lock bit y (y= 0..15)
				Object *lck5; // [5:5] Port x lock bit y (y= 0..15)
				Object *lck6; // [6:6] Port x lock bit y (y= 0..15)
				Object *lck7; // [7:7] Port x lock bit y (y= 0..15)
				Object *lck8; // [8:8] Port x lock bit y (y= 0..15)
				Object *lck9; // [9:9] Port x lock bit y (y= 0..15)
				Object *lck10; // [10:10] Port x lock bit y (y= 0..15)
				Object *lck11; // [11:11] Port x lock bit y (y= 0..15)
				Object *lck12; // [12:12] Port x lock bit y (y= 0..15)
				Object *lck13; // [13:13] Port x lock bit y (y= 0..15)
				Object *lck14; // [14:14] Port x lock bit y (y= 0..15)
				Object *lck15; // [15:15] Port x lock bit y (y= 0..15)
				Object *lckk; // [16:16] Port x lock bit y (y= 0..15)
			} lckr;

			// AFRL (GPIO alternate function low register) bitfields.
			struct {
				Object *afrl0; // [0:3] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl1; // [4:7] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl2; // [8:11] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl3; // [12:15] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl4; // [16:19] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl5; // [20:23] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl6; // [24:27] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl7; // [28:31] Alternate function selection for port x bit y (y = 0..7)
			} afrl;

			// AFRH (GPIO alternate function high register) bitfields.
			struct {
				Object *afrh8; // [0:3] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh9; // [4:7] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh10; // [8:11] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh11; // [12:15] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh12; // [16:19] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh13; // [20:23] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh14; // [24:27] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh15; // [28:31] Alternate function selection for port x bit y (y = 8..15)
			} afrh;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32GPIOIState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_gpioi_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32GPIOIState *state = STM32_GPIOI_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.moder = cm_object_get_child_by_name(obj, "MODER");
	state->f4.reg.otyper = cm_object_get_child_by_name(obj, "OTYPER");
	state->f4.reg.ospeedr = cm_object_get_child_by_name(obj, "OSPEEDR");
	state->f4.reg.pupdr = cm_object_get_child_by_name(obj, "PUPDR");
	state->f4.reg.idr = cm_object_get_child_by_name(obj, "IDR");
	state->f4.reg.odr = cm_object_get_child_by_name(obj, "ODR");
	state->f4.reg.bsrr = cm_object_get_child_by_name(obj, "BSRR");
	state->f4.reg.lckr = cm_object_get_child_by_name(obj, "LCKR");
	state->f4.reg.afrl = cm_object_get_child_by_name(obj, "AFRL");
	state->f4.reg.afrh = cm_object_get_child_by_name(obj, "AFRH");

	// MODER bitfields.
	state->f4.fld.moder.moder0 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER0");
	state->f4.fld.moder.moder1 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER1");
	state->f4.fld.moder.moder2 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER2");
	state->f4.fld.moder.moder3 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER3");
	state->f4.fld.moder.moder4 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER4");
	state->f4.fld.moder.moder5 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER5");
	state->f4.fld.moder.moder6 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER6");
	state->f4.fld.moder.moder7 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER7");
	state->f4.fld.moder.moder8 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER8");
	state->f4.fld.moder.moder9 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER9");
	state->f4.fld.moder.moder10 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER10");
	state->f4.fld.moder.moder11 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER11");
	state->f4.fld.moder.moder12 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER12");
	state->f4.fld.moder.moder13 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER13");
	state->f4.fld.moder.moder14 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER14");
	state->f4.fld.moder.moder15 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER15");

	// OTYPER bitfields.
	state->f4.fld.otyper.ot0 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT0");
	state->f4.fld.otyper.ot1 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT1");
	state->f4.fld.otyper.ot2 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT2");
	state->f4.fld.otyper.ot3 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT3");
	state->f4.fld.otyper.ot4 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT4");
	state->f4.fld.otyper.ot5 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT5");
	state->f4.fld.otyper.ot6 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT6");
	state->f4.fld.otyper.ot7 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT7");
	state->f4.fld.otyper.ot8 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT8");
	state->f4.fld.otyper.ot9 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT9");
	state->f4.fld.otyper.ot10 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT10");
	state->f4.fld.otyper.ot11 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT11");
	state->f4.fld.otyper.ot12 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT12");
	state->f4.fld.otyper.ot13 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT13");
	state->f4.fld.otyper.ot14 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT14");
	state->f4.fld.otyper.ot15 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT15");

	// OSPEEDR bitfields.
	state->f4.fld.ospeedr.ospeedr0 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR0");
	state->f4.fld.ospeedr.ospeedr1 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR1");
	state->f4.fld.ospeedr.ospeedr2 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR2");
	state->f4.fld.ospeedr.ospeedr3 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR3");
	state->f4.fld.ospeedr.ospeedr4 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR4");
	state->f4.fld.ospeedr.ospeedr5 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR5");
	state->f4.fld.ospeedr.ospeedr6 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR6");
	state->f4.fld.ospeedr.ospeedr7 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR7");
	state->f4.fld.ospeedr.ospeedr8 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR8");
	state->f4.fld.ospeedr.ospeedr9 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR9");
	state->f4.fld.ospeedr.ospeedr10 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR10");
	state->f4.fld.ospeedr.ospeedr11 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR11");
	state->f4.fld.ospeedr.ospeedr12 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR12");
	state->f4.fld.ospeedr.ospeedr13 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR13");
	state->f4.fld.ospeedr.ospeedr14 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR14");
	state->f4.fld.ospeedr.ospeedr15 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR15");

	// PUPDR bitfields.
	state->f4.fld.pupdr.pupdr0 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR0");
	state->f4.fld.pupdr.pupdr1 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR1");
	state->f4.fld.pupdr.pupdr2 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR2");
	state->f4.fld.pupdr.pupdr3 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR3");
	state->f4.fld.pupdr.pupdr4 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR4");
	state->f4.fld.pupdr.pupdr5 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR5");
	state->f4.fld.pupdr.pupdr6 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR6");
	state->f4.fld.pupdr.pupdr7 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR7");
	state->f4.fld.pupdr.pupdr8 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR8");
	state->f4.fld.pupdr.pupdr9 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR9");
	state->f4.fld.pupdr.pupdr10 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR10");
	state->f4.fld.pupdr.pupdr11 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR11");
	state->f4.fld.pupdr.pupdr12 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR12");
	state->f4.fld.pupdr.pupdr13 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR13");
	state->f4.fld.pupdr.pupdr14 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR14");
	state->f4.fld.pupdr.pupdr15 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR15");

	// IDR bitfields.
	state->f4.fld.idr.idr0 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR0");
	state->f4.fld.idr.idr1 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR1");
	state->f4.fld.idr.idr2 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR2");
	state->f4.fld.idr.idr3 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR3");
	state->f4.fld.idr.idr4 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR4");
	state->f4.fld.idr.idr5 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR5");
	state->f4.fld.idr.idr6 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR6");
	state->f4.fld.idr.idr7 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR7");
	state->f4.fld.idr.idr8 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR8");
	state->f4.fld.idr.idr9 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR9");
	state->f4.fld.idr.idr10 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR10");
	state->f4.fld.idr.idr11 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR11");
	state->f4.fld.idr.idr12 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR12");
	state->f4.fld.idr.idr13 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR13");
	state->f4.fld.idr.idr14 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR14");
	state->f4.fld.idr.idr15 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR15");

	// ODR bitfields.
	state->f4.fld.odr.odr0 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR0");
	state->f4.fld.odr.odr1 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR1");
	state->f4.fld.odr.odr2 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR2");
	state->f4.fld.odr.odr3 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR3");
	state->f4.fld.odr.odr4 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR4");
	state->f4.fld.odr.odr5 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR5");
	state->f4.fld.odr.odr6 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR6");
	state->f4.fld.odr.odr7 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR7");
	state->f4.fld.odr.odr8 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR8");
	state->f4.fld.odr.odr9 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR9");
	state->f4.fld.odr.odr10 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR10");
	state->f4.fld.odr.odr11 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR11");
	state->f4.fld.odr.odr12 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR12");
	state->f4.fld.odr.odr13 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR13");
	state->f4.fld.odr.odr14 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR14");
	state->f4.fld.odr.odr15 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR15");

	// BSRR bitfields.
	state->f4.fld.bsrr.bs0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS0");
	state->f4.fld.bsrr.bs1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS1");
	state->f4.fld.bsrr.bs2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS2");
	state->f4.fld.bsrr.bs3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS3");
	state->f4.fld.bsrr.bs4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS4");
	state->f4.fld.bsrr.bs5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS5");
	state->f4.fld.bsrr.bs6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS6");
	state->f4.fld.bsrr.bs7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS7");
	state->f4.fld.bsrr.bs8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS8");
	state->f4.fld.bsrr.bs9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS9");
	state->f4.fld.bsrr.bs10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS10");
	state->f4.fld.bsrr.bs11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS11");
	state->f4.fld.bsrr.bs12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS12");
	state->f4.fld.bsrr.bs13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS13");
	state->f4.fld.bsrr.bs14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS14");
	state->f4.fld.bsrr.bs15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS15");
	state->f4.fld.bsrr.br0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR0");
	state->f4.fld.bsrr.br1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR1");
	state->f4.fld.bsrr.br2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR2");
	state->f4.fld.bsrr.br3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR3");
	state->f4.fld.bsrr.br4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR4");
	state->f4.fld.bsrr.br5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR5");
	state->f4.fld.bsrr.br6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR6");
	state->f4.fld.bsrr.br7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR7");
	state->f4.fld.bsrr.br8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR8");
	state->f4.fld.bsrr.br9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR9");
	state->f4.fld.bsrr.br10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR10");
	state->f4.fld.bsrr.br11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR11");
	state->f4.fld.bsrr.br12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR12");
	state->f4.fld.bsrr.br13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR13");
	state->f4.fld.bsrr.br14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR14");
	state->f4.fld.bsrr.br15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR15");

	// LCKR bitfields.
	state->f4.fld.lckr.lck0 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK0");
	state->f4.fld.lckr.lck1 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK1");
	state->f4.fld.lckr.lck2 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK2");
	state->f4.fld.lckr.lck3 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK3");
	state->f4.fld.lckr.lck4 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK4");
	state->f4.fld.lckr.lck5 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK5");
	state->f4.fld.lckr.lck6 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK6");
	state->f4.fld.lckr.lck7 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK7");
	state->f4.fld.lckr.lck8 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK8");
	state->f4.fld.lckr.lck9 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK9");
	state->f4.fld.lckr.lck10 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK10");
	state->f4.fld.lckr.lck11 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK11");
	state->f4.fld.lckr.lck12 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK12");
	state->f4.fld.lckr.lck13 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK13");
	state->f4.fld.lckr.lck14 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK14");
	state->f4.fld.lckr.lck15 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK15");
	state->f4.fld.lckr.lckk = cm_object_get_child_by_name(state->f4.reg.lckr, "LCKK");

	// AFRL bitfields.
	state->f4.fld.afrl.afrl0 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL0");
	state->f4.fld.afrl.afrl1 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL1");
	state->f4.fld.afrl.afrl2 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL2");
	state->f4.fld.afrl.afrl3 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL3");
	state->f4.fld.afrl.afrl4 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL4");
	state->f4.fld.afrl.afrl5 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL5");
	state->f4.fld.afrl.afrl6 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL6");
	state->f4.fld.afrl.afrl7 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL7");

	// AFRH bitfields.
	state->f4.fld.afrh.afrh8 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH8");
	state->f4.fld.afrh.afrh9 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH9");
	state->f4.fld.afrh.afrh10 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH10");
	state->f4.fld.afrh.afrh11 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH11");
	state->f4.fld.afrh.afrh12 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH12");
	state->f4.fld.afrh.afrh13 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH13");
	state->f4.fld.afrh.afrh14 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH14");
	state->f4.fld.afrh.afrh15 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH15");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// GPIOB (General-purpose I/Os) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 GPIOB (General-purpose I/Os) registers.
		struct {
			Object *moder; // 0x0 GPIO port mode register
			Object *otyper; // 0x4 GPIO port output type register
			Object *ospeedr; // 0x8 GPIO port output speed register
			Object *pupdr; // 0xC GPIO port pull-up/pull-down register
			Object *idr; // 0x10 GPIO port input data register
			Object *odr; // 0x14 GPIO port output data register
			Object *bsrr; // 0x18 GPIO port bit set/reset register
			Object *lckr; // 0x1C GPIO port configuration lock register
			Object *afrl; // 0x20 GPIO alternate function low register
			Object *afrh; // 0x24 GPIO alternate function high register
		} reg;

		struct {

			// MODER (GPIO port mode register) bitfields.
			struct {
				Object *moder0; // [0:1] Port x configuration bits (y = 0..15)
				Object *moder1; // [2:3] Port x configuration bits (y = 0..15)
				Object *moder2; // [4:5] Port x configuration bits (y = 0..15)
				Object *moder3; // [6:7] Port x configuration bits (y = 0..15)
				Object *moder4; // [8:9] Port x configuration bits (y = 0..15)
				Object *moder5; // [10:11] Port x configuration bits (y = 0..15)
				Object *moder6; // [12:13] Port x configuration bits (y = 0..15)
				Object *moder7; // [14:15] Port x configuration bits (y = 0..15)
				Object *moder8; // [16:17] Port x configuration bits (y = 0..15)
				Object *moder9; // [18:19] Port x configuration bits (y = 0..15)
				Object *moder10; // [20:21] Port x configuration bits (y = 0..15)
				Object *moder11; // [22:23] Port x configuration bits (y = 0..15)
				Object *moder12; // [24:25] Port x configuration bits (y = 0..15)
				Object *moder13; // [26:27] Port x configuration bits (y = 0..15)
				Object *moder14; // [28:29] Port x configuration bits (y = 0..15)
				Object *moder15; // [30:31] Port x configuration bits (y = 0..15)
			} moder;

			// OTYPER (GPIO port output type register) bitfields.
			struct {
				Object *ot0; // [0:0] Port x configuration bits (y = 0..15)
				Object *ot1; // [1:1] Port x configuration bits (y = 0..15)
				Object *ot2; // [2:2] Port x configuration bits (y = 0..15)
				Object *ot3; // [3:3] Port x configuration bits (y = 0..15)
				Object *ot4; // [4:4] Port x configuration bits (y = 0..15)
				Object *ot5; // [5:5] Port x configuration bits (y = 0..15)
				Object *ot6; // [6:6] Port x configuration bits (y = 0..15)
				Object *ot7; // [7:7] Port x configuration bits (y = 0..15)
				Object *ot8; // [8:8] Port x configuration bits (y = 0..15)
				Object *ot9; // [9:9] Port x configuration bits (y = 0..15)
				Object *ot10; // [10:10] Port x configuration bits (y = 0..15)
				Object *ot11; // [11:11] Port x configuration bits (y = 0..15)
				Object *ot12; // [12:12] Port x configuration bits (y = 0..15)
				Object *ot13; // [13:13] Port x configuration bits (y = 0..15)
				Object *ot14; // [14:14] Port x configuration bits (y = 0..15)
				Object *ot15; // [15:15] Port x configuration bits (y = 0..15)
			} otyper;

			// OSPEEDR (GPIO port output speed register) bitfields.
			struct {
				Object *ospeedr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *ospeedr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *ospeedr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *ospeedr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *ospeedr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *ospeedr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *ospeedr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *ospeedr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *ospeedr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *ospeedr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *ospeedr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *ospeedr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *ospeedr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *ospeedr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *ospeedr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *ospeedr15; // [30:31] Port x configuration bits (y = 0..15)
			} ospeedr;

			// PUPDR (GPIO port pull-up/pull-down register) bitfields.
			struct {
				Object *pupdr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *pupdr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *pupdr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *pupdr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *pupdr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *pupdr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *pupdr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *pupdr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *pupdr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *pupdr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *pupdr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *pupdr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *pupdr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *pupdr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *pupdr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *pupdr15; // [30:31] Port x configuration bits (y = 0..15)
			} pupdr;

			// IDR (GPIO port input data register) bitfields.
			struct {
				Object *idr0; // [0:0] Port input data (y = 0..15)
				Object *idr1; // [1:1] Port input data (y = 0..15)
				Object *idr2; // [2:2] Port input data (y = 0..15)
				Object *idr3; // [3:3] Port input data (y = 0..15)
				Object *idr4; // [4:4] Port input data (y = 0..15)
				Object *idr5; // [5:5] Port input data (y = 0..15)
				Object *idr6; // [6:6] Port input data (y = 0..15)
				Object *idr7; // [7:7] Port input data (y = 0..15)
				Object *idr8; // [8:8] Port input data (y = 0..15)
				Object *idr9; // [9:9] Port input data (y = 0..15)
				Object *idr10; // [10:10] Port input data (y = 0..15)
				Object *idr11; // [11:11] Port input data (y = 0..15)
				Object *idr12; // [12:12] Port input data (y = 0..15)
				Object *idr13; // [13:13] Port input data (y = 0..15)
				Object *idr14; // [14:14] Port input data (y = 0..15)
				Object *idr15; // [15:15] Port input data (y = 0..15)
			} idr;

			// ODR (GPIO port output data register) bitfields.
			struct {
				Object *odr0; // [0:0] Port output data (y = 0..15)
				Object *odr1; // [1:1] Port output data (y = 0..15)
				Object *odr2; // [2:2] Port output data (y = 0..15)
				Object *odr3; // [3:3] Port output data (y = 0..15)
				Object *odr4; // [4:4] Port output data (y = 0..15)
				Object *odr5; // [5:5] Port output data (y = 0..15)
				Object *odr6; // [6:6] Port output data (y = 0..15)
				Object *odr7; // [7:7] Port output data (y = 0..15)
				Object *odr8; // [8:8] Port output data (y = 0..15)
				Object *odr9; // [9:9] Port output data (y = 0..15)
				Object *odr10; // [10:10] Port output data (y = 0..15)
				Object *odr11; // [11:11] Port output data (y = 0..15)
				Object *odr12; // [12:12] Port output data (y = 0..15)
				Object *odr13; // [13:13] Port output data (y = 0..15)
				Object *odr14; // [14:14] Port output data (y = 0..15)
				Object *odr15; // [15:15] Port output data (y = 0..15)
			} odr;

			// BSRR (GPIO port bit set/reset register) bitfields.
			struct {
				Object *bs0; // [0:0] Port x set bit y (y= 0..15)
				Object *bs1; // [1:1] Port x set bit y (y= 0..15)
				Object *bs2; // [2:2] Port x set bit y (y= 0..15)
				Object *bs3; // [3:3] Port x set bit y (y= 0..15)
				Object *bs4; // [4:4] Port x set bit y (y= 0..15)
				Object *bs5; // [5:5] Port x set bit y (y= 0..15)
				Object *bs6; // [6:6] Port x set bit y (y= 0..15)
				Object *bs7; // [7:7] Port x set bit y (y= 0..15)
				Object *bs8; // [8:8] Port x set bit y (y= 0..15)
				Object *bs9; // [9:9] Port x set bit y (y= 0..15)
				Object *bs10; // [10:10] Port x set bit y (y= 0..15)
				Object *bs11; // [11:11] Port x set bit y (y= 0..15)
				Object *bs12; // [12:12] Port x set bit y (y= 0..15)
				Object *bs13; // [13:13] Port x set bit y (y= 0..15)
				Object *bs14; // [14:14] Port x set bit y (y= 0..15)
				Object *bs15; // [15:15] Port x set bit y (y= 0..15)
				Object *br0; // [16:16] Port x set bit y (y= 0..15)
				Object *br1; // [17:17] Port x reset bit y (y = 0..15)
				Object *br2; // [18:18] Port x reset bit y (y = 0..15)
				Object *br3; // [19:19] Port x reset bit y (y = 0..15)
				Object *br4; // [20:20] Port x reset bit y (y = 0..15)
				Object *br5; // [21:21] Port x reset bit y (y = 0..15)
				Object *br6; // [22:22] Port x reset bit y (y = 0..15)
				Object *br7; // [23:23] Port x reset bit y (y = 0..15)
				Object *br8; // [24:24] Port x reset bit y (y = 0..15)
				Object *br9; // [25:25] Port x reset bit y (y = 0..15)
				Object *br10; // [26:26] Port x reset bit y (y = 0..15)
				Object *br11; // [27:27] Port x reset bit y (y = 0..15)
				Object *br12; // [28:28] Port x reset bit y (y = 0..15)
				Object *br13; // [29:29] Port x reset bit y (y = 0..15)
				Object *br14; // [30:30] Port x reset bit y (y = 0..15)
				Object *br15; // [31:31] Port x reset bit y (y = 0..15)
			} bsrr;

			// LCKR (GPIO port configuration lock register) bitfields.
			struct {
				Object *lck0; // [0:0] Port x lock bit y (y= 0..15)
				Object *lck1; // [1:1] Port x lock bit y (y= 0..15)
				Object *lck2; // [2:2] Port x lock bit y (y= 0..15)
				Object *lck3; // [3:3] Port x lock bit y (y= 0..15)
				Object *lck4; // [4:4] Port x lock bit y (y= 0..15)
				Object *lck5; // [5:5] Port x lock bit y (y= 0..15)
				Object *lck6; // [6:6] Port x lock bit y (y= 0..15)
				Object *lck7; // [7:7] Port x lock bit y (y= 0..15)
				Object *lck8; // [8:8] Port x lock bit y (y= 0..15)
				Object *lck9; // [9:9] Port x lock bit y (y= 0..15)
				Object *lck10; // [10:10] Port x lock bit y (y= 0..15)
				Object *lck11; // [11:11] Port x lock bit y (y= 0..15)
				Object *lck12; // [12:12] Port x lock bit y (y= 0..15)
				Object *lck13; // [13:13] Port x lock bit y (y= 0..15)
				Object *lck14; // [14:14] Port x lock bit y (y= 0..15)
				Object *lck15; // [15:15] Port x lock bit y (y= 0..15)
				Object *lckk; // [16:16] Port x lock bit y (y= 0..15)
			} lckr;

			// AFRL (GPIO alternate function low register) bitfields.
			struct {
				Object *afrl0; // [0:3] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl1; // [4:7] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl2; // [8:11] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl3; // [12:15] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl4; // [16:19] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl5; // [20:23] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl6; // [24:27] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl7; // [28:31] Alternate function selection for port x bit y (y = 0..7)
			} afrl;

			// AFRH (GPIO alternate function high register) bitfields.
			struct {
				Object *afrh8; // [0:3] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh9; // [4:7] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh10; // [8:11] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh11; // [12:15] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh12; // [16:19] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh13; // [20:23] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh14; // [24:27] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh15; // [28:31] Alternate function selection for port x bit y (y = 8..15)
			} afrh;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32GPIOBState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_gpiob_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32GPIOBState *state = STM32_GPIOB_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.moder = cm_object_get_child_by_name(obj, "MODER");
	state->f4.reg.otyper = cm_object_get_child_by_name(obj, "OTYPER");
	state->f4.reg.ospeedr = cm_object_get_child_by_name(obj, "OSPEEDR");
	state->f4.reg.pupdr = cm_object_get_child_by_name(obj, "PUPDR");
	state->f4.reg.idr = cm_object_get_child_by_name(obj, "IDR");
	state->f4.reg.odr = cm_object_get_child_by_name(obj, "ODR");
	state->f4.reg.bsrr = cm_object_get_child_by_name(obj, "BSRR");
	state->f4.reg.lckr = cm_object_get_child_by_name(obj, "LCKR");
	state->f4.reg.afrl = cm_object_get_child_by_name(obj, "AFRL");
	state->f4.reg.afrh = cm_object_get_child_by_name(obj, "AFRH");

	// MODER bitfields.
	state->f4.fld.moder.moder0 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER0");
	state->f4.fld.moder.moder1 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER1");
	state->f4.fld.moder.moder2 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER2");
	state->f4.fld.moder.moder3 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER3");
	state->f4.fld.moder.moder4 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER4");
	state->f4.fld.moder.moder5 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER5");
	state->f4.fld.moder.moder6 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER6");
	state->f4.fld.moder.moder7 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER7");
	state->f4.fld.moder.moder8 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER8");
	state->f4.fld.moder.moder9 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER9");
	state->f4.fld.moder.moder10 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER10");
	state->f4.fld.moder.moder11 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER11");
	state->f4.fld.moder.moder12 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER12");
	state->f4.fld.moder.moder13 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER13");
	state->f4.fld.moder.moder14 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER14");
	state->f4.fld.moder.moder15 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER15");

	// OTYPER bitfields.
	state->f4.fld.otyper.ot0 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT0");
	state->f4.fld.otyper.ot1 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT1");
	state->f4.fld.otyper.ot2 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT2");
	state->f4.fld.otyper.ot3 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT3");
	state->f4.fld.otyper.ot4 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT4");
	state->f4.fld.otyper.ot5 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT5");
	state->f4.fld.otyper.ot6 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT6");
	state->f4.fld.otyper.ot7 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT7");
	state->f4.fld.otyper.ot8 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT8");
	state->f4.fld.otyper.ot9 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT9");
	state->f4.fld.otyper.ot10 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT10");
	state->f4.fld.otyper.ot11 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT11");
	state->f4.fld.otyper.ot12 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT12");
	state->f4.fld.otyper.ot13 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT13");
	state->f4.fld.otyper.ot14 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT14");
	state->f4.fld.otyper.ot15 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT15");

	// OSPEEDR bitfields.
	state->f4.fld.ospeedr.ospeedr0 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR0");
	state->f4.fld.ospeedr.ospeedr1 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR1");
	state->f4.fld.ospeedr.ospeedr2 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR2");
	state->f4.fld.ospeedr.ospeedr3 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR3");
	state->f4.fld.ospeedr.ospeedr4 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR4");
	state->f4.fld.ospeedr.ospeedr5 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR5");
	state->f4.fld.ospeedr.ospeedr6 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR6");
	state->f4.fld.ospeedr.ospeedr7 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR7");
	state->f4.fld.ospeedr.ospeedr8 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR8");
	state->f4.fld.ospeedr.ospeedr9 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR9");
	state->f4.fld.ospeedr.ospeedr10 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR10");
	state->f4.fld.ospeedr.ospeedr11 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR11");
	state->f4.fld.ospeedr.ospeedr12 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR12");
	state->f4.fld.ospeedr.ospeedr13 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR13");
	state->f4.fld.ospeedr.ospeedr14 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR14");
	state->f4.fld.ospeedr.ospeedr15 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR15");

	// PUPDR bitfields.
	state->f4.fld.pupdr.pupdr0 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR0");
	state->f4.fld.pupdr.pupdr1 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR1");
	state->f4.fld.pupdr.pupdr2 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR2");
	state->f4.fld.pupdr.pupdr3 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR3");
	state->f4.fld.pupdr.pupdr4 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR4");
	state->f4.fld.pupdr.pupdr5 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR5");
	state->f4.fld.pupdr.pupdr6 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR6");
	state->f4.fld.pupdr.pupdr7 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR7");
	state->f4.fld.pupdr.pupdr8 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR8");
	state->f4.fld.pupdr.pupdr9 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR9");
	state->f4.fld.pupdr.pupdr10 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR10");
	state->f4.fld.pupdr.pupdr11 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR11");
	state->f4.fld.pupdr.pupdr12 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR12");
	state->f4.fld.pupdr.pupdr13 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR13");
	state->f4.fld.pupdr.pupdr14 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR14");
	state->f4.fld.pupdr.pupdr15 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR15");

	// IDR bitfields.
	state->f4.fld.idr.idr0 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR0");
	state->f4.fld.idr.idr1 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR1");
	state->f4.fld.idr.idr2 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR2");
	state->f4.fld.idr.idr3 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR3");
	state->f4.fld.idr.idr4 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR4");
	state->f4.fld.idr.idr5 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR5");
	state->f4.fld.idr.idr6 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR6");
	state->f4.fld.idr.idr7 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR7");
	state->f4.fld.idr.idr8 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR8");
	state->f4.fld.idr.idr9 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR9");
	state->f4.fld.idr.idr10 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR10");
	state->f4.fld.idr.idr11 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR11");
	state->f4.fld.idr.idr12 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR12");
	state->f4.fld.idr.idr13 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR13");
	state->f4.fld.idr.idr14 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR14");
	state->f4.fld.idr.idr15 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR15");

	// ODR bitfields.
	state->f4.fld.odr.odr0 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR0");
	state->f4.fld.odr.odr1 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR1");
	state->f4.fld.odr.odr2 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR2");
	state->f4.fld.odr.odr3 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR3");
	state->f4.fld.odr.odr4 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR4");
	state->f4.fld.odr.odr5 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR5");
	state->f4.fld.odr.odr6 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR6");
	state->f4.fld.odr.odr7 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR7");
	state->f4.fld.odr.odr8 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR8");
	state->f4.fld.odr.odr9 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR9");
	state->f4.fld.odr.odr10 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR10");
	state->f4.fld.odr.odr11 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR11");
	state->f4.fld.odr.odr12 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR12");
	state->f4.fld.odr.odr13 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR13");
	state->f4.fld.odr.odr14 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR14");
	state->f4.fld.odr.odr15 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR15");

	// BSRR bitfields.
	state->f4.fld.bsrr.bs0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS0");
	state->f4.fld.bsrr.bs1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS1");
	state->f4.fld.bsrr.bs2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS2");
	state->f4.fld.bsrr.bs3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS3");
	state->f4.fld.bsrr.bs4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS4");
	state->f4.fld.bsrr.bs5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS5");
	state->f4.fld.bsrr.bs6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS6");
	state->f4.fld.bsrr.bs7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS7");
	state->f4.fld.bsrr.bs8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS8");
	state->f4.fld.bsrr.bs9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS9");
	state->f4.fld.bsrr.bs10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS10");
	state->f4.fld.bsrr.bs11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS11");
	state->f4.fld.bsrr.bs12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS12");
	state->f4.fld.bsrr.bs13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS13");
	state->f4.fld.bsrr.bs14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS14");
	state->f4.fld.bsrr.bs15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS15");
	state->f4.fld.bsrr.br0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR0");
	state->f4.fld.bsrr.br1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR1");
	state->f4.fld.bsrr.br2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR2");
	state->f4.fld.bsrr.br3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR3");
	state->f4.fld.bsrr.br4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR4");
	state->f4.fld.bsrr.br5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR5");
	state->f4.fld.bsrr.br6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR6");
	state->f4.fld.bsrr.br7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR7");
	state->f4.fld.bsrr.br8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR8");
	state->f4.fld.bsrr.br9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR9");
	state->f4.fld.bsrr.br10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR10");
	state->f4.fld.bsrr.br11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR11");
	state->f4.fld.bsrr.br12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR12");
	state->f4.fld.bsrr.br13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR13");
	state->f4.fld.bsrr.br14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR14");
	state->f4.fld.bsrr.br15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR15");

	// LCKR bitfields.
	state->f4.fld.lckr.lck0 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK0");
	state->f4.fld.lckr.lck1 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK1");
	state->f4.fld.lckr.lck2 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK2");
	state->f4.fld.lckr.lck3 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK3");
	state->f4.fld.lckr.lck4 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK4");
	state->f4.fld.lckr.lck5 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK5");
	state->f4.fld.lckr.lck6 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK6");
	state->f4.fld.lckr.lck7 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK7");
	state->f4.fld.lckr.lck8 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK8");
	state->f4.fld.lckr.lck9 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK9");
	state->f4.fld.lckr.lck10 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK10");
	state->f4.fld.lckr.lck11 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK11");
	state->f4.fld.lckr.lck12 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK12");
	state->f4.fld.lckr.lck13 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK13");
	state->f4.fld.lckr.lck14 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK14");
	state->f4.fld.lckr.lck15 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK15");
	state->f4.fld.lckr.lckk = cm_object_get_child_by_name(state->f4.reg.lckr, "LCKK");

	// AFRL bitfields.
	state->f4.fld.afrl.afrl0 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL0");
	state->f4.fld.afrl.afrl1 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL1");
	state->f4.fld.afrl.afrl2 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL2");
	state->f4.fld.afrl.afrl3 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL3");
	state->f4.fld.afrl.afrl4 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL4");
	state->f4.fld.afrl.afrl5 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL5");
	state->f4.fld.afrl.afrl6 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL6");
	state->f4.fld.afrl.afrl7 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL7");

	// AFRH bitfields.
	state->f4.fld.afrh.afrh8 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH8");
	state->f4.fld.afrh.afrh9 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH9");
	state->f4.fld.afrh.afrh10 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH10");
	state->f4.fld.afrh.afrh11 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH11");
	state->f4.fld.afrh.afrh12 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH12");
	state->f4.fld.afrh.afrh13 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH13");
	state->f4.fld.afrh.afrh14 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH14");
	state->f4.fld.afrh.afrh15 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH15");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// GPIOA (General-purpose I/Os) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 GPIOA (General-purpose I/Os) registers.
		struct {
			Object *moder; // 0x0 GPIO port mode register
			Object *otyper; // 0x4 GPIO port output type register
			Object *ospeedr; // 0x8 GPIO port output speed register
			Object *pupdr; // 0xC GPIO port pull-up/pull-down register
			Object *idr; // 0x10 GPIO port input data register
			Object *odr; // 0x14 GPIO port output data register
			Object *bsrr; // 0x18 GPIO port bit set/reset register
			Object *lckr; // 0x1C GPIO port configuration lock register
			Object *afrl; // 0x20 GPIO alternate function low register
			Object *afrh; // 0x24 GPIO alternate function high register
		} reg;

		struct {

			// MODER (GPIO port mode register) bitfields.
			struct {
				Object *moder0; // [0:1] Port x configuration bits (y = 0..15)
				Object *moder1; // [2:3] Port x configuration bits (y = 0..15)
				Object *moder2; // [4:5] Port x configuration bits (y = 0..15)
				Object *moder3; // [6:7] Port x configuration bits (y = 0..15)
				Object *moder4; // [8:9] Port x configuration bits (y = 0..15)
				Object *moder5; // [10:11] Port x configuration bits (y = 0..15)
				Object *moder6; // [12:13] Port x configuration bits (y = 0..15)
				Object *moder7; // [14:15] Port x configuration bits (y = 0..15)
				Object *moder8; // [16:17] Port x configuration bits (y = 0..15)
				Object *moder9; // [18:19] Port x configuration bits (y = 0..15)
				Object *moder10; // [20:21] Port x configuration bits (y = 0..15)
				Object *moder11; // [22:23] Port x configuration bits (y = 0..15)
				Object *moder12; // [24:25] Port x configuration bits (y = 0..15)
				Object *moder13; // [26:27] Port x configuration bits (y = 0..15)
				Object *moder14; // [28:29] Port x configuration bits (y = 0..15)
				Object *moder15; // [30:31] Port x configuration bits (y = 0..15)
			} moder;

			// OTYPER (GPIO port output type register) bitfields.
			struct {
				Object *ot0; // [0:0] Port x configuration bits (y = 0..15)
				Object *ot1; // [1:1] Port x configuration bits (y = 0..15)
				Object *ot2; // [2:2] Port x configuration bits (y = 0..15)
				Object *ot3; // [3:3] Port x configuration bits (y = 0..15)
				Object *ot4; // [4:4] Port x configuration bits (y = 0..15)
				Object *ot5; // [5:5] Port x configuration bits (y = 0..15)
				Object *ot6; // [6:6] Port x configuration bits (y = 0..15)
				Object *ot7; // [7:7] Port x configuration bits (y = 0..15)
				Object *ot8; // [8:8] Port x configuration bits (y = 0..15)
				Object *ot9; // [9:9] Port x configuration bits (y = 0..15)
				Object *ot10; // [10:10] Port x configuration bits (y = 0..15)
				Object *ot11; // [11:11] Port x configuration bits (y = 0..15)
				Object *ot12; // [12:12] Port x configuration bits (y = 0..15)
				Object *ot13; // [13:13] Port x configuration bits (y = 0..15)
				Object *ot14; // [14:14] Port x configuration bits (y = 0..15)
				Object *ot15; // [15:15] Port x configuration bits (y = 0..15)
			} otyper;

			// OSPEEDR (GPIO port output speed register) bitfields.
			struct {
				Object *ospeedr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *ospeedr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *ospeedr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *ospeedr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *ospeedr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *ospeedr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *ospeedr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *ospeedr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *ospeedr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *ospeedr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *ospeedr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *ospeedr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *ospeedr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *ospeedr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *ospeedr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *ospeedr15; // [30:31] Port x configuration bits (y = 0..15)
			} ospeedr;

			// PUPDR (GPIO port pull-up/pull-down register) bitfields.
			struct {
				Object *pupdr0; // [0:1] Port x configuration bits (y = 0..15)
				Object *pupdr1; // [2:3] Port x configuration bits (y = 0..15)
				Object *pupdr2; // [4:5] Port x configuration bits (y = 0..15)
				Object *pupdr3; // [6:7] Port x configuration bits (y = 0..15)
				Object *pupdr4; // [8:9] Port x configuration bits (y = 0..15)
				Object *pupdr5; // [10:11] Port x configuration bits (y = 0..15)
				Object *pupdr6; // [12:13] Port x configuration bits (y = 0..15)
				Object *pupdr7; // [14:15] Port x configuration bits (y = 0..15)
				Object *pupdr8; // [16:17] Port x configuration bits (y = 0..15)
				Object *pupdr9; // [18:19] Port x configuration bits (y = 0..15)
				Object *pupdr10; // [20:21] Port x configuration bits (y = 0..15)
				Object *pupdr11; // [22:23] Port x configuration bits (y = 0..15)
				Object *pupdr12; // [24:25] Port x configuration bits (y = 0..15)
				Object *pupdr13; // [26:27] Port x configuration bits (y = 0..15)
				Object *pupdr14; // [28:29] Port x configuration bits (y = 0..15)
				Object *pupdr15; // [30:31] Port x configuration bits (y = 0..15)
			} pupdr;

			// IDR (GPIO port input data register) bitfields.
			struct {
				Object *idr0; // [0:0] Port input data (y = 0..15)
				Object *idr1; // [1:1] Port input data (y = 0..15)
				Object *idr2; // [2:2] Port input data (y = 0..15)
				Object *idr3; // [3:3] Port input data (y = 0..15)
				Object *idr4; // [4:4] Port input data (y = 0..15)
				Object *idr5; // [5:5] Port input data (y = 0..15)
				Object *idr6; // [6:6] Port input data (y = 0..15)
				Object *idr7; // [7:7] Port input data (y = 0..15)
				Object *idr8; // [8:8] Port input data (y = 0..15)
				Object *idr9; // [9:9] Port input data (y = 0..15)
				Object *idr10; // [10:10] Port input data (y = 0..15)
				Object *idr11; // [11:11] Port input data (y = 0..15)
				Object *idr12; // [12:12] Port input data (y = 0..15)
				Object *idr13; // [13:13] Port input data (y = 0..15)
				Object *idr14; // [14:14] Port input data (y = 0..15)
				Object *idr15; // [15:15] Port input data (y = 0..15)
			} idr;

			// ODR (GPIO port output data register) bitfields.
			struct {
				Object *odr0; // [0:0] Port output data (y = 0..15)
				Object *odr1; // [1:1] Port output data (y = 0..15)
				Object *odr2; // [2:2] Port output data (y = 0..15)
				Object *odr3; // [3:3] Port output data (y = 0..15)
				Object *odr4; // [4:4] Port output data (y = 0..15)
				Object *odr5; // [5:5] Port output data (y = 0..15)
				Object *odr6; // [6:6] Port output data (y = 0..15)
				Object *odr7; // [7:7] Port output data (y = 0..15)
				Object *odr8; // [8:8] Port output data (y = 0..15)
				Object *odr9; // [9:9] Port output data (y = 0..15)
				Object *odr10; // [10:10] Port output data (y = 0..15)
				Object *odr11; // [11:11] Port output data (y = 0..15)
				Object *odr12; // [12:12] Port output data (y = 0..15)
				Object *odr13; // [13:13] Port output data (y = 0..15)
				Object *odr14; // [14:14] Port output data (y = 0..15)
				Object *odr15; // [15:15] Port output data (y = 0..15)
			} odr;

			// BSRR (GPIO port bit set/reset register) bitfields.
			struct {
				Object *bs0; // [0:0] Port x set bit y (y= 0..15)
				Object *bs1; // [1:1] Port x set bit y (y= 0..15)
				Object *bs2; // [2:2] Port x set bit y (y= 0..15)
				Object *bs3; // [3:3] Port x set bit y (y= 0..15)
				Object *bs4; // [4:4] Port x set bit y (y= 0..15)
				Object *bs5; // [5:5] Port x set bit y (y= 0..15)
				Object *bs6; // [6:6] Port x set bit y (y= 0..15)
				Object *bs7; // [7:7] Port x set bit y (y= 0..15)
				Object *bs8; // [8:8] Port x set bit y (y= 0..15)
				Object *bs9; // [9:9] Port x set bit y (y= 0..15)
				Object *bs10; // [10:10] Port x set bit y (y= 0..15)
				Object *bs11; // [11:11] Port x set bit y (y= 0..15)
				Object *bs12; // [12:12] Port x set bit y (y= 0..15)
				Object *bs13; // [13:13] Port x set bit y (y= 0..15)
				Object *bs14; // [14:14] Port x set bit y (y= 0..15)
				Object *bs15; // [15:15] Port x set bit y (y= 0..15)
				Object *br0; // [16:16] Port x set bit y (y= 0..15)
				Object *br1; // [17:17] Port x reset bit y (y = 0..15)
				Object *br2; // [18:18] Port x reset bit y (y = 0..15)
				Object *br3; // [19:19] Port x reset bit y (y = 0..15)
				Object *br4; // [20:20] Port x reset bit y (y = 0..15)
				Object *br5; // [21:21] Port x reset bit y (y = 0..15)
				Object *br6; // [22:22] Port x reset bit y (y = 0..15)
				Object *br7; // [23:23] Port x reset bit y (y = 0..15)
				Object *br8; // [24:24] Port x reset bit y (y = 0..15)
				Object *br9; // [25:25] Port x reset bit y (y = 0..15)
				Object *br10; // [26:26] Port x reset bit y (y = 0..15)
				Object *br11; // [27:27] Port x reset bit y (y = 0..15)
				Object *br12; // [28:28] Port x reset bit y (y = 0..15)
				Object *br13; // [29:29] Port x reset bit y (y = 0..15)
				Object *br14; // [30:30] Port x reset bit y (y = 0..15)
				Object *br15; // [31:31] Port x reset bit y (y = 0..15)
			} bsrr;

			// LCKR (GPIO port configuration lock register) bitfields.
			struct {
				Object *lck0; // [0:0] Port x lock bit y (y= 0..15)
				Object *lck1; // [1:1] Port x lock bit y (y= 0..15)
				Object *lck2; // [2:2] Port x lock bit y (y= 0..15)
				Object *lck3; // [3:3] Port x lock bit y (y= 0..15)
				Object *lck4; // [4:4] Port x lock bit y (y= 0..15)
				Object *lck5; // [5:5] Port x lock bit y (y= 0..15)
				Object *lck6; // [6:6] Port x lock bit y (y= 0..15)
				Object *lck7; // [7:7] Port x lock bit y (y= 0..15)
				Object *lck8; // [8:8] Port x lock bit y (y= 0..15)
				Object *lck9; // [9:9] Port x lock bit y (y= 0..15)
				Object *lck10; // [10:10] Port x lock bit y (y= 0..15)
				Object *lck11; // [11:11] Port x lock bit y (y= 0..15)
				Object *lck12; // [12:12] Port x lock bit y (y= 0..15)
				Object *lck13; // [13:13] Port x lock bit y (y= 0..15)
				Object *lck14; // [14:14] Port x lock bit y (y= 0..15)
				Object *lck15; // [15:15] Port x lock bit y (y= 0..15)
				Object *lckk; // [16:16] Port x lock bit y (y= 0..15)
			} lckr;

			// AFRL (GPIO alternate function low register) bitfields.
			struct {
				Object *afrl0; // [0:3] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl1; // [4:7] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl2; // [8:11] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl3; // [12:15] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl4; // [16:19] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl5; // [20:23] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl6; // [24:27] Alternate function selection for port x bit y (y = 0..7)
				Object *afrl7; // [28:31] Alternate function selection for port x bit y (y = 0..7)
			} afrl;

			// AFRH (GPIO alternate function high register) bitfields.
			struct {
				Object *afrh8; // [0:3] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh9; // [4:7] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh10; // [8:11] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh11; // [12:15] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh12; // [16:19] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh13; // [20:23] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh14; // [24:27] Alternate function selection for port x bit y (y = 8..15)
				Object *afrh15; // [28:31] Alternate function selection for port x bit y (y = 8..15)
			} afrh;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32GPIOAState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_gpioa_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32GPIOAState *state = STM32_GPIOA_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.moder = cm_object_get_child_by_name(obj, "MODER");
	state->f4.reg.otyper = cm_object_get_child_by_name(obj, "OTYPER");
	state->f4.reg.ospeedr = cm_object_get_child_by_name(obj, "OSPEEDR");
	state->f4.reg.pupdr = cm_object_get_child_by_name(obj, "PUPDR");
	state->f4.reg.idr = cm_object_get_child_by_name(obj, "IDR");
	state->f4.reg.odr = cm_object_get_child_by_name(obj, "ODR");
	state->f4.reg.bsrr = cm_object_get_child_by_name(obj, "BSRR");
	state->f4.reg.lckr = cm_object_get_child_by_name(obj, "LCKR");
	state->f4.reg.afrl = cm_object_get_child_by_name(obj, "AFRL");
	state->f4.reg.afrh = cm_object_get_child_by_name(obj, "AFRH");

	// MODER bitfields.
	state->f4.fld.moder.moder0 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER0");
	state->f4.fld.moder.moder1 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER1");
	state->f4.fld.moder.moder2 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER2");
	state->f4.fld.moder.moder3 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER3");
	state->f4.fld.moder.moder4 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER4");
	state->f4.fld.moder.moder5 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER5");
	state->f4.fld.moder.moder6 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER6");
	state->f4.fld.moder.moder7 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER7");
	state->f4.fld.moder.moder8 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER8");
	state->f4.fld.moder.moder9 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER9");
	state->f4.fld.moder.moder10 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER10");
	state->f4.fld.moder.moder11 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER11");
	state->f4.fld.moder.moder12 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER12");
	state->f4.fld.moder.moder13 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER13");
	state->f4.fld.moder.moder14 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER14");
	state->f4.fld.moder.moder15 = cm_object_get_child_by_name(state->f4.reg.moder, "MODER15");

	// OTYPER bitfields.
	state->f4.fld.otyper.ot0 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT0");
	state->f4.fld.otyper.ot1 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT1");
	state->f4.fld.otyper.ot2 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT2");
	state->f4.fld.otyper.ot3 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT3");
	state->f4.fld.otyper.ot4 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT4");
	state->f4.fld.otyper.ot5 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT5");
	state->f4.fld.otyper.ot6 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT6");
	state->f4.fld.otyper.ot7 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT7");
	state->f4.fld.otyper.ot8 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT8");
	state->f4.fld.otyper.ot9 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT9");
	state->f4.fld.otyper.ot10 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT10");
	state->f4.fld.otyper.ot11 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT11");
	state->f4.fld.otyper.ot12 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT12");
	state->f4.fld.otyper.ot13 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT13");
	state->f4.fld.otyper.ot14 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT14");
	state->f4.fld.otyper.ot15 = cm_object_get_child_by_name(state->f4.reg.otyper, "OT15");

	// OSPEEDR bitfields.
	state->f4.fld.ospeedr.ospeedr0 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR0");
	state->f4.fld.ospeedr.ospeedr1 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR1");
	state->f4.fld.ospeedr.ospeedr2 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR2");
	state->f4.fld.ospeedr.ospeedr3 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR3");
	state->f4.fld.ospeedr.ospeedr4 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR4");
	state->f4.fld.ospeedr.ospeedr5 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR5");
	state->f4.fld.ospeedr.ospeedr6 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR6");
	state->f4.fld.ospeedr.ospeedr7 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR7");
	state->f4.fld.ospeedr.ospeedr8 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR8");
	state->f4.fld.ospeedr.ospeedr9 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR9");
	state->f4.fld.ospeedr.ospeedr10 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR10");
	state->f4.fld.ospeedr.ospeedr11 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR11");
	state->f4.fld.ospeedr.ospeedr12 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR12");
	state->f4.fld.ospeedr.ospeedr13 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR13");
	state->f4.fld.ospeedr.ospeedr14 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR14");
	state->f4.fld.ospeedr.ospeedr15 = cm_object_get_child_by_name(state->f4.reg.ospeedr, "OSPEEDR15");

	// PUPDR bitfields.
	state->f4.fld.pupdr.pupdr0 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR0");
	state->f4.fld.pupdr.pupdr1 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR1");
	state->f4.fld.pupdr.pupdr2 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR2");
	state->f4.fld.pupdr.pupdr3 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR3");
	state->f4.fld.pupdr.pupdr4 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR4");
	state->f4.fld.pupdr.pupdr5 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR5");
	state->f4.fld.pupdr.pupdr6 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR6");
	state->f4.fld.pupdr.pupdr7 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR7");
	state->f4.fld.pupdr.pupdr8 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR8");
	state->f4.fld.pupdr.pupdr9 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR9");
	state->f4.fld.pupdr.pupdr10 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR10");
	state->f4.fld.pupdr.pupdr11 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR11");
	state->f4.fld.pupdr.pupdr12 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR12");
	state->f4.fld.pupdr.pupdr13 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR13");
	state->f4.fld.pupdr.pupdr14 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR14");
	state->f4.fld.pupdr.pupdr15 = cm_object_get_child_by_name(state->f4.reg.pupdr, "PUPDR15");

	// IDR bitfields.
	state->f4.fld.idr.idr0 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR0");
	state->f4.fld.idr.idr1 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR1");
	state->f4.fld.idr.idr2 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR2");
	state->f4.fld.idr.idr3 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR3");
	state->f4.fld.idr.idr4 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR4");
	state->f4.fld.idr.idr5 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR5");
	state->f4.fld.idr.idr6 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR6");
	state->f4.fld.idr.idr7 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR7");
	state->f4.fld.idr.idr8 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR8");
	state->f4.fld.idr.idr9 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR9");
	state->f4.fld.idr.idr10 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR10");
	state->f4.fld.idr.idr11 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR11");
	state->f4.fld.idr.idr12 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR12");
	state->f4.fld.idr.idr13 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR13");
	state->f4.fld.idr.idr14 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR14");
	state->f4.fld.idr.idr15 = cm_object_get_child_by_name(state->f4.reg.idr, "IDR15");

	// ODR bitfields.
	state->f4.fld.odr.odr0 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR0");
	state->f4.fld.odr.odr1 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR1");
	state->f4.fld.odr.odr2 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR2");
	state->f4.fld.odr.odr3 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR3");
	state->f4.fld.odr.odr4 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR4");
	state->f4.fld.odr.odr5 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR5");
	state->f4.fld.odr.odr6 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR6");
	state->f4.fld.odr.odr7 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR7");
	state->f4.fld.odr.odr8 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR8");
	state->f4.fld.odr.odr9 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR9");
	state->f4.fld.odr.odr10 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR10");
	state->f4.fld.odr.odr11 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR11");
	state->f4.fld.odr.odr12 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR12");
	state->f4.fld.odr.odr13 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR13");
	state->f4.fld.odr.odr14 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR14");
	state->f4.fld.odr.odr15 = cm_object_get_child_by_name(state->f4.reg.odr, "ODR15");

	// BSRR bitfields.
	state->f4.fld.bsrr.bs0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS0");
	state->f4.fld.bsrr.bs1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS1");
	state->f4.fld.bsrr.bs2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS2");
	state->f4.fld.bsrr.bs3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS3");
	state->f4.fld.bsrr.bs4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS4");
	state->f4.fld.bsrr.bs5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS5");
	state->f4.fld.bsrr.bs6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS6");
	state->f4.fld.bsrr.bs7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS7");
	state->f4.fld.bsrr.bs8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS8");
	state->f4.fld.bsrr.bs9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS9");
	state->f4.fld.bsrr.bs10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS10");
	state->f4.fld.bsrr.bs11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS11");
	state->f4.fld.bsrr.bs12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS12");
	state->f4.fld.bsrr.bs13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS13");
	state->f4.fld.bsrr.bs14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS14");
	state->f4.fld.bsrr.bs15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BS15");
	state->f4.fld.bsrr.br0 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR0");
	state->f4.fld.bsrr.br1 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR1");
	state->f4.fld.bsrr.br2 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR2");
	state->f4.fld.bsrr.br3 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR3");
	state->f4.fld.bsrr.br4 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR4");
	state->f4.fld.bsrr.br5 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR5");
	state->f4.fld.bsrr.br6 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR6");
	state->f4.fld.bsrr.br7 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR7");
	state->f4.fld.bsrr.br8 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR8");
	state->f4.fld.bsrr.br9 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR9");
	state->f4.fld.bsrr.br10 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR10");
	state->f4.fld.bsrr.br11 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR11");
	state->f4.fld.bsrr.br12 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR12");
	state->f4.fld.bsrr.br13 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR13");
	state->f4.fld.bsrr.br14 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR14");
	state->f4.fld.bsrr.br15 = cm_object_get_child_by_name(state->f4.reg.bsrr, "BR15");

	// LCKR bitfields.
	state->f4.fld.lckr.lck0 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK0");
	state->f4.fld.lckr.lck1 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK1");
	state->f4.fld.lckr.lck2 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK2");
	state->f4.fld.lckr.lck3 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK3");
	state->f4.fld.lckr.lck4 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK4");
	state->f4.fld.lckr.lck5 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK5");
	state->f4.fld.lckr.lck6 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK6");
	state->f4.fld.lckr.lck7 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK7");
	state->f4.fld.lckr.lck8 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK8");
	state->f4.fld.lckr.lck9 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK9");
	state->f4.fld.lckr.lck10 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK10");
	state->f4.fld.lckr.lck11 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK11");
	state->f4.fld.lckr.lck12 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK12");
	state->f4.fld.lckr.lck13 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK13");
	state->f4.fld.lckr.lck14 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK14");
	state->f4.fld.lckr.lck15 = cm_object_get_child_by_name(state->f4.reg.lckr, "LCK15");
	state->f4.fld.lckr.lckk = cm_object_get_child_by_name(state->f4.reg.lckr, "LCKK");

	// AFRL bitfields.
	state->f4.fld.afrl.afrl0 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL0");
	state->f4.fld.afrl.afrl1 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL1");
	state->f4.fld.afrl.afrl2 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL2");
	state->f4.fld.afrl.afrl3 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL3");
	state->f4.fld.afrl.afrl4 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL4");
	state->f4.fld.afrl.afrl5 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL5");
	state->f4.fld.afrl.afrl6 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL6");
	state->f4.fld.afrl.afrl7 = cm_object_get_child_by_name(state->f4.reg.afrl, "AFRL7");

	// AFRH bitfields.
	state->f4.fld.afrh.afrh8 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH8");
	state->f4.fld.afrh.afrh9 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH9");
	state->f4.fld.afrh.afrh10 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH10");
	state->f4.fld.afrh.afrh11 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH11");
	state->f4.fld.afrh.afrh12 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH12");
	state->f4.fld.afrh.afrh13 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH13");
	state->f4.fld.afrh.afrh14 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH14");
	state->f4.fld.afrh.afrh15 = cm_object_get_child_by_name(state->f4.reg.afrh, "AFRH15");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// SYSCFG (System configuration controller) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 SYSCFG (System configuration controller) registers.
		struct {
			Object *memrm; // 0x0 Memory remap register
			Object *pmc; // 0x4 Peripheral mode configuration register
			Object *exticr1; // 0x8 External interrupt configuration register 1
			Object *exticr2; // 0xC External interrupt configuration register 2
			Object *exticr3; // 0x10 External interrupt configuration register 3
			Object *exticr4; // 0x14 External interrupt configuration register 4
			Object *cmpcr; // 0x20 Compensation cell control register
		} reg;

		struct {

			// MEMRM (Memory remap register) bitfields.
			struct {
				Object *mem_mode; // [0:1] MEM_MODE
			} memrm;

			// PMC (Peripheral mode configuration register) bitfields.
			struct {
				Object *mii_rmii_sel; // [23:23] Ethernet PHY interface selection
			} pmc;

			// EXTICR1 (External interrupt configuration register 1) bitfields.
			struct {
				Object *exti0; // [0:3] EXTI x configuration (x = 0 to 3)
				Object *exti1; // [4:7] EXTI x configuration (x = 0 to 3)
				Object *exti2; // [8:11] EXTI x configuration (x = 0 to 3)
				Object *exti3; // [12:15] EXTI x configuration (x = 0 to 3)
			} exticr1;

			// EXTICR2 (External interrupt configuration register 2) bitfields.
			struct {
				Object *exti4; // [0:3] EXTI x configuration (x = 4 to 7)
				Object *exti5; // [4:7] EXTI x configuration (x = 4 to 7)
				Object *exti6; // [8:11] EXTI x configuration (x = 4 to 7)
				Object *exti7; // [12:15] EXTI x configuration (x = 4 to 7)
			} exticr2;

			// EXTICR3 (External interrupt configuration register 3) bitfields.
			struct {
				Object *exti8; // [0:3] EXTI x configuration (x = 8 to 11)
				Object *exti9; // [4:7] EXTI x configuration (x = 8 to 11)
				Object *exti10; // [8:11] EXTI10
				Object *exti11; // [12:15] EXTI x configuration (x = 8 to 11)
			} exticr3;

			// EXTICR4 (External interrupt configuration register 4) bitfields.
			struct {
				Object *exti12; // [0:3] EXTI x configuration (x = 12 to 15)
				Object *exti13; // [4:7] EXTI x configuration (x = 12 to 15)
				Object *exti14; // [8:11] EXTI x configuration (x = 12 to 15)
				Object *exti15; // [12:15] EXTI x configuration (x = 12 to 15)
			} exticr4;

			// CMPCR (Compensation cell control register) bitfields.
			struct {
				Object *cmp_pd; // [0:0] Compensation cell power-down
				Object *ready; // [8:8] READY
			} cmpcr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32SYSCFGState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_syscfg_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32SYSCFGState *state = STM32_SYSCFG_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.memrm = cm_object_get_child_by_name(obj, "MEMRM");
	state->f4.reg.pmc = cm_object_get_child_by_name(obj, "PMC");
	state->f4.reg.exticr1 = cm_object_get_child_by_name(obj, "EXTICR1");
	state->f4.reg.exticr2 = cm_object_get_child_by_name(obj, "EXTICR2");
	state->f4.reg.exticr3 = cm_object_get_child_by_name(obj, "EXTICR3");
	state->f4.reg.exticr4 = cm_object_get_child_by_name(obj, "EXTICR4");
	state->f4.reg.cmpcr = cm_object_get_child_by_name(obj, "CMPCR");

	// MEMRM bitfields.
	state->f4.fld.memrm.mem_mode = cm_object_get_child_by_name(state->f4.reg.memrm, "MEM_MODE");

	// PMC bitfields.
	state->f4.fld.pmc.mii_rmii_sel = cm_object_get_child_by_name(state->f4.reg.pmc, "MII_RMII_SEL");

	// EXTICR1 bitfields.
	state->f4.fld.exticr1.exti0 = cm_object_get_child_by_name(state->f4.reg.exticr1, "EXTI0");
	state->f4.fld.exticr1.exti1 = cm_object_get_child_by_name(state->f4.reg.exticr1, "EXTI1");
	state->f4.fld.exticr1.exti2 = cm_object_get_child_by_name(state->f4.reg.exticr1, "EXTI2");
	state->f4.fld.exticr1.exti3 = cm_object_get_child_by_name(state->f4.reg.exticr1, "EXTI3");

	// EXTICR2 bitfields.
	state->f4.fld.exticr2.exti4 = cm_object_get_child_by_name(state->f4.reg.exticr2, "EXTI4");
	state->f4.fld.exticr2.exti5 = cm_object_get_child_by_name(state->f4.reg.exticr2, "EXTI5");
	state->f4.fld.exticr2.exti6 = cm_object_get_child_by_name(state->f4.reg.exticr2, "EXTI6");
	state->f4.fld.exticr2.exti7 = cm_object_get_child_by_name(state->f4.reg.exticr2, "EXTI7");

	// EXTICR3 bitfields.
	state->f4.fld.exticr3.exti8 = cm_object_get_child_by_name(state->f4.reg.exticr3, "EXTI8");
	state->f4.fld.exticr3.exti9 = cm_object_get_child_by_name(state->f4.reg.exticr3, "EXTI9");
	state->f4.fld.exticr3.exti10 = cm_object_get_child_by_name(state->f4.reg.exticr3, "EXTI10");
	state->f4.fld.exticr3.exti11 = cm_object_get_child_by_name(state->f4.reg.exticr3, "EXTI11");

	// EXTICR4 bitfields.
	state->f4.fld.exticr4.exti12 = cm_object_get_child_by_name(state->f4.reg.exticr4, "EXTI12");
	state->f4.fld.exticr4.exti13 = cm_object_get_child_by_name(state->f4.reg.exticr4, "EXTI13");
	state->f4.fld.exticr4.exti14 = cm_object_get_child_by_name(state->f4.reg.exticr4, "EXTI14");
	state->f4.fld.exticr4.exti15 = cm_object_get_child_by_name(state->f4.reg.exticr4, "EXTI15");

	// CMPCR bitfields.
	state->f4.fld.cmpcr.cmp_pd = cm_object_get_child_by_name(state->f4.reg.cmpcr, "CMP_PD");
	state->f4.fld.cmpcr.ready = cm_object_get_child_by_name(state->f4.reg.cmpcr, "READY");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// SPI1 (Serial peripheral interface) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 SPI1 (Serial peripheral interface) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *sr; // 0x8 Status register
			Object *dr; // 0xC Data register
			Object *crcpr; // 0x10 CRC polynomial register
			Object *rxcrcr; // 0x14 RX CRC register
			Object *txcrcr; // 0x18 TX CRC register
			Object *i2scfgr; // 0x1C I2S configuration register
			Object *i2spr; // 0x20 I2S prescaler register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cpha; // [0:0] Clock phase
				Object *cpol; // [1:1] Clock polarity
				Object *mstr; // [2:2] Master selection
				Object *br; // [3:5] Baud rate control
				Object *spe; // [6:6] SPI enable
				Object *lsbfirst; // [7:7] Frame format
				Object *ssi; // [8:8] Internal slave select
				Object *ssm; // [9:9] Software slave management
				Object *rxonly; // [10:10] Receive only
				Object *dff; // [11:11] Data frame format
				Object *crcnext; // [12:12] CRC transfer next
				Object *crcen; // [13:13] Hardware CRC calculation enable
				Object *bidioe; // [14:14] Output enable in bidirectional mode
				Object *bidimode; // [15:15] Bidirectional data mode enable
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *rxdmaen; // [0:0] Rx buffer DMA enable
				Object *txdmaen; // [1:1] Tx buffer DMA enable
				Object *ssoe; // [2:2] SS output enable
				Object *frf; // [4:4] Frame format
				Object *errie; // [5:5] Error interrupt enable
				Object *rxneie; // [6:6] RX buffer not empty interrupt enable
				Object *txeie; // [7:7] Tx buffer empty interrupt enable
			} cr2;

			// SR (Status register) bitfields.
			struct {
				Object *rxne; // [0:0] Receive buffer not empty
				Object *txe; // [1:1] Transmit buffer empty
				Object *chside; // [2:2] Channel side
				Object *udr; // [3:3] Underrun flag
				Object *crcerr; // [4:4] CRC error flag
				Object *modf; // [5:5] Mode fault
				Object *ovr; // [6:6] Overrun flag
				Object *bsy; // [7:7] Busy flag
				Object *tifrfe; // [8:8] TI frame format error
			} sr;

			// DR (Data register) bitfields.
			struct {
				Object *dr; // [0:15] Data register
			} dr;

			// CRCPR (CRC polynomial register) bitfields.
			struct {
				Object *crcpoly; // [0:15] CRC polynomial register
			} crcpr;

			// RXCRCR (RX CRC register) bitfields.
			struct {
				Object *rxcrc; // [0:15] Rx CRC register
			} rxcrcr;

			// TXCRCR (TX CRC register) bitfields.
			struct {
				Object *txcrc; // [0:15] Tx CRC register
			} txcrcr;

			// I2SCFGR (I2S configuration register) bitfields.
			struct {
				Object *chlen; // [0:0] Channel length (number of bits per audio channel)
				Object *datlen; // [1:2] Data length to be transferred
				Object *ckpol; // [3:3] Steady state clock polarity
				Object *i2sstd; // [4:5] I2S standard selection
				Object *pcmsync; // [7:7] PCM frame synchronization
				Object *i2scfg; // [8:9] I2S configuration mode
				Object *i2se; // [10:10] I2S Enable
				Object *i2smod; // [11:11] I2S mode selection
			} i2scfgr;

			// I2SPR (I2S prescaler register) bitfields.
			struct {
				Object *i2sdiv; // [0:7] I2S Linear prescaler
				Object *odd; // [8:8] Odd factor for the prescaler
				Object *mckoe; // [9:9] Master clock output enable
			} i2spr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32SPI1State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_spi1_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32SPI1State *state = STM32_SPI1_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.crcpr = cm_object_get_child_by_name(obj, "CRCPR");
	state->f4.reg.rxcrcr = cm_object_get_child_by_name(obj, "RXCRCR");
	state->f4.reg.txcrcr = cm_object_get_child_by_name(obj, "TXCRCR");
	state->f4.reg.i2scfgr = cm_object_get_child_by_name(obj, "I2SCFGR");
	state->f4.reg.i2spr = cm_object_get_child_by_name(obj, "I2SPR");

	// CR1 bitfields.
	state->f4.fld.cr1.cpha = cm_object_get_child_by_name(state->f4.reg.cr1, "CPHA");
	state->f4.fld.cr1.cpol = cm_object_get_child_by_name(state->f4.reg.cr1, "CPOL");
	state->f4.fld.cr1.mstr = cm_object_get_child_by_name(state->f4.reg.cr1, "MSTR");
	state->f4.fld.cr1.br = cm_object_get_child_by_name(state->f4.reg.cr1, "BR");
	state->f4.fld.cr1.spe = cm_object_get_child_by_name(state->f4.reg.cr1, "SPE");
	state->f4.fld.cr1.lsbfirst = cm_object_get_child_by_name(state->f4.reg.cr1, "LSBFIRST");
	state->f4.fld.cr1.ssi = cm_object_get_child_by_name(state->f4.reg.cr1, "SSI");
	state->f4.fld.cr1.ssm = cm_object_get_child_by_name(state->f4.reg.cr1, "SSM");
	state->f4.fld.cr1.rxonly = cm_object_get_child_by_name(state->f4.reg.cr1, "RXONLY");
	state->f4.fld.cr1.dff = cm_object_get_child_by_name(state->f4.reg.cr1, "DFF");
	state->f4.fld.cr1.crcnext = cm_object_get_child_by_name(state->f4.reg.cr1, "CRCNEXT");
	state->f4.fld.cr1.crcen = cm_object_get_child_by_name(state->f4.reg.cr1, "CRCEN");
	state->f4.fld.cr1.bidioe = cm_object_get_child_by_name(state->f4.reg.cr1, "BIDIOE");
	state->f4.fld.cr1.bidimode = cm_object_get_child_by_name(state->f4.reg.cr1, "BIDIMODE");

	// CR2 bitfields.
	state->f4.fld.cr2.rxdmaen = cm_object_get_child_by_name(state->f4.reg.cr2, "RXDMAEN");
	state->f4.fld.cr2.txdmaen = cm_object_get_child_by_name(state->f4.reg.cr2, "TXDMAEN");
	state->f4.fld.cr2.ssoe = cm_object_get_child_by_name(state->f4.reg.cr2, "SSOE");
	state->f4.fld.cr2.frf = cm_object_get_child_by_name(state->f4.reg.cr2, "FRF");
	state->f4.fld.cr2.errie = cm_object_get_child_by_name(state->f4.reg.cr2, "ERRIE");
	state->f4.fld.cr2.rxneie = cm_object_get_child_by_name(state->f4.reg.cr2, "RXNEIE");
	state->f4.fld.cr2.txeie = cm_object_get_child_by_name(state->f4.reg.cr2, "TXEIE");

	// SR bitfields.
	state->f4.fld.sr.rxne = cm_object_get_child_by_name(state->f4.reg.sr, "RXNE");
	state->f4.fld.sr.txe = cm_object_get_child_by_name(state->f4.reg.sr, "TXE");
	state->f4.fld.sr.chside = cm_object_get_child_by_name(state->f4.reg.sr, "CHSIDE");
	state->f4.fld.sr.udr = cm_object_get_child_by_name(state->f4.reg.sr, "UDR");
	state->f4.fld.sr.crcerr = cm_object_get_child_by_name(state->f4.reg.sr, "CRCERR");
	state->f4.fld.sr.modf = cm_object_get_child_by_name(state->f4.reg.sr, "MODF");
	state->f4.fld.sr.ovr = cm_object_get_child_by_name(state->f4.reg.sr, "OVR");
	state->f4.fld.sr.bsy = cm_object_get_child_by_name(state->f4.reg.sr, "BSY");
	state->f4.fld.sr.tifrfe = cm_object_get_child_by_name(state->f4.reg.sr, "TIFRFE");

	// DR bitfields.
	state->f4.fld.dr.dr = cm_object_get_child_by_name(state->f4.reg.dr, "DR");

	// CRCPR bitfields.
	state->f4.fld.crcpr.crcpoly = cm_object_get_child_by_name(state->f4.reg.crcpr, "CRCPOLY");

	// RXCRCR bitfields.
	state->f4.fld.rxcrcr.rxcrc = cm_object_get_child_by_name(state->f4.reg.rxcrcr, "RxCRC");

	// TXCRCR bitfields.
	state->f4.fld.txcrcr.txcrc = cm_object_get_child_by_name(state->f4.reg.txcrcr, "TxCRC");

	// I2SCFGR bitfields.
	state->f4.fld.i2scfgr.chlen = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "CHLEN");
	state->f4.fld.i2scfgr.datlen = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "DATLEN");
	state->f4.fld.i2scfgr.ckpol = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "CKPOL");
	state->f4.fld.i2scfgr.i2sstd = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "I2SSTD");
	state->f4.fld.i2scfgr.pcmsync = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "PCMSYNC");
	state->f4.fld.i2scfgr.i2scfg = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "I2SCFG");
	state->f4.fld.i2scfgr.i2se = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "I2SE");
	state->f4.fld.i2scfgr.i2smod = cm_object_get_child_by_name(state->f4.reg.i2scfgr, "I2SMOD");

	// I2SPR bitfields.
	state->f4.fld.i2spr.i2sdiv = cm_object_get_child_by_name(state->f4.reg.i2spr, "I2SDIV");
	state->f4.fld.i2spr.odd = cm_object_get_child_by_name(state->f4.reg.i2spr, "ODD");
	state->f4.fld.i2spr.mckoe = cm_object_get_child_by_name(state->f4.reg.i2spr, "MCKOE");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// SDIO (Secure digital input/output interface) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 SDIO (Secure digital input/output interface) registers.
		struct {
			Object *power; // 0x0 Power control register
			Object *clkcr; // 0x4 SDI clock control register
			Object *arg; // 0x8 Argument register
			Object *cmd; // 0xC Command register
			Object *respcmd; // 0x10 Command response register
			Object *resp1; // 0x14 Response 1..4 register
			Object *resp2; // 0x18 Response 1..4 register
			Object *resp3; // 0x1C Response 1..4 register
			Object *resp4; // 0x20 Response 1..4 register
			Object *dtimer; // 0x24 Data timer register
			Object *dlen; // 0x28 Data length register
			Object *dctrl; // 0x2C Data control register
			Object *dcount; // 0x30 Data counter register
			Object *sta; // 0x34 Status register
			Object *icr; // 0x38 Interrupt clear register
			Object *mask; // 0x3C Mask register
			Object *fifocnt; // 0x48 FIFO counter register
			Object *fifo; // 0x80 Data FIFO register
		} reg;

		struct {

			// POWER (Power control register) bitfields.
			struct {
				Object *pwrctrl; // [0:1] PWRCTRL
			} power;

			// CLKCR (SDI clock control register) bitfields.
			struct {
				Object *clkdiv; // [0:7] Clock divide factor
				Object *clken; // [8:8] Clock enable bit
				Object *pwrsav; // [9:9] Power saving configuration bit
				Object *bypass; // [10:10] Clock divider bypass enable bit
				Object *widbus; // [11:12] Wide bus mode enable bit
				Object *negedge; // [13:13] SDIO_CK dephasing selection bit
				Object *hwfc_en; // [14:14] HW Flow Control enable
			} clkcr;

			// ARG (Argument register) bitfields.
			struct {
				Object *cmdarg; // [0:31] Command argument
			} arg;

			// CMD (Command register) bitfields.
			struct {
				Object *cmdindex; // [0:5] Command index
				Object *waitresp; // [6:7] Wait for response bits
				Object *waitint; // [8:8] CPSM waits for interrupt request
				Object *waitpend; // [9:9] CPSM Waits for ends of data transfer (CmdPend internal signal).
				Object *cpsmen; // [10:10] Command path state machine (CPSM) Enable bit
				Object *sdiosuspend; // [11:11] SD I/O suspend command
				Object *encmdcompl; // [12:12] Enable CMD completion
				Object *nien; // [13:13] Not Interrupt Enable
				Object *ce_atacmd; // [14:14] CE-ATA command
			} cmd;

			// RESPCMD (Command response register) bitfields.
			struct {
				Object *respcmd; // [0:5] Response command index
			} respcmd;

			// RESP1 (Response 1..4 register) bitfields.
			struct {
				Object *cardstatus1; // [0:31] See Table 132.
			} resp1;

			// RESP2 (Response 1..4 register) bitfields.
			struct {
				Object *cardstatus2; // [0:31] See Table 132.
			} resp2;

			// RESP3 (Response 1..4 register) bitfields.
			struct {
				Object *cardstatus3; // [0:31] See Table 132.
			} resp3;

			// RESP4 (Response 1..4 register) bitfields.
			struct {
				Object *cardstatus4; // [0:31] See Table 132.
			} resp4;

			// DTIMER (Data timer register) bitfields.
			struct {
				Object *datatime; // [0:31] Data timeout period
			} dtimer;

			// DLEN (Data length register) bitfields.
			struct {
				Object *datalength; // [0:24] Data length value
			} dlen;

			// DCTRL (Data control register) bitfields.
			struct {
				Object *dten; // [0:0] DTEN
				Object *dtdir; // [1:1] Data transfer direction selection
				Object *dtmode; // [2:2] Data transfer mode selection 1: Stream or SDIO multibyte data transfer.
				Object *dmaen; // [3:3] DMA enable bit
				Object *dblocksize; // [4:7] Data block size
				Object *rwstart; // [8:8] Read wait start
				Object *rwstop; // [9:9] Read wait stop
				Object *rwmod; // [10:10] Read wait mode
				Object *sdioen; // [11:11] SD I/O enable functions
			} dctrl;

			// DCOUNT (Data counter register) bitfields.
			struct {
				Object *datacount; // [0:24] Data count value
			} dcount;

			// STA (Status register) bitfields.
			struct {
				Object *ccrcfail; // [0:0] Command response received (CRC check failed)
				Object *dcrcfail; // [1:1] Data block sent/received (CRC check failed)
				Object *ctimeout; // [2:2] Command response timeout
				Object *dtimeout; // [3:3] Data timeout
				Object *txunderr; // [4:4] Transmit FIFO underrun error
				Object *rxoverr; // [5:5] Received FIFO overrun error
				Object *cmdrend; // [6:6] Command response received (CRC check passed)
				Object *cmdsent; // [7:7] Command sent (no response required)
				Object *dataend; // [8:8] Data end (data counter, SDIDCOUNT, is zero)
				Object *stbiterr; // [9:9] Start bit not detected on all data signals in wide bus mode
				Object *dbckend; // [10:10] Data block sent/received (CRC check passed)
				Object *cmdact; // [11:11] Command transfer in progress
				Object *txact; // [12:12] Data transmit in progress
				Object *rxact; // [13:13] Data receive in progress
				Object *txfifohe; // [14:14] Transmit FIFO half empty: at least 8 words can be written into the FIFO
				Object *rxfifohf; // [15:15] Receive FIFO half full: there are at least 8 words in the FIFO
				Object *txfifof; // [16:16] Transmit FIFO full
				Object *rxfifof; // [17:17] Receive FIFO full
				Object *txfifoe; // [18:18] Transmit FIFO empty
				Object *rxfifoe; // [19:19] Receive FIFO empty
				Object *txdavl; // [20:20] Data available in transmit FIFO
				Object *rxdavl; // [21:21] Data available in receive FIFO
				Object *sdioit; // [22:22] SDIO interrupt received
				Object *ceataend; // [23:23] CE-ATA command completion signal received for CMD61
			} sta;

			// ICR (Interrupt clear register) bitfields.
			struct {
				Object *ccrcfailc; // [0:0] CCRCFAIL flag clear bit
				Object *dcrcfailc; // [1:1] DCRCFAIL flag clear bit
				Object *ctimeoutc; // [2:2] CTIMEOUT flag clear bit
				Object *dtimeoutc; // [3:3] DTIMEOUT flag clear bit
				Object *txunderrc; // [4:4] TXUNDERR flag clear bit
				Object *rxoverrc; // [5:5] RXOVERR flag clear bit
				Object *cmdrendc; // [6:6] CMDREND flag clear bit
				Object *cmdsentc; // [7:7] CMDSENT flag clear bit
				Object *dataendc; // [8:8] DATAEND flag clear bit
				Object *stbiterrc; // [9:9] STBITERR flag clear bit
				Object *dbckendc; // [10:10] DBCKEND flag clear bit
				Object *sdioitc; // [22:22] SDIOIT flag clear bit
				Object *ceataendc; // [23:23] CEATAEND flag clear bit
			} icr;

			// MASK (Mask register) bitfields.
			struct {
				Object *ccrcfailie; // [0:0] Command CRC fail interrupt enable
				Object *dcrcfailie; // [1:1] Data CRC fail interrupt enable
				Object *ctimeoutie; // [2:2] Command timeout interrupt enable
				Object *dtimeoutie; // [3:3] Data timeout interrupt enable
				Object *txunderrie; // [4:4] Tx FIFO underrun error interrupt enable
				Object *rxoverrie; // [5:5] Rx FIFO overrun error interrupt enable
				Object *cmdrendie; // [6:6] Command response received interrupt enable
				Object *cmdsentie; // [7:7] Command sent interrupt enable
				Object *dataendie; // [8:8] Data end interrupt enable
				Object *stbiterrie; // [9:9] Start bit error interrupt enable
				Object *dbckendie; // [10:10] Data block end interrupt enable
				Object *cmdactie; // [11:11] Command acting interrupt enable
				Object *txactie; // [12:12] Data transmit acting interrupt enable
				Object *rxactie; // [13:13] Data receive acting interrupt enable
				Object *txfifoheie; // [14:14] Tx FIFO half empty interrupt enable
				Object *rxfifohfie; // [15:15] Rx FIFO half full interrupt enable
				Object *txfifofie; // [16:16] Tx FIFO full interrupt enable
				Object *rxfifofie; // [17:17] Rx FIFO full interrupt enable
				Object *txfifoeie; // [18:18] Tx FIFO empty interrupt enable
				Object *rxfifoeie; // [19:19] Rx FIFO empty interrupt enable
				Object *txdavlie; // [20:20] Data available in Tx FIFO interrupt enable
				Object *rxdavlie; // [21:21] Data available in Rx FIFO interrupt enable
				Object *sdioitie; // [22:22] SDIO mode interrupt received interrupt enable
				Object *ceataendie; // [23:23] CE-ATA command completion signal received interrupt enable
			} mask;

			// FIFOCNT (FIFO counter register) bitfields.
			struct {
				Object *fifocount; // [0:23] Remaining number of words to be written to or read from the FIFO.
			} fifocnt;

			// FIFO (Data FIFO register) bitfields.
			struct {
				Object *fifodata; // [0:31] Receive and transmit FIFO data
			} fifo;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32SDIOState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_sdio_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32SDIOState *state = STM32_SDIO_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.power = cm_object_get_child_by_name(obj, "POWER");
	state->f4.reg.clkcr = cm_object_get_child_by_name(obj, "CLKCR");
	state->f4.reg.arg = cm_object_get_child_by_name(obj, "ARG");
	state->f4.reg.cmd = cm_object_get_child_by_name(obj, "CMD");
	state->f4.reg.respcmd = cm_object_get_child_by_name(obj, "RESPCMD");
	state->f4.reg.resp1 = cm_object_get_child_by_name(obj, "RESP1");
	state->f4.reg.resp2 = cm_object_get_child_by_name(obj, "RESP2");
	state->f4.reg.resp3 = cm_object_get_child_by_name(obj, "RESP3");
	state->f4.reg.resp4 = cm_object_get_child_by_name(obj, "RESP4");
	state->f4.reg.dtimer = cm_object_get_child_by_name(obj, "DTIMER");
	state->f4.reg.dlen = cm_object_get_child_by_name(obj, "DLEN");
	state->f4.reg.dctrl = cm_object_get_child_by_name(obj, "DCTRL");
	state->f4.reg.dcount = cm_object_get_child_by_name(obj, "DCOUNT");
	state->f4.reg.sta = cm_object_get_child_by_name(obj, "STA");
	state->f4.reg.icr = cm_object_get_child_by_name(obj, "ICR");
	state->f4.reg.mask = cm_object_get_child_by_name(obj, "MASK");
	state->f4.reg.fifocnt = cm_object_get_child_by_name(obj, "FIFOCNT");
	state->f4.reg.fifo = cm_object_get_child_by_name(obj, "FIFO");

	// POWER bitfields.
	state->f4.fld.power.pwrctrl = cm_object_get_child_by_name(state->f4.reg.power, "PWRCTRL");

	// CLKCR bitfields.
	state->f4.fld.clkcr.clkdiv = cm_object_get_child_by_name(state->f4.reg.clkcr, "CLKDIV");
	state->f4.fld.clkcr.clken = cm_object_get_child_by_name(state->f4.reg.clkcr, "CLKEN");
	state->f4.fld.clkcr.pwrsav = cm_object_get_child_by_name(state->f4.reg.clkcr, "PWRSAV");
	state->f4.fld.clkcr.bypass = cm_object_get_child_by_name(state->f4.reg.clkcr, "BYPASS");
	state->f4.fld.clkcr.widbus = cm_object_get_child_by_name(state->f4.reg.clkcr, "WIDBUS");
	state->f4.fld.clkcr.negedge = cm_object_get_child_by_name(state->f4.reg.clkcr, "NEGEDGE");
	state->f4.fld.clkcr.hwfc_en = cm_object_get_child_by_name(state->f4.reg.clkcr, "HWFC_EN");

	// ARG bitfields.
	state->f4.fld.arg.cmdarg = cm_object_get_child_by_name(state->f4.reg.arg, "CMDARG");

	// CMD bitfields.
	state->f4.fld.cmd.cmdindex = cm_object_get_child_by_name(state->f4.reg.cmd, "CMDINDEX");
	state->f4.fld.cmd.waitresp = cm_object_get_child_by_name(state->f4.reg.cmd, "WAITRESP");
	state->f4.fld.cmd.waitint = cm_object_get_child_by_name(state->f4.reg.cmd, "WAITINT");
	state->f4.fld.cmd.waitpend = cm_object_get_child_by_name(state->f4.reg.cmd, "WAITPEND");
	state->f4.fld.cmd.cpsmen = cm_object_get_child_by_name(state->f4.reg.cmd, "CPSMEN");
	state->f4.fld.cmd.sdiosuspend = cm_object_get_child_by_name(state->f4.reg.cmd, "SDIOSuspend");
	state->f4.fld.cmd.encmdcompl = cm_object_get_child_by_name(state->f4.reg.cmd, "ENCMDcompl");
	state->f4.fld.cmd.nien = cm_object_get_child_by_name(state->f4.reg.cmd, "nIEN");
	state->f4.fld.cmd.ce_atacmd = cm_object_get_child_by_name(state->f4.reg.cmd, "CE_ATACMD");

	// RESPCMD bitfields.
	state->f4.fld.respcmd.respcmd = cm_object_get_child_by_name(state->f4.reg.respcmd, "RESPCMD");

	// RESP1 bitfields.
	state->f4.fld.resp1.cardstatus1 = cm_object_get_child_by_name(state->f4.reg.resp1, "CARDSTATUS1");

	// RESP2 bitfields.
	state->f4.fld.resp2.cardstatus2 = cm_object_get_child_by_name(state->f4.reg.resp2, "CARDSTATUS2");

	// RESP3 bitfields.
	state->f4.fld.resp3.cardstatus3 = cm_object_get_child_by_name(state->f4.reg.resp3, "CARDSTATUS3");

	// RESP4 bitfields.
	state->f4.fld.resp4.cardstatus4 = cm_object_get_child_by_name(state->f4.reg.resp4, "CARDSTATUS4");

	// DTIMER bitfields.
	state->f4.fld.dtimer.datatime = cm_object_get_child_by_name(state->f4.reg.dtimer, "DATATIME");

	// DLEN bitfields.
	state->f4.fld.dlen.datalength = cm_object_get_child_by_name(state->f4.reg.dlen, "DATALENGTH");

	// DCTRL bitfields.
	state->f4.fld.dctrl.dten = cm_object_get_child_by_name(state->f4.reg.dctrl, "DTEN");
	state->f4.fld.dctrl.dtdir = cm_object_get_child_by_name(state->f4.reg.dctrl, "DTDIR");
	state->f4.fld.dctrl.dtmode = cm_object_get_child_by_name(state->f4.reg.dctrl, "DTMODE");
	state->f4.fld.dctrl.dmaen = cm_object_get_child_by_name(state->f4.reg.dctrl, "DMAEN");
	state->f4.fld.dctrl.dblocksize = cm_object_get_child_by_name(state->f4.reg.dctrl, "DBLOCKSIZE");
	state->f4.fld.dctrl.rwstart = cm_object_get_child_by_name(state->f4.reg.dctrl, "RWSTART");
	state->f4.fld.dctrl.rwstop = cm_object_get_child_by_name(state->f4.reg.dctrl, "RWSTOP");
	state->f4.fld.dctrl.rwmod = cm_object_get_child_by_name(state->f4.reg.dctrl, "RWMOD");
	state->f4.fld.dctrl.sdioen = cm_object_get_child_by_name(state->f4.reg.dctrl, "SDIOEN");

	// DCOUNT bitfields.
	state->f4.fld.dcount.datacount = cm_object_get_child_by_name(state->f4.reg.dcount, "DATACOUNT");

	// STA bitfields.
	state->f4.fld.sta.ccrcfail = cm_object_get_child_by_name(state->f4.reg.sta, "CCRCFAIL");
	state->f4.fld.sta.dcrcfail = cm_object_get_child_by_name(state->f4.reg.sta, "DCRCFAIL");
	state->f4.fld.sta.ctimeout = cm_object_get_child_by_name(state->f4.reg.sta, "CTIMEOUT");
	state->f4.fld.sta.dtimeout = cm_object_get_child_by_name(state->f4.reg.sta, "DTIMEOUT");
	state->f4.fld.sta.txunderr = cm_object_get_child_by_name(state->f4.reg.sta, "TXUNDERR");
	state->f4.fld.sta.rxoverr = cm_object_get_child_by_name(state->f4.reg.sta, "RXOVERR");
	state->f4.fld.sta.cmdrend = cm_object_get_child_by_name(state->f4.reg.sta, "CMDREND");
	state->f4.fld.sta.cmdsent = cm_object_get_child_by_name(state->f4.reg.sta, "CMDSENT");
	state->f4.fld.sta.dataend = cm_object_get_child_by_name(state->f4.reg.sta, "DATAEND");
	state->f4.fld.sta.stbiterr = cm_object_get_child_by_name(state->f4.reg.sta, "STBITERR");
	state->f4.fld.sta.dbckend = cm_object_get_child_by_name(state->f4.reg.sta, "DBCKEND");
	state->f4.fld.sta.cmdact = cm_object_get_child_by_name(state->f4.reg.sta, "CMDACT");
	state->f4.fld.sta.txact = cm_object_get_child_by_name(state->f4.reg.sta, "TXACT");
	state->f4.fld.sta.rxact = cm_object_get_child_by_name(state->f4.reg.sta, "RXACT");
	state->f4.fld.sta.txfifohe = cm_object_get_child_by_name(state->f4.reg.sta, "TXFIFOHE");
	state->f4.fld.sta.rxfifohf = cm_object_get_child_by_name(state->f4.reg.sta, "RXFIFOHF");
	state->f4.fld.sta.txfifof = cm_object_get_child_by_name(state->f4.reg.sta, "TXFIFOF");
	state->f4.fld.sta.rxfifof = cm_object_get_child_by_name(state->f4.reg.sta, "RXFIFOF");
	state->f4.fld.sta.txfifoe = cm_object_get_child_by_name(state->f4.reg.sta, "TXFIFOE");
	state->f4.fld.sta.rxfifoe = cm_object_get_child_by_name(state->f4.reg.sta, "RXFIFOE");
	state->f4.fld.sta.txdavl = cm_object_get_child_by_name(state->f4.reg.sta, "TXDAVL");
	state->f4.fld.sta.rxdavl = cm_object_get_child_by_name(state->f4.reg.sta, "RXDAVL");
	state->f4.fld.sta.sdioit = cm_object_get_child_by_name(state->f4.reg.sta, "SDIOIT");
	state->f4.fld.sta.ceataend = cm_object_get_child_by_name(state->f4.reg.sta, "CEATAEND");

	// ICR bitfields.
	state->f4.fld.icr.ccrcfailc = cm_object_get_child_by_name(state->f4.reg.icr, "CCRCFAILC");
	state->f4.fld.icr.dcrcfailc = cm_object_get_child_by_name(state->f4.reg.icr, "DCRCFAILC");
	state->f4.fld.icr.ctimeoutc = cm_object_get_child_by_name(state->f4.reg.icr, "CTIMEOUTC");
	state->f4.fld.icr.dtimeoutc = cm_object_get_child_by_name(state->f4.reg.icr, "DTIMEOUTC");
	state->f4.fld.icr.txunderrc = cm_object_get_child_by_name(state->f4.reg.icr, "TXUNDERRC");
	state->f4.fld.icr.rxoverrc = cm_object_get_child_by_name(state->f4.reg.icr, "RXOVERRC");
	state->f4.fld.icr.cmdrendc = cm_object_get_child_by_name(state->f4.reg.icr, "CMDRENDC");
	state->f4.fld.icr.cmdsentc = cm_object_get_child_by_name(state->f4.reg.icr, "CMDSENTC");
	state->f4.fld.icr.dataendc = cm_object_get_child_by_name(state->f4.reg.icr, "DATAENDC");
	state->f4.fld.icr.stbiterrc = cm_object_get_child_by_name(state->f4.reg.icr, "STBITERRC");
	state->f4.fld.icr.dbckendc = cm_object_get_child_by_name(state->f4.reg.icr, "DBCKENDC");
	state->f4.fld.icr.sdioitc = cm_object_get_child_by_name(state->f4.reg.icr, "SDIOITC");
	state->f4.fld.icr.ceataendc = cm_object_get_child_by_name(state->f4.reg.icr, "CEATAENDC");

	// MASK bitfields.
	state->f4.fld.mask.ccrcfailie = cm_object_get_child_by_name(state->f4.reg.mask, "CCRCFAILIE");
	state->f4.fld.mask.dcrcfailie = cm_object_get_child_by_name(state->f4.reg.mask, "DCRCFAILIE");
	state->f4.fld.mask.ctimeoutie = cm_object_get_child_by_name(state->f4.reg.mask, "CTIMEOUTIE");
	state->f4.fld.mask.dtimeoutie = cm_object_get_child_by_name(state->f4.reg.mask, "DTIMEOUTIE");
	state->f4.fld.mask.txunderrie = cm_object_get_child_by_name(state->f4.reg.mask, "TXUNDERRIE");
	state->f4.fld.mask.rxoverrie = cm_object_get_child_by_name(state->f4.reg.mask, "RXOVERRIE");
	state->f4.fld.mask.cmdrendie = cm_object_get_child_by_name(state->f4.reg.mask, "CMDRENDIE");
	state->f4.fld.mask.cmdsentie = cm_object_get_child_by_name(state->f4.reg.mask, "CMDSENTIE");
	state->f4.fld.mask.dataendie = cm_object_get_child_by_name(state->f4.reg.mask, "DATAENDIE");
	state->f4.fld.mask.stbiterrie = cm_object_get_child_by_name(state->f4.reg.mask, "STBITERRIE");
	state->f4.fld.mask.dbckendie = cm_object_get_child_by_name(state->f4.reg.mask, "DBCKENDIE");
	state->f4.fld.mask.cmdactie = cm_object_get_child_by_name(state->f4.reg.mask, "CMDACTIE");
	state->f4.fld.mask.txactie = cm_object_get_child_by_name(state->f4.reg.mask, "TXACTIE");
	state->f4.fld.mask.rxactie = cm_object_get_child_by_name(state->f4.reg.mask, "RXACTIE");
	state->f4.fld.mask.txfifoheie = cm_object_get_child_by_name(state->f4.reg.mask, "TXFIFOHEIE");
	state->f4.fld.mask.rxfifohfie = cm_object_get_child_by_name(state->f4.reg.mask, "RXFIFOHFIE");
	state->f4.fld.mask.txfifofie = cm_object_get_child_by_name(state->f4.reg.mask, "TXFIFOFIE");
	state->f4.fld.mask.rxfifofie = cm_object_get_child_by_name(state->f4.reg.mask, "RXFIFOFIE");
	state->f4.fld.mask.txfifoeie = cm_object_get_child_by_name(state->f4.reg.mask, "TXFIFOEIE");
	state->f4.fld.mask.rxfifoeie = cm_object_get_child_by_name(state->f4.reg.mask, "RXFIFOEIE");
	state->f4.fld.mask.txdavlie = cm_object_get_child_by_name(state->f4.reg.mask, "TXDAVLIE");
	state->f4.fld.mask.rxdavlie = cm_object_get_child_by_name(state->f4.reg.mask, "RXDAVLIE");
	state->f4.fld.mask.sdioitie = cm_object_get_child_by_name(state->f4.reg.mask, "SDIOITIE");
	state->f4.fld.mask.ceataendie = cm_object_get_child_by_name(state->f4.reg.mask, "CEATAENDIE");

	// FIFOCNT bitfields.
	state->f4.fld.fifocnt.fifocount = cm_object_get_child_by_name(state->f4.reg.fifocnt, "FIFOCOUNT");

	// FIFO bitfields.
	state->f4.fld.fifo.fifodata = cm_object_get_child_by_name(state->f4.reg.fifo, "FIFOData");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// ADC1 (Analog-to-digital converter) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 ADC1 (Analog-to-digital converter) registers.
		struct {
			Object *sr; // 0x0 Status register
			Object *cr1; // 0x4 Control register 1
			Object *cr2; // 0x8 Control register 2
			Object *smpr1; // 0xC Sample time register 1
			Object *smpr2; // 0x10 Sample time register 2
			Object *jofr1; // 0x14 Injected channel data offset register x
			Object *jofr2; // 0x18 Injected channel data offset register x
			Object *jofr3; // 0x1C Injected channel data offset register x
			Object *jofr4; // 0x20 Injected channel data offset register x
			Object *htr; // 0x24 Watchdog higher threshold register
			Object *ltr; // 0x28 Watchdog lower threshold register
			Object *sqr1; // 0x2C Regular sequence register 1
			Object *sqr2; // 0x30 Regular sequence register 2
			Object *sqr3; // 0x34 Regular sequence register 3
			Object *jsqr; // 0x38 Injected sequence register
			Object *jdr1; // 0x3C Injected data register x
			Object *jdr2; // 0x40 Injected data register x
			Object *jdr3; // 0x44 Injected data register x
			Object *jdr4; // 0x48 Injected data register x
			Object *dr; // 0x4C Regular data register
		} reg;

		struct {

			// SR (Status register) bitfields.
			struct {
				Object *awd; // [0:0] Analog watchdog flag
				Object *eoc; // [1:1] Regular channel end of conversion
				Object *jeoc; // [2:2] Injected channel end of conversion
				Object *jstrt; // [3:3] Injected channel start flag
				Object *strt; // [4:4] Regular channel start flag
				Object *ovr; // [5:5] Overrun
			} sr;

			// CR1 (Control register 1) bitfields.
			struct {
				Object *awdch; // [0:4] Analog watchdog channel select bits
				Object *eocie; // [5:5] Interrupt enable for EOC
				Object *awdie; // [6:6] Analog watchdog interrupt enable
				Object *jeocie; // [7:7] Interrupt enable for injected channels
				Object *scan; // [8:8] Scan mode
				Object *awdsgl; // [9:9] Enable the watchdog on a single channel in scan mode
				Object *jauto; // [10:10] Automatic injected group conversion
				Object *discen; // [11:11] Discontinuous mode on regular channels
				Object *jdiscen; // [12:12] Discontinuous mode on injected channels
				Object *discnum; // [13:15] Discontinuous mode channel count
				Object *jawden; // [22:22] Analog watchdog enable on injected channels
				Object *awden; // [23:23] Analog watchdog enable on regular channels
				Object *res; // [24:25] Resolution
				Object *ovrie; // [26:26] Overrun interrupt enable
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *adon; // [0:0] A/D Converter ON / OFF
				Object *cont; // [1:1] Continuous conversion
				Object *dma; // [8:8] Direct memory access mode (for single ADC mode)
				Object *dds; // [9:9] DMA disable selection (for single ADC mode)
				Object *eocs; // [10:10] End of conversion selection
				Object *align; // [11:11] Data alignment
				Object *jextsel; // [16:19] External event select for injected group
				Object *jexten; // [20:21] External trigger enable for injected channels
				Object *jswstart; // [22:22] Start conversion of injected channels
				Object *extsel; // [24:27] External event select for regular group
				Object *exten; // [28:29] External trigger enable for regular channels
				Object *swstart; // [30:30] Start conversion of regular channels
			} cr2;

			// SMPR1 (Sample time register 1) bitfields.
			struct {
				Object *smpx_x; // [0:31] Sample time bits
			} smpr1;

			// SMPR2 (Sample time register 2) bitfields.
			struct {
				Object *smpx_x; // [0:31] Sample time bits
			} smpr2;

			// JOFR1 (Injected channel data offset register x) bitfields.
			struct {
				Object *joffset1; // [0:11] Data offset for injected channel x
			} jofr1;

			// JOFR2 (Injected channel data offset register x) bitfields.
			struct {
				Object *joffset2; // [0:11] Data offset for injected channel x
			} jofr2;

			// JOFR3 (Injected channel data offset register x) bitfields.
			struct {
				Object *joffset3; // [0:11] Data offset for injected channel x
			} jofr3;

			// JOFR4 (Injected channel data offset register x) bitfields.
			struct {
				Object *joffset4; // [0:11] Data offset for injected channel x
			} jofr4;

			// HTR (Watchdog higher threshold register) bitfields.
			struct {
				Object *ht; // [0:11] Analog watchdog higher threshold
			} htr;

			// LTR (Watchdog lower threshold register) bitfields.
			struct {
				Object *lt; // [0:11] Analog watchdog lower threshold
			} ltr;

			// SQR1 (Regular sequence register 1) bitfields.
			struct {
				Object *sq13; // [0:4] 13th conversion in regular sequence
				Object *sq14; // [5:9] 14th conversion in regular sequence
				Object *sq15; // [10:14] 15th conversion in regular sequence
				Object *sq16; // [15:19] 16th conversion in regular sequence
				Object *l; // [20:23] Regular channel sequence length
			} sqr1;

			// SQR2 (Regular sequence register 2) bitfields.
			struct {
				Object *sq7; // [0:4] 7th conversion in regular sequence
				Object *sq8; // [5:9] 8th conversion in regular sequence
				Object *sq9; // [10:14] 9th conversion in regular sequence
				Object *sq10; // [15:19] 10th conversion in regular sequence
				Object *sq11; // [20:24] 11th conversion in regular sequence
				Object *sq12; // [25:29] 12th conversion in regular sequence
			} sqr2;

			// SQR3 (Regular sequence register 3) bitfields.
			struct {
				Object *sq1; // [0:4] 1st conversion in regular sequence
				Object *sq2; // [5:9] 2nd conversion in regular sequence
				Object *sq3; // [10:14] 3rd conversion in regular sequence
				Object *sq4; // [15:19] 4th conversion in regular sequence
				Object *sq5; // [20:24] 5th conversion in regular sequence
				Object *sq6; // [25:29] 6th conversion in regular sequence
			} sqr3;

			// JSQR (Injected sequence register) bitfields.
			struct {
				Object *jsq1; // [0:4] 1st conversion in injected sequence
				Object *jsq2; // [5:9] 2nd conversion in injected sequence
				Object *jsq3; // [10:14] 3rd conversion in injected sequence
				Object *jsq4; // [15:19] 4th conversion in injected sequence
				Object *jl; // [20:21] Injected sequence length
			} jsqr;

			// JDR1 (Injected data register x) bitfields.
			struct {
				Object *jdata; // [0:15] Injected data
			} jdr1;

			// JDR2 (Injected data register x) bitfields.
			struct {
				Object *jdata; // [0:15] Injected data
			} jdr2;

			// JDR3 (Injected data register x) bitfields.
			struct {
				Object *jdata; // [0:15] Injected data
			} jdr3;

			// JDR4 (Injected data register x) bitfields.
			struct {
				Object *jdata; // [0:15] Injected data
			} jdr4;

			// DR (Regular data register) bitfields.
			struct {
				Object *data; // [0:15] Regular data
			} dr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32ADC1State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_adc1_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32ADC1State *state = STM32_ADC1_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smpr1 = cm_object_get_child_by_name(obj, "SMPR1");
	state->f4.reg.smpr2 = cm_object_get_child_by_name(obj, "SMPR2");
	state->f4.reg.jofr1 = cm_object_get_child_by_name(obj, "JOFR1");
	state->f4.reg.jofr2 = cm_object_get_child_by_name(obj, "JOFR2");
	state->f4.reg.jofr3 = cm_object_get_child_by_name(obj, "JOFR3");
	state->f4.reg.jofr4 = cm_object_get_child_by_name(obj, "JOFR4");
	state->f4.reg.htr = cm_object_get_child_by_name(obj, "HTR");
	state->f4.reg.ltr = cm_object_get_child_by_name(obj, "LTR");
	state->f4.reg.sqr1 = cm_object_get_child_by_name(obj, "SQR1");
	state->f4.reg.sqr2 = cm_object_get_child_by_name(obj, "SQR2");
	state->f4.reg.sqr3 = cm_object_get_child_by_name(obj, "SQR3");
	state->f4.reg.jsqr = cm_object_get_child_by_name(obj, "JSQR");
	state->f4.reg.jdr1 = cm_object_get_child_by_name(obj, "JDR1");
	state->f4.reg.jdr2 = cm_object_get_child_by_name(obj, "JDR2");
	state->f4.reg.jdr3 = cm_object_get_child_by_name(obj, "JDR3");
	state->f4.reg.jdr4 = cm_object_get_child_by_name(obj, "JDR4");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");

	// SR bitfields.
	state->f4.fld.sr.awd = cm_object_get_child_by_name(state->f4.reg.sr, "AWD");
	state->f4.fld.sr.eoc = cm_object_get_child_by_name(state->f4.reg.sr, "EOC");
	state->f4.fld.sr.jeoc = cm_object_get_child_by_name(state->f4.reg.sr, "JEOC");
	state->f4.fld.sr.jstrt = cm_object_get_child_by_name(state->f4.reg.sr, "JSTRT");
	state->f4.fld.sr.strt = cm_object_get_child_by_name(state->f4.reg.sr, "STRT");
	state->f4.fld.sr.ovr = cm_object_get_child_by_name(state->f4.reg.sr, "OVR");

	// CR1 bitfields.
	state->f4.fld.cr1.awdch = cm_object_get_child_by_name(state->f4.reg.cr1, "AWDCH");
	state->f4.fld.cr1.eocie = cm_object_get_child_by_name(state->f4.reg.cr1, "EOCIE");
	state->f4.fld.cr1.awdie = cm_object_get_child_by_name(state->f4.reg.cr1, "AWDIE");
	state->f4.fld.cr1.jeocie = cm_object_get_child_by_name(state->f4.reg.cr1, "JEOCIE");
	state->f4.fld.cr1.scan = cm_object_get_child_by_name(state->f4.reg.cr1, "SCAN");
	state->f4.fld.cr1.awdsgl = cm_object_get_child_by_name(state->f4.reg.cr1, "AWDSGL");
	state->f4.fld.cr1.jauto = cm_object_get_child_by_name(state->f4.reg.cr1, "JAUTO");
	state->f4.fld.cr1.discen = cm_object_get_child_by_name(state->f4.reg.cr1, "DISCEN");
	state->f4.fld.cr1.jdiscen = cm_object_get_child_by_name(state->f4.reg.cr1, "JDISCEN");
	state->f4.fld.cr1.discnum = cm_object_get_child_by_name(state->f4.reg.cr1, "DISCNUM");
	state->f4.fld.cr1.jawden = cm_object_get_child_by_name(state->f4.reg.cr1, "JAWDEN");
	state->f4.fld.cr1.awden = cm_object_get_child_by_name(state->f4.reg.cr1, "AWDEN");
	state->f4.fld.cr1.res = cm_object_get_child_by_name(state->f4.reg.cr1, "RES");
	state->f4.fld.cr1.ovrie = cm_object_get_child_by_name(state->f4.reg.cr1, "OVRIE");

	// CR2 bitfields.
	state->f4.fld.cr2.adon = cm_object_get_child_by_name(state->f4.reg.cr2, "ADON");
	state->f4.fld.cr2.cont = cm_object_get_child_by_name(state->f4.reg.cr2, "CONT");
	state->f4.fld.cr2.dma = cm_object_get_child_by_name(state->f4.reg.cr2, "DMA");
	state->f4.fld.cr2.dds = cm_object_get_child_by_name(state->f4.reg.cr2, "DDS");
	state->f4.fld.cr2.eocs = cm_object_get_child_by_name(state->f4.reg.cr2, "EOCS");
	state->f4.fld.cr2.align = cm_object_get_child_by_name(state->f4.reg.cr2, "ALIGN");
	state->f4.fld.cr2.jextsel = cm_object_get_child_by_name(state->f4.reg.cr2, "JEXTSEL");
	state->f4.fld.cr2.jexten = cm_object_get_child_by_name(state->f4.reg.cr2, "JEXTEN");
	state->f4.fld.cr2.jswstart = cm_object_get_child_by_name(state->f4.reg.cr2, "JSWSTART");
	state->f4.fld.cr2.extsel = cm_object_get_child_by_name(state->f4.reg.cr2, "EXTSEL");
	state->f4.fld.cr2.exten = cm_object_get_child_by_name(state->f4.reg.cr2, "EXTEN");
	state->f4.fld.cr2.swstart = cm_object_get_child_by_name(state->f4.reg.cr2, "SWSTART");

	// SMPR1 bitfields.
	state->f4.fld.smpr1.smpx_x = cm_object_get_child_by_name(state->f4.reg.smpr1, "SMPx_x");

	// SMPR2 bitfields.
	state->f4.fld.smpr2.smpx_x = cm_object_get_child_by_name(state->f4.reg.smpr2, "SMPx_x");

	// JOFR1 bitfields.
	state->f4.fld.jofr1.joffset1 = cm_object_get_child_by_name(state->f4.reg.jofr1, "JOFFSET1");

	// JOFR2 bitfields.
	state->f4.fld.jofr2.joffset2 = cm_object_get_child_by_name(state->f4.reg.jofr2, "JOFFSET2");

	// JOFR3 bitfields.
	state->f4.fld.jofr3.joffset3 = cm_object_get_child_by_name(state->f4.reg.jofr3, "JOFFSET3");

	// JOFR4 bitfields.
	state->f4.fld.jofr4.joffset4 = cm_object_get_child_by_name(state->f4.reg.jofr4, "JOFFSET4");

	// HTR bitfields.
	state->f4.fld.htr.ht = cm_object_get_child_by_name(state->f4.reg.htr, "HT");

	// LTR bitfields.
	state->f4.fld.ltr.lt = cm_object_get_child_by_name(state->f4.reg.ltr, "LT");

	// SQR1 bitfields.
	state->f4.fld.sqr1.sq13 = cm_object_get_child_by_name(state->f4.reg.sqr1, "SQ13");
	state->f4.fld.sqr1.sq14 = cm_object_get_child_by_name(state->f4.reg.sqr1, "SQ14");
	state->f4.fld.sqr1.sq15 = cm_object_get_child_by_name(state->f4.reg.sqr1, "SQ15");
	state->f4.fld.sqr1.sq16 = cm_object_get_child_by_name(state->f4.reg.sqr1, "SQ16");
	state->f4.fld.sqr1.l = cm_object_get_child_by_name(state->f4.reg.sqr1, "L");

	// SQR2 bitfields.
	state->f4.fld.sqr2.sq7 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ7");
	state->f4.fld.sqr2.sq8 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ8");
	state->f4.fld.sqr2.sq9 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ9");
	state->f4.fld.sqr2.sq10 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ10");
	state->f4.fld.sqr2.sq11 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ11");
	state->f4.fld.sqr2.sq12 = cm_object_get_child_by_name(state->f4.reg.sqr2, "SQ12");

	// SQR3 bitfields.
	state->f4.fld.sqr3.sq1 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ1");
	state->f4.fld.sqr3.sq2 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ2");
	state->f4.fld.sqr3.sq3 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ3");
	state->f4.fld.sqr3.sq4 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ4");
	state->f4.fld.sqr3.sq5 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ5");
	state->f4.fld.sqr3.sq6 = cm_object_get_child_by_name(state->f4.reg.sqr3, "SQ6");

	// JSQR bitfields.
	state->f4.fld.jsqr.jsq1 = cm_object_get_child_by_name(state->f4.reg.jsqr, "JSQ1");
	state->f4.fld.jsqr.jsq2 = cm_object_get_child_by_name(state->f4.reg.jsqr, "JSQ2");
	state->f4.fld.jsqr.jsq3 = cm_object_get_child_by_name(state->f4.reg.jsqr, "JSQ3");
	state->f4.fld.jsqr.jsq4 = cm_object_get_child_by_name(state->f4.reg.jsqr, "JSQ4");
	state->f4.fld.jsqr.jl = cm_object_get_child_by_name(state->f4.reg.jsqr, "JL");

	// JDR1 bitfields.
	state->f4.fld.jdr1.jdata = cm_object_get_child_by_name(state->f4.reg.jdr1, "JDATA");

	// JDR2 bitfields.
	state->f4.fld.jdr2.jdata = cm_object_get_child_by_name(state->f4.reg.jdr2, "JDATA");

	// JDR3 bitfields.
	state->f4.fld.jdr3.jdata = cm_object_get_child_by_name(state->f4.reg.jdr3, "JDATA");

	// JDR4 bitfields.
	state->f4.fld.jdr4.jdata = cm_object_get_child_by_name(state->f4.reg.jdr4, "JDATA");

	// DR bitfields.
	state->f4.fld.dr.data = cm_object_get_child_by_name(state->f4.reg.dr, "DATA");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// USART6 (Universal synchronous asynchronous receiver transmitter) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 USART6 (Universal synchronous asynchronous receiver transmitter) registers.
		struct {
			Object *sr; // 0x0 Status register
			Object *dr; // 0x4 Data register
			Object *brr; // 0x8 Baud rate register
			Object *cr1; // 0xC Control register 1
			Object *cr2; // 0x10 Control register 2
			Object *cr3; // 0x14 Control register 3
			Object *gtpr; // 0x18 Guard time and prescaler register
		} reg;

		struct {

			// SR (Status register) bitfields.
			struct {
				Object *pe; // [0:0] Parity error
				Object *fe; // [1:1] Framing error
				Object *nf; // [2:2] Noise detected flag
				Object *ore; // [3:3] Overrun error
				Object *idle; // [4:4] IDLE line detected
				Object *rxne; // [5:5] Read data register not empty
				Object *tc; // [6:6] Transmission complete
				Object *txe; // [7:7] Transmit data register empty
				Object *lbd; // [8:8] LIN break detection flag
				Object *cts; // [9:9] CTS flag
			} sr;

			// DR (Data register) bitfields.
			struct {
				Object *dr; // [0:8] Data value
			} dr;

			// BRR (Baud rate register) bitfields.
			struct {
				Object *div_fraction; // [0:3] Fraction of USARTDIV
				Object *div_mantissa; // [4:15] Mantissa of USARTDIV
			} brr;

			// CR1 (Control register 1) bitfields.
			struct {
				Object *sbk; // [0:0] Send break
				Object *rwu; // [1:1] Receiver wakeup
				Object *re; // [2:2] Receiver enable
				Object *te; // [3:3] Transmitter enable
				Object *idleie; // [4:4] IDLE interrupt enable
				Object *rxneie; // [5:5] RXNE interrupt enable
				Object *tcie; // [6:6] Transmission complete interrupt enable
				Object *txeie; // [7:7] TXE interrupt enable
				Object *peie; // [8:8] PE interrupt enable
				Object *ps; // [9:9] Parity selection
				Object *pce; // [10:10] Parity control enable
				Object *wake; // [11:11] Wakeup method
				Object *m; // [12:12] Word length
				Object *ue; // [13:13] USART enable
				Object *over8; // [15:15] Oversampling mode
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *add; // [0:3] Address of the USART node
				Object *lbdl; // [5:5] Lin break detection length
				Object *lbdie; // [6:6] LIN break detection interrupt enable
				Object *lbcl; // [8:8] Last bit clock pulse
				Object *cpha; // [9:9] Clock phase
				Object *cpol; // [10:10] Clock polarity
				Object *clken; // [11:11] Clock enable
				Object *stop; // [12:13] STOP bits
				Object *linen; // [14:14] LIN mode enable
			} cr2;

			// CR3 (Control register 3) bitfields.
			struct {
				Object *eie; // [0:0] Error interrupt enable
				Object *iren; // [1:1] IrDA mode enable
				Object *irlp; // [2:2] IrDA low-power
				Object *hdsel; // [3:3] Half-duplex selection
				Object *nack; // [4:4] Smartcard NACK enable
				Object *scen; // [5:5] Smartcard mode enable
				Object *dmar; // [6:6] DMA enable receiver
				Object *dmat; // [7:7] DMA enable transmitter
				Object *rtse; // [8:8] RTS enable
				Object *ctse; // [9:9] CTS enable
				Object *ctsie; // [10:10] CTS interrupt enable
				Object *onebit; // [11:11] One sample bit method enable
			} cr3;

			// GTPR (Guard time and prescaler register) bitfields.
			struct {
				Object *psc; // [0:7] Prescaler value
				Object *gt; // [8:15] Guard time value
			} gtpr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32USART6State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_usart6_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32USART6State *state = STM32_USART6_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.brr = cm_object_get_child_by_name(obj, "BRR");
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.cr3 = cm_object_get_child_by_name(obj, "CR3");
	state->f4.reg.gtpr = cm_object_get_child_by_name(obj, "GTPR");

	// SR bitfields.
	state->f4.fld.sr.pe = cm_object_get_child_by_name(state->f4.reg.sr, "PE");
	state->f4.fld.sr.fe = cm_object_get_child_by_name(state->f4.reg.sr, "FE");
	state->f4.fld.sr.nf = cm_object_get_child_by_name(state->f4.reg.sr, "NF");
	state->f4.fld.sr.ore = cm_object_get_child_by_name(state->f4.reg.sr, "ORE");
	state->f4.fld.sr.idle = cm_object_get_child_by_name(state->f4.reg.sr, "IDLE");
	state->f4.fld.sr.rxne = cm_object_get_child_by_name(state->f4.reg.sr, "RXNE");
	state->f4.fld.sr.tc = cm_object_get_child_by_name(state->f4.reg.sr, "TC");
	state->f4.fld.sr.txe = cm_object_get_child_by_name(state->f4.reg.sr, "TXE");
	state->f4.fld.sr.lbd = cm_object_get_child_by_name(state->f4.reg.sr, "LBD");
	state->f4.fld.sr.cts = cm_object_get_child_by_name(state->f4.reg.sr, "CTS");

	// DR bitfields.
	state->f4.fld.dr.dr = cm_object_get_child_by_name(state->f4.reg.dr, "DR");

	// BRR bitfields.
	state->f4.fld.brr.div_fraction = cm_object_get_child_by_name(state->f4.reg.brr, "DIV_Fraction");
	state->f4.fld.brr.div_mantissa = cm_object_get_child_by_name(state->f4.reg.brr, "DIV_Mantissa");

	// CR1 bitfields.
	state->f4.fld.cr1.sbk = cm_object_get_child_by_name(state->f4.reg.cr1, "SBK");
	state->f4.fld.cr1.rwu = cm_object_get_child_by_name(state->f4.reg.cr1, "RWU");
	state->f4.fld.cr1.re = cm_object_get_child_by_name(state->f4.reg.cr1, "RE");
	state->f4.fld.cr1.te = cm_object_get_child_by_name(state->f4.reg.cr1, "TE");
	state->f4.fld.cr1.idleie = cm_object_get_child_by_name(state->f4.reg.cr1, "IDLEIE");
	state->f4.fld.cr1.rxneie = cm_object_get_child_by_name(state->f4.reg.cr1, "RXNEIE");
	state->f4.fld.cr1.tcie = cm_object_get_child_by_name(state->f4.reg.cr1, "TCIE");
	state->f4.fld.cr1.txeie = cm_object_get_child_by_name(state->f4.reg.cr1, "TXEIE");
	state->f4.fld.cr1.peie = cm_object_get_child_by_name(state->f4.reg.cr1, "PEIE");
	state->f4.fld.cr1.ps = cm_object_get_child_by_name(state->f4.reg.cr1, "PS");
	state->f4.fld.cr1.pce = cm_object_get_child_by_name(state->f4.reg.cr1, "PCE");
	state->f4.fld.cr1.wake = cm_object_get_child_by_name(state->f4.reg.cr1, "WAKE");
	state->f4.fld.cr1.m = cm_object_get_child_by_name(state->f4.reg.cr1, "M");
	state->f4.fld.cr1.ue = cm_object_get_child_by_name(state->f4.reg.cr1, "UE");
	state->f4.fld.cr1.over8 = cm_object_get_child_by_name(state->f4.reg.cr1, "OVER8");

	// CR2 bitfields.
	state->f4.fld.cr2.add = cm_object_get_child_by_name(state->f4.reg.cr2, "ADD");
	state->f4.fld.cr2.lbdl = cm_object_get_child_by_name(state->f4.reg.cr2, "LBDL");
	state->f4.fld.cr2.lbdie = cm_object_get_child_by_name(state->f4.reg.cr2, "LBDIE");
	state->f4.fld.cr2.lbcl = cm_object_get_child_by_name(state->f4.reg.cr2, "LBCL");
	state->f4.fld.cr2.cpha = cm_object_get_child_by_name(state->f4.reg.cr2, "CPHA");
	state->f4.fld.cr2.cpol = cm_object_get_child_by_name(state->f4.reg.cr2, "CPOL");
	state->f4.fld.cr2.clken = cm_object_get_child_by_name(state->f4.reg.cr2, "CLKEN");
	state->f4.fld.cr2.stop = cm_object_get_child_by_name(state->f4.reg.cr2, "STOP");
	state->f4.fld.cr2.linen = cm_object_get_child_by_name(state->f4.reg.cr2, "LINEN");

	// CR3 bitfields.
	state->f4.fld.cr3.eie = cm_object_get_child_by_name(state->f4.reg.cr3, "EIE");
	state->f4.fld.cr3.iren = cm_object_get_child_by_name(state->f4.reg.cr3, "IREN");
	state->f4.fld.cr3.irlp = cm_object_get_child_by_name(state->f4.reg.cr3, "IRLP");
	state->f4.fld.cr3.hdsel = cm_object_get_child_by_name(state->f4.reg.cr3, "HDSEL");
	state->f4.fld.cr3.nack = cm_object_get_child_by_name(state->f4.reg.cr3, "NACK");
	state->f4.fld.cr3.scen = cm_object_get_child_by_name(state->f4.reg.cr3, "SCEN");
	state->f4.fld.cr3.dmar = cm_object_get_child_by_name(state->f4.reg.cr3, "DMAR");
	state->f4.fld.cr3.dmat = cm_object_get_child_by_name(state->f4.reg.cr3, "DMAT");
	state->f4.fld.cr3.rtse = cm_object_get_child_by_name(state->f4.reg.cr3, "RTSE");
	state->f4.fld.cr3.ctse = cm_object_get_child_by_name(state->f4.reg.cr3, "CTSE");
	state->f4.fld.cr3.ctsie = cm_object_get_child_by_name(state->f4.reg.cr3, "CTSIE");
	state->f4.fld.cr3.onebit = cm_object_get_child_by_name(state->f4.reg.cr3, "ONEBIT");

	// GTPR bitfields.
	state->f4.fld.gtpr.psc = cm_object_get_child_by_name(state->f4.reg.gtpr, "PSC");
	state->f4.fld.gtpr.gt = cm_object_get_child_by_name(state->f4.reg.gtpr, "GT");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DAC (Digital-to-analog converter) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 DAC (Digital-to-analog converter) registers.
		struct {
			Object *cr; // 0x0 Control register
			Object *swtrigr; // 0x4 Software trigger register
			Object *dhr12r1; // 0x8 Channel1 12-bit right-aligned data holding register
			Object *dhr12l1; // 0xC Channel1 12-bit left aligned data holding register
			Object *dhr8r1; // 0x10 Channel1 8-bit right aligned data holding register
			Object *dhr12r2; // 0x14 Channel2 12-bit right aligned data holding register
			Object *dhr12l2; // 0x18 Channel2 12-bit left aligned data holding register
			Object *dhr8r2; // 0x1C Channel2 8-bit right-aligned data holding register
			Object *dhr12rd; // 0x20 Dual DAC 12-bit right-aligned data holding register
			Object *dhr12ld; // 0x24 DUAL DAC 12-bit left aligned data holding register
			Object *dhr8rd; // 0x28 DUAL DAC 8-bit right aligned data holding register
			Object *dor1; // 0x2C Channel1 data output register
			Object *dor2; // 0x30 Channel2 data output register
			Object *sr; // 0x34 Status register
		} reg;

		struct {

			// CR (Control register) bitfields.
			struct {
				Object *en1; // [0:0] DAC channel1 enable
				Object *boff1; // [1:1] DAC channel1 output buffer disable
				Object *ten1; // [2:2] DAC channel1 trigger enable
				Object *tsel1; // [3:5] DAC channel1 trigger selection
				Object *wave1; // [6:7] DAC channel1 noise/triangle wave generation enable
				Object *mamp1; // [8:11] DAC channel1 mask/amplitude selector
				Object *dmaen1; // [12:12] DAC channel1 DMA enable
				Object *dmaudrie1; // [13:13] DAC channel1 DMA Underrun Interrupt enable
				Object *en2; // [16:16] DAC channel2 enable
				Object *boff2; // [17:17] DAC channel2 output buffer disable
				Object *ten2; // [18:18] DAC channel2 trigger enable
				Object *tsel2; // [19:21] DAC channel2 trigger selection
				Object *wave2; // [22:23] DAC channel2 noise/triangle wave generation enable
				Object *mamp2; // [24:27] DAC channel2 mask/amplitude selector
				Object *dmaen2; // [28:28] DAC channel2 DMA enable
				Object *dmaudrie2; // [29:29] DAC channel2 DMA underrun interrupt enable
			} cr;

			// SWTRIGR (Software trigger register) bitfields.
			struct {
				Object *swtrig1; // [0:0] DAC channel1 software trigger
				Object *swtrig2; // [1:1] DAC channel2 software trigger
			} swtrigr;

			// DHR12R1 (Channel1 12-bit right-aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [0:11] DAC channel1 12-bit right-aligned data
			} dhr12r1;

			// DHR12L1 (Channel1 12-bit left aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [4:15] DAC channel1 12-bit left-aligned data
			} dhr12l1;

			// DHR8R1 (Channel1 8-bit right aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [0:7] DAC channel1 8-bit right-aligned data
			} dhr8r1;

			// DHR12R2 (Channel2 12-bit right aligned data holding register) bitfields.
			struct {
				Object *dacc2dhr; // [0:11] DAC channel2 12-bit right-aligned data
			} dhr12r2;

			// DHR12L2 (Channel2 12-bit left aligned data holding register) bitfields.
			struct {
				Object *dacc2dhr; // [4:15] DAC channel2 12-bit left-aligned data
			} dhr12l2;

			// DHR8R2 (Channel2 8-bit right-aligned data holding register) bitfields.
			struct {
				Object *dacc2dhr; // [0:7] DAC channel2 8-bit right-aligned data
			} dhr8r2;

			// DHR12RD (Dual DAC 12-bit right-aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [0:11] DAC channel1 12-bit right-aligned data
				Object *dacc2dhr; // [16:27] DAC channel2 12-bit right-aligned data
			} dhr12rd;

			// DHR12LD (DUAL DAC 12-bit left aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [4:15] DAC channel1 12-bit left-aligned data
				Object *dacc2dhr; // [20:31] DAC channel2 12-bit left-aligned data
			} dhr12ld;

			// DHR8RD (DUAL DAC 8-bit right aligned data holding register) bitfields.
			struct {
				Object *dacc1dhr; // [0:7] DAC channel1 8-bit right-aligned data
				Object *dacc2dhr; // [8:15] DAC channel2 8-bit right-aligned data
			} dhr8rd;

			// DOR1 (Channel1 data output register) bitfields.
			struct {
				Object *dacc1dor; // [0:11] DAC channel1 data output
			} dor1;

			// DOR2 (Channel2 data output register) bitfields.
			struct {
				Object *dacc2dor; // [0:11] DAC channel2 data output
			} dor2;

			// SR (Status register) bitfields.
			struct {
				Object *dmaudr1; // [13:13] DAC channel1 DMA underrun flag
				Object *dmaudr2; // [29:29] DAC channel2 DMA underrun flag
			} sr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32DACState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_dac_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32DACState *state = STM32_DAC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.swtrigr = cm_object_get_child_by_name(obj, "SWTRIGR");
	state->f4.reg.dhr12r1 = cm_object_get_child_by_name(obj, "DHR12R1");
	state->f4.reg.dhr12l1 = cm_object_get_child_by_name(obj, "DHR12L1");
	state->f4.reg.dhr8r1 = cm_object_get_child_by_name(obj, "DHR8R1");
	state->f4.reg.dhr12r2 = cm_object_get_child_by_name(obj, "DHR12R2");
	state->f4.reg.dhr12l2 = cm_object_get_child_by_name(obj, "DHR12L2");
	state->f4.reg.dhr8r2 = cm_object_get_child_by_name(obj, "DHR8R2");
	state->f4.reg.dhr12rd = cm_object_get_child_by_name(obj, "DHR12RD");
	state->f4.reg.dhr12ld = cm_object_get_child_by_name(obj, "DHR12LD");
	state->f4.reg.dhr8rd = cm_object_get_child_by_name(obj, "DHR8RD");
	state->f4.reg.dor1 = cm_object_get_child_by_name(obj, "DOR1");
	state->f4.reg.dor2 = cm_object_get_child_by_name(obj, "DOR2");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");

	// CR bitfields.
	state->f4.fld.cr.en1 = cm_object_get_child_by_name(state->f4.reg.cr, "EN1");
	state->f4.fld.cr.boff1 = cm_object_get_child_by_name(state->f4.reg.cr, "BOFF1");
	state->f4.fld.cr.ten1 = cm_object_get_child_by_name(state->f4.reg.cr, "TEN1");
	state->f4.fld.cr.tsel1 = cm_object_get_child_by_name(state->f4.reg.cr, "TSEL1");
	state->f4.fld.cr.wave1 = cm_object_get_child_by_name(state->f4.reg.cr, "WAVE1");
	state->f4.fld.cr.mamp1 = cm_object_get_child_by_name(state->f4.reg.cr, "MAMP1");
	state->f4.fld.cr.dmaen1 = cm_object_get_child_by_name(state->f4.reg.cr, "DMAEN1");
	state->f4.fld.cr.dmaudrie1 = cm_object_get_child_by_name(state->f4.reg.cr, "DMAUDRIE1");
	state->f4.fld.cr.en2 = cm_object_get_child_by_name(state->f4.reg.cr, "EN2");
	state->f4.fld.cr.boff2 = cm_object_get_child_by_name(state->f4.reg.cr, "BOFF2");
	state->f4.fld.cr.ten2 = cm_object_get_child_by_name(state->f4.reg.cr, "TEN2");
	state->f4.fld.cr.tsel2 = cm_object_get_child_by_name(state->f4.reg.cr, "TSEL2");
	state->f4.fld.cr.wave2 = cm_object_get_child_by_name(state->f4.reg.cr, "WAVE2");
	state->f4.fld.cr.mamp2 = cm_object_get_child_by_name(state->f4.reg.cr, "MAMP2");
	state->f4.fld.cr.dmaen2 = cm_object_get_child_by_name(state->f4.reg.cr, "DMAEN2");
	state->f4.fld.cr.dmaudrie2 = cm_object_get_child_by_name(state->f4.reg.cr, "DMAUDRIE2");

	// SWTRIGR bitfields.
	state->f4.fld.swtrigr.swtrig1 = cm_object_get_child_by_name(state->f4.reg.swtrigr, "SWTRIG1");
	state->f4.fld.swtrigr.swtrig2 = cm_object_get_child_by_name(state->f4.reg.swtrigr, "SWTRIG2");

	// DHR12R1 bitfields.
	state->f4.fld.dhr12r1.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr12r1, "DACC1DHR");

	// DHR12L1 bitfields.
	state->f4.fld.dhr12l1.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr12l1, "DACC1DHR");

	// DHR8R1 bitfields.
	state->f4.fld.dhr8r1.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr8r1, "DACC1DHR");

	// DHR12R2 bitfields.
	state->f4.fld.dhr12r2.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr12r2, "DACC2DHR");

	// DHR12L2 bitfields.
	state->f4.fld.dhr12l2.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr12l2, "DACC2DHR");

	// DHR8R2 bitfields.
	state->f4.fld.dhr8r2.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr8r2, "DACC2DHR");

	// DHR12RD bitfields.
	state->f4.fld.dhr12rd.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr12rd, "DACC1DHR");
	state->f4.fld.dhr12rd.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr12rd, "DACC2DHR");

	// DHR12LD bitfields.
	state->f4.fld.dhr12ld.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr12ld, "DACC1DHR");
	state->f4.fld.dhr12ld.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr12ld, "DACC2DHR");

	// DHR8RD bitfields.
	state->f4.fld.dhr8rd.dacc1dhr = cm_object_get_child_by_name(state->f4.reg.dhr8rd, "DACC1DHR");
	state->f4.fld.dhr8rd.dacc2dhr = cm_object_get_child_by_name(state->f4.reg.dhr8rd, "DACC2DHR");

	// DOR1 bitfields.
	state->f4.fld.dor1.dacc1dor = cm_object_get_child_by_name(state->f4.reg.dor1, "DACC1DOR");

	// DOR2 bitfields.
	state->f4.fld.dor2.dacc2dor = cm_object_get_child_by_name(state->f4.reg.dor2, "DACC2DOR");

	// SR bitfields.
	state->f4.fld.sr.dmaudr1 = cm_object_get_child_by_name(state->f4.reg.sr, "DMAUDR1");
	state->f4.fld.sr.dmaudr2 = cm_object_get_child_by_name(state->f4.reg.sr, "DMAUDR2");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// PWR (Power control) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 PWR (Power control) registers.
		struct {
			Object *cr; // 0x0 Power control register
			Object *csr; // 0x4 Power control/status register
		} reg;

		struct {

			// CR (Power control register) bitfields.
			struct {
				Object *lpds; // [0:0] Low-power deep sleep
				Object *pdds; // [1:1] Power down deepsleep
				Object *cwuf; // [2:2] Clear wakeup flag
				Object *csbf; // [3:3] Clear standby flag
				Object *pvde; // [4:4] Power voltage detector enable
				Object *pls; // [5:7] PVD level selection
				Object *dbp; // [8:8] Disable backup domain write protection
				Object *fpds; // [9:9] Flash power down in Stop mode
			} cr;

			// CSR (Power control/status register) bitfields.
			struct {
				Object *wuf; // [0:0] Wakeup flag
				Object *sbf; // [1:1] Standby flag
				Object *pvdo; // [2:2] PVD output
				Object *brr; // [3:3] Backup regulator ready
				Object *ewup; // [8:8] Enable WKUP pin
				Object *bre; // [9:9] Backup regulator enable
				Object *vosrdy; // [14:14] Regulator voltage scaling output selection ready bit
			} csr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32PWRState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_pwr_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32PWRState *state = STM32_PWR_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.csr = cm_object_get_child_by_name(obj, "CSR");

	// CR bitfields.
	state->f4.fld.cr.lpds = cm_object_get_child_by_name(state->f4.reg.cr, "LPDS");
	state->f4.fld.cr.pdds = cm_object_get_child_by_name(state->f4.reg.cr, "PDDS");
	state->f4.fld.cr.cwuf = cm_object_get_child_by_name(state->f4.reg.cr, "CWUF");
	state->f4.fld.cr.csbf = cm_object_get_child_by_name(state->f4.reg.cr, "CSBF");
	state->f4.fld.cr.pvde = cm_object_get_child_by_name(state->f4.reg.cr, "PVDE");
	state->f4.fld.cr.pls = cm_object_get_child_by_name(state->f4.reg.cr, "PLS");
	state->f4.fld.cr.dbp = cm_object_get_child_by_name(state->f4.reg.cr, "DBP");
	state->f4.fld.cr.fpds = cm_object_get_child_by_name(state->f4.reg.cr, "FPDS");

	// CSR bitfields.
	state->f4.fld.csr.wuf = cm_object_get_child_by_name(state->f4.reg.csr, "WUF");
	state->f4.fld.csr.sbf = cm_object_get_child_by_name(state->f4.reg.csr, "SBF");
	state->f4.fld.csr.pvdo = cm_object_get_child_by_name(state->f4.reg.csr, "PVDO");
	state->f4.fld.csr.brr = cm_object_get_child_by_name(state->f4.reg.csr, "BRR");
	state->f4.fld.csr.ewup = cm_object_get_child_by_name(state->f4.reg.csr, "EWUP");
	state->f4.fld.csr.bre = cm_object_get_child_by_name(state->f4.reg.csr, "BRE");
	state->f4.fld.csr.vosrdy = cm_object_get_child_by_name(state->f4.reg.csr, "VOSRDY");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// I2C3 (Inter-integrated circuit) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 I2C3 (Inter-integrated circuit) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *oar1; // 0x8 Own address register 1
			Object *oar2; // 0xC Own address register 2
			Object *dr; // 0x10 Data register
			Object *sr1; // 0x14 Status register 1
			Object *sr2; // 0x18 Status register 2
			Object *ccr; // 0x1C Clock control register
			Object *trise; // 0x20 TRISE register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *pe; // [0:0] Peripheral enable
				Object *smbus; // [1:1] SMBus mode
				Object *smbtype; // [3:3] SMBus type
				Object *enarp; // [4:4] ARP enable
				Object *enpec; // [5:5] PEC enable
				Object *engc; // [6:6] General call enable
				Object *nostretch; // [7:7] Clock stretching disable (Slave mode)
				Object *start; // [8:8] Start generation
				Object *stop; // [9:9] Stop generation
				Object *ack; // [10:10] Acknowledge enable
				Object *pos; // [11:11] Acknowledge/PEC Position (for data reception)
				Object *pec; // [12:12] Packet error checking
				Object *alert; // [13:13] SMBus alert
				Object *swrst; // [15:15] Software reset
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *freq; // [0:5] Peripheral clock frequency
				Object *iterren; // [8:8] Error interrupt enable
				Object *itevten; // [9:9] Event interrupt enable
				Object *itbufen; // [10:10] Buffer interrupt enable
				Object *dmaen; // [11:11] DMA requests enable
				Object *last; // [12:12] DMA last transfer
			} cr2;

			// OAR1 (Own address register 1) bitfields.
			struct {
				Object *add0; // [0:0] Interface address
				Object *add7; // [1:7] Interface address
				Object *add10; // [8:9] Interface address
				Object *addmode; // [15:15] Addressing mode (slave mode)
			} oar1;

			// OAR2 (Own address register 2) bitfields.
			struct {
				Object *endual; // [0:0] Dual addressing mode enable
				Object *add2; // [1:7] Interface address
			} oar2;

			// DR (Data register) bitfields.
			struct {
				Object *dr; // [0:7] 8-bit data register
			} dr;

			// SR1 (Status register 1) bitfields.
			struct {
				Object *sb; // [0:0] Start bit (Master mode)
				Object *addr; // [1:1] Address sent (master mode)/matched (slave mode)
				Object *btf; // [2:2] Byte transfer finished
				Object *add10; // [3:3] 10-bit header sent (Master mode)
				Object *stopf; // [4:4] Stop detection (slave mode)
				Object *rxne; // [6:6] Data register not empty (receivers)
				Object *txe; // [7:7] Data register empty (transmitters)
				Object *berr; // [8:8] Bus error
				Object *arlo; // [9:9] Arbitration lost (master mode)
				Object *af; // [10:10] Acknowledge failure
				Object *ovr; // [11:11] Overrun/Underrun
				Object *pecerr; // [12:12] PEC Error in reception
				Object *timeout; // [14:14] Timeout or Tlow error
				Object *smbalert; // [15:15] SMBus alert
			} sr1;

			// SR2 (Status register 2) bitfields.
			struct {
				Object *msl; // [0:0] Master/slave
				Object *busy; // [1:1] Bus busy
				Object *tra; // [2:2] Transmitter/receiver
				Object *gencall; // [4:4] General call address (Slave mode)
				Object *smbdefault; // [5:5] SMBus device default address (Slave mode)
				Object *smbhost; // [6:6] SMBus host header (Slave mode)
				Object *dualf; // [7:7] Dual flag (Slave mode)
				Object *pec; // [8:15] Acket error checking register
			} sr2;

			// CCR (Clock control register) bitfields.
			struct {
				Object *ccr; // [0:11] Clock control register in Fast/Standard mode (Master mode)
				Object *duty; // [14:14] Fast mode duty cycle
				Object *f_s; // [15:15] I2C master mode selection
			} ccr;

			// TRISE (TRISE register) bitfields.
			struct {
				Object *trise; // [0:5] Maximum rise time in Fast/Standard mode (Master mode)
			} trise;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32I2C3State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_i2c3_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32I2C3State *state = STM32_I2C3_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.oar1 = cm_object_get_child_by_name(obj, "OAR1");
	state->f4.reg.oar2 = cm_object_get_child_by_name(obj, "OAR2");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.sr1 = cm_object_get_child_by_name(obj, "SR1");
	state->f4.reg.sr2 = cm_object_get_child_by_name(obj, "SR2");
	state->f4.reg.ccr = cm_object_get_child_by_name(obj, "CCR");
	state->f4.reg.trise = cm_object_get_child_by_name(obj, "TRISE");

	// CR1 bitfields.
	state->f4.fld.cr1.pe = cm_object_get_child_by_name(state->f4.reg.cr1, "PE");
	state->f4.fld.cr1.smbus = cm_object_get_child_by_name(state->f4.reg.cr1, "SMBUS");
	state->f4.fld.cr1.smbtype = cm_object_get_child_by_name(state->f4.reg.cr1, "SMBTYPE");
	state->f4.fld.cr1.enarp = cm_object_get_child_by_name(state->f4.reg.cr1, "ENARP");
	state->f4.fld.cr1.enpec = cm_object_get_child_by_name(state->f4.reg.cr1, "ENPEC");
	state->f4.fld.cr1.engc = cm_object_get_child_by_name(state->f4.reg.cr1, "ENGC");
	state->f4.fld.cr1.nostretch = cm_object_get_child_by_name(state->f4.reg.cr1, "NOSTRETCH");
	state->f4.fld.cr1.start = cm_object_get_child_by_name(state->f4.reg.cr1, "START");
	state->f4.fld.cr1.stop = cm_object_get_child_by_name(state->f4.reg.cr1, "STOP");
	state->f4.fld.cr1.ack = cm_object_get_child_by_name(state->f4.reg.cr1, "ACK");
	state->f4.fld.cr1.pos = cm_object_get_child_by_name(state->f4.reg.cr1, "POS");
	state->f4.fld.cr1.pec = cm_object_get_child_by_name(state->f4.reg.cr1, "PEC");
	state->f4.fld.cr1.alert = cm_object_get_child_by_name(state->f4.reg.cr1, "ALERT");
	state->f4.fld.cr1.swrst = cm_object_get_child_by_name(state->f4.reg.cr1, "SWRST");

	// CR2 bitfields.
	state->f4.fld.cr2.freq = cm_object_get_child_by_name(state->f4.reg.cr2, "FREQ");
	state->f4.fld.cr2.iterren = cm_object_get_child_by_name(state->f4.reg.cr2, "ITERREN");
	state->f4.fld.cr2.itevten = cm_object_get_child_by_name(state->f4.reg.cr2, "ITEVTEN");
	state->f4.fld.cr2.itbufen = cm_object_get_child_by_name(state->f4.reg.cr2, "ITBUFEN");
	state->f4.fld.cr2.dmaen = cm_object_get_child_by_name(state->f4.reg.cr2, "DMAEN");
	state->f4.fld.cr2.last = cm_object_get_child_by_name(state->f4.reg.cr2, "LAST");

	// OAR1 bitfields.
	state->f4.fld.oar1.add0 = cm_object_get_child_by_name(state->f4.reg.oar1, "ADD0");
	state->f4.fld.oar1.add7 = cm_object_get_child_by_name(state->f4.reg.oar1, "ADD7");
	state->f4.fld.oar1.add10 = cm_object_get_child_by_name(state->f4.reg.oar1, "ADD10");
	state->f4.fld.oar1.addmode = cm_object_get_child_by_name(state->f4.reg.oar1, "ADDMODE");

	// OAR2 bitfields.
	state->f4.fld.oar2.endual = cm_object_get_child_by_name(state->f4.reg.oar2, "ENDUAL");
	state->f4.fld.oar2.add2 = cm_object_get_child_by_name(state->f4.reg.oar2, "ADD2");

	// DR bitfields.
	state->f4.fld.dr.dr = cm_object_get_child_by_name(state->f4.reg.dr, "DR");

	// SR1 bitfields.
	state->f4.fld.sr1.sb = cm_object_get_child_by_name(state->f4.reg.sr1, "SB");
	state->f4.fld.sr1.addr = cm_object_get_child_by_name(state->f4.reg.sr1, "ADDR");
	state->f4.fld.sr1.btf = cm_object_get_child_by_name(state->f4.reg.sr1, "BTF");
	state->f4.fld.sr1.add10 = cm_object_get_child_by_name(state->f4.reg.sr1, "ADD10");
	state->f4.fld.sr1.stopf = cm_object_get_child_by_name(state->f4.reg.sr1, "STOPF");
	state->f4.fld.sr1.rxne = cm_object_get_child_by_name(state->f4.reg.sr1, "RxNE");
	state->f4.fld.sr1.txe = cm_object_get_child_by_name(state->f4.reg.sr1, "TxE");
	state->f4.fld.sr1.berr = cm_object_get_child_by_name(state->f4.reg.sr1, "BERR");
	state->f4.fld.sr1.arlo = cm_object_get_child_by_name(state->f4.reg.sr1, "ARLO");
	state->f4.fld.sr1.af = cm_object_get_child_by_name(state->f4.reg.sr1, "AF");
	state->f4.fld.sr1.ovr = cm_object_get_child_by_name(state->f4.reg.sr1, "OVR");
	state->f4.fld.sr1.pecerr = cm_object_get_child_by_name(state->f4.reg.sr1, "PECERR");
	state->f4.fld.sr1.timeout = cm_object_get_child_by_name(state->f4.reg.sr1, "TIMEOUT");
	state->f4.fld.sr1.smbalert = cm_object_get_child_by_name(state->f4.reg.sr1, "SMBALERT");

	// SR2 bitfields.
	state->f4.fld.sr2.msl = cm_object_get_child_by_name(state->f4.reg.sr2, "MSL");
	state->f4.fld.sr2.busy = cm_object_get_child_by_name(state->f4.reg.sr2, "BUSY");
	state->f4.fld.sr2.tra = cm_object_get_child_by_name(state->f4.reg.sr2, "TRA");
	state->f4.fld.sr2.gencall = cm_object_get_child_by_name(state->f4.reg.sr2, "GENCALL");
	state->f4.fld.sr2.smbdefault = cm_object_get_child_by_name(state->f4.reg.sr2, "SMBDEFAULT");
	state->f4.fld.sr2.smbhost = cm_object_get_child_by_name(state->f4.reg.sr2, "SMBHOST");
	state->f4.fld.sr2.dualf = cm_object_get_child_by_name(state->f4.reg.sr2, "DUALF");
	state->f4.fld.sr2.pec = cm_object_get_child_by_name(state->f4.reg.sr2, "PEC");

	// CCR bitfields.
	state->f4.fld.ccr.ccr = cm_object_get_child_by_name(state->f4.reg.ccr, "CCR");
	state->f4.fld.ccr.duty = cm_object_get_child_by_name(state->f4.reg.ccr, "DUTY");
	state->f4.fld.ccr.f_s = cm_object_get_child_by_name(state->f4.reg.ccr, "F_S");

	// TRISE bitfields.
	state->f4.fld.trise.trise = cm_object_get_child_by_name(state->f4.reg.trise, "TRISE");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// IWDG (Independent watchdog) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 IWDG (Independent watchdog) registers.
		struct {
			Object *kr; // 0x0 Key register
			Object *pr; // 0x4 Prescaler register
			Object *rlr; // 0x8 Reload register
			Object *sr; // 0xC Status register
		} reg;

		struct {

			// KR (Key register) bitfields.
			struct {
				Object *key; // [0:15] Key value (write only, read 0000h)
			} kr;

			// PR (Prescaler register) bitfields.
			struct {
				Object *pr; // [0:2] Prescaler divider
			} pr;

			// RLR (Reload register) bitfields.
			struct {
				Object *rl; // [0:11] Watchdog counter reload value
			} rlr;

			// SR (Status register) bitfields.
			struct {
				Object *pvu; // [0:0] Watchdog prescaler value update
				Object *rvu; // [1:1] Watchdog counter reload value update
			} sr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32IWDGState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_iwdg_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32IWDGState *state = STM32_IWDG_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.kr = cm_object_get_child_by_name(obj, "KR");
	state->f4.reg.pr = cm_object_get_child_by_name(obj, "PR");
	state->f4.reg.rlr = cm_object_get_child_by_name(obj, "RLR");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");

	// KR bitfields.
	state->f4.fld.kr.key = cm_object_get_child_by_name(state->f4.reg.kr, "KEY");

	// PR bitfields.
	state->f4.fld.pr.pr = cm_object_get_child_by_name(state->f4.reg.pr, "PR");

	// RLR bitfields.
	state->f4.fld.rlr.rl = cm_object_get_child_by_name(state->f4.reg.rlr, "RL");

	// SR bitfields.
	state->f4.fld.sr.pvu = cm_object_get_child_by_name(state->f4.reg.sr, "PVU");
	state->f4.fld.sr.rvu = cm_object_get_child_by_name(state->f4.reg.sr, "RVU");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// WWDG (Window watchdog) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 WWDG (Window watchdog) registers.
		struct {
			Object *cr; // 0x0 Control register
			Object *cfr; // 0x4 Configuration register
			Object *sr; // 0x8 Status register
		} reg;

		struct {

			// CR (Control register) bitfields.
			struct {
				Object *t; // [0:6] 7-bit counter (MSB to LSB)
				Object *wdga; // [7:7] Activation bit
			} cr;

			// CFR (Configuration register) bitfields.
			struct {
				Object *w; // [0:6] 7-bit window value
				Object *wdgtb0; // [7:7] Timer base
				Object *wdgtb1; // [8:8] Timer base
				Object *ewi; // [9:9] Early wakeup interrupt
			} cfr;

			// SR (Status register) bitfields.
			struct {
				Object *ewif; // [0:0] Early wakeup interrupt flag
			} sr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32WWDGState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_wwdg_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32WWDGState *state = STM32_WWDG_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.cfr = cm_object_get_child_by_name(obj, "CFR");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");

	// CR bitfields.
	state->f4.fld.cr.t = cm_object_get_child_by_name(state->f4.reg.cr, "T");
	state->f4.fld.cr.wdga = cm_object_get_child_by_name(state->f4.reg.cr, "WDGA");

	// CFR bitfields.
	state->f4.fld.cfr.w = cm_object_get_child_by_name(state->f4.reg.cfr, "W");
	state->f4.fld.cfr.wdgtb0 = cm_object_get_child_by_name(state->f4.reg.cfr, "WDGTB0");
	state->f4.fld.cfr.wdgtb1 = cm_object_get_child_by_name(state->f4.reg.cfr, "WDGTB1");
	state->f4.fld.cfr.ewi = cm_object_get_child_by_name(state->f4.reg.cfr, "EWI");

	// SR bitfields.
	state->f4.fld.sr.ewif = cm_object_get_child_by_name(state->f4.reg.sr, "EWIF");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// RTC (Real-time clock) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 RTC (Real-time clock) registers.
		struct {
			Object *tr; // 0x0 Time register
			Object *dr; // 0x4 Date register
			Object *cr; // 0x8 Control register
			Object *isr; // 0xC Initialization and status register
			Object *prer; // 0x10 Prescaler register
			Object *wutr; // 0x14 Wakeup timer register
			Object *calibr; // 0x18 Calibration register
			Object *alrmar; // 0x1C Alarm A register
			Object *alrmbr; // 0x20 Alarm B register
			Object *wpr; // 0x24 Write protection register
			Object *ssr; // 0x28 Sub second register
			Object *shiftr; // 0x2C Shift control register
			Object *tstr; // 0x30 Time stamp time register
			Object *tsdr; // 0x34 Time stamp date register
			Object *tsssr; // 0x38 Timestamp sub second register
			Object *calr; // 0x3C Calibration register
			Object *tafcr; // 0x40 Tamper and alternate function configuration register
			Object *alrmassr; // 0x44 Alarm A sub second register
			Object *alrmbssr; // 0x48 Alarm B sub second register
			Object *bkp0r; // 0x50 Backup register
			Object *bkp1r; // 0x54 Backup register
			Object *bkp2r; // 0x58 Backup register
			Object *bkp3r; // 0x5C Backup register
			Object *bkp4r; // 0x60 Backup register
			Object *bkp5r; // 0x64 Backup register
			Object *bkp6r; // 0x68 Backup register
			Object *bkp7r; // 0x6C Backup register
			Object *bkp8r; // 0x70 Backup register
			Object *bkp9r; // 0x74 Backup register
			Object *bkp10r; // 0x78 Backup register
			Object *bkp11r; // 0x7C Backup register
			Object *bkp12r; // 0x80 Backup register
			Object *bkp13r; // 0x84 Backup register
			Object *bkp14r; // 0x88 Backup register
			Object *bkp15r; // 0x8C Backup register
			Object *bkp16r; // 0x90 Backup register
			Object *bkp17r; // 0x94 Backup register
			Object *bkp18r; // 0x98 Backup register
			Object *bkp19r; // 0x9C Backup register
		} reg;

		struct {

			// TR (Time register) bitfields.
			struct {
				Object *su; // [0:3] Second units in BCD format
				Object *st; // [4:6] Second tens in BCD format
				Object *mnu; // [8:11] Minute units in BCD format
				Object *mnt; // [12:14] Minute tens in BCD format
				Object *hu; // [16:19] Hour units in BCD format
				Object *ht; // [20:21] Hour tens in BCD format
				Object *pm; // [22:22] AM/PM notation
			} tr;

			// DR (Date register) bitfields.
			struct {
				Object *du; // [0:3] Date units in BCD format
				Object *dt; // [4:5] Date tens in BCD format
				Object *mu; // [8:11] Month units in BCD format
				Object *mt; // [12:12] Month tens in BCD format
				Object *wdu; // [13:15] Week day units
				Object *yu; // [16:19] Year units in BCD format
				Object *yt; // [20:23] Year tens in BCD format
			} dr;

			// CR (Control register) bitfields.
			struct {
				Object *wcksel; // [0:2] Wakeup clock selection
				Object *tsedge; // [3:3] Time-stamp event active edge
				Object *refckon; // [4:4] Reference clock detection enable (50 or 60 Hz)
				Object *fmt; // [6:6] Hour format
				Object *dce; // [7:7] Coarse digital calibration enable
				Object *alrae; // [8:8] Alarm A enable
				Object *alrbe; // [9:9] Alarm B enable
				Object *wute; // [10:10] Wakeup timer enable
				Object *tse; // [11:11] Time stamp enable
				Object *alraie; // [12:12] Alarm A interrupt enable
				Object *alrbie; // [13:13] Alarm B interrupt enable
				Object *wutie; // [14:14] Wakeup timer interrupt enable
				Object *tsie; // [15:15] Time-stamp interrupt enable
				Object *add1h; // [16:16] Add 1 hour (summer time change)
				Object *sub1h; // [17:17] Subtract 1 hour (winter time change)
				Object *bkp; // [18:18] Backup
				Object *pol; // [20:20] Output polarity
				Object *osel; // [21:22] Output selection
				Object *coe; // [23:23] Calibration output enable
			} cr;

			// ISR (Initialization and status register) bitfields.
			struct {
				Object *alrawf; // [0:0] Alarm A write flag
				Object *alrbwf; // [1:1] Alarm B write flag
				Object *wutwf; // [2:2] Wakeup timer write flag
				Object *shpf; // [3:3] Shift operation pending
				Object *inits; // [4:4] Initialization status flag
				Object *rsf; // [5:5] Registers synchronization flag
				Object *initf; // [6:6] Initialization flag
				Object *init; // [7:7] Initialization mode
				Object *alraf; // [8:8] Alarm A flag
				Object *alrbf; // [9:9] Alarm B flag
				Object *wutf; // [10:10] Wakeup timer flag
				Object *tsf; // [11:11] Time-stamp flag
				Object *tsovf; // [12:12] Time-stamp overflow flag
				Object *tamp1f; // [13:13] Tamper detection flag
				Object *tamp2f; // [14:14] TAMPER2 detection flag
				Object *recalpf; // [16:16] Recalibration pending Flag
			} isr;

			// PRER (Prescaler register) bitfields.
			struct {
				Object *prediv_s; // [0:14] Synchronous prescaler factor
				Object *prediv_a; // [16:22] Asynchronous prescaler factor
			} prer;

			// WUTR (Wakeup timer register) bitfields.
			struct {
				Object *wut; // [0:15] Wakeup auto-reload value bits
			} wutr;

			// CALIBR (Calibration register) bitfields.
			struct {
				Object *dc; // [0:4] Digital calibration
				Object *dcs; // [7:7] Digital calibration sign
			} calibr;

			// ALRMAR (Alarm A register) bitfields.
			struct {
				Object *su; // [0:3] Second units in BCD format
				Object *st; // [4:6] Second tens in BCD format
				Object *msk1; // [7:7] Alarm A seconds mask
				Object *mnu; // [8:11] Minute units in BCD format
				Object *mnt; // [12:14] Minute tens in BCD format
				Object *msk2; // [15:15] Alarm A minutes mask
				Object *hu; // [16:19] Hour units in BCD format
				Object *ht; // [20:21] Hour tens in BCD format
				Object *pm; // [22:22] AM/PM notation
				Object *msk3; // [23:23] Alarm A hours mask
				Object *du; // [24:27] Date units or day in BCD format
				Object *dt; // [28:29] Date tens in BCD format
				Object *wdsel; // [30:30] Week day selection
				Object *msk4; // [31:31] Alarm A date mask
			} alrmar;

			// ALRMBR (Alarm B register) bitfields.
			struct {
				Object *su; // [0:3] Second units in BCD format
				Object *st; // [4:6] Second tens in BCD format
				Object *msk1; // [7:7] Alarm B seconds mask
				Object *mnu; // [8:11] Minute units in BCD format
				Object *mnt; // [12:14] Minute tens in BCD format
				Object *msk2; // [15:15] Alarm B minutes mask
				Object *hu; // [16:19] Hour units in BCD format
				Object *ht; // [20:21] Hour tens in BCD format
				Object *pm; // [22:22] AM/PM notation
				Object *msk3; // [23:23] Alarm B hours mask
				Object *du; // [24:27] Date units or day in BCD format
				Object *dt; // [28:29] Date tens in BCD format
				Object *wdsel; // [30:30] Week day selection
				Object *msk4; // [31:31] Alarm B date mask
			} alrmbr;

			// WPR (Write protection register) bitfields.
			struct {
				Object *key; // [0:7] Write protection key
			} wpr;

			// SSR (Sub second register) bitfields.
			struct {
				Object *ss; // [0:15] Sub second value
			} ssr;

			// SHIFTR (Shift control register) bitfields.
			struct {
				Object *subfs; // [0:14] Subtract a fraction of a second
				Object *add1s; // [31:31] Add one second
			} shiftr;

			// TSTR (Time stamp time register) bitfields.
			struct {
				Object *tamp1e; // [0:0] Tamper 1 detection enable
				Object *tamp1trg; // [1:1] Active level for tamper 1
				Object *tampie; // [2:2] Tamper interrupt enable
				Object *tamp1insel; // [16:16] TAMPER1 mapping
				Object *tsinsel; // [17:17] TIMESTAMP mapping
				Object *alarmouttype; // [18:18] AFO_ALARM output type
			} tstr;

			// TSDR (Time stamp date register) bitfields.
			struct {
				Object *du; // [0:3] Date units in BCD format
				Object *dt; // [4:5] Date tens in BCD format
				Object *mu; // [8:11] Month units in BCD format
				Object *mt; // [12:12] Month tens in BCD format
				Object *wdu; // [13:15] Week day units
			} tsdr;

			// TSSSR (Timestamp sub second register) bitfields.
			struct {
				Object *ss; // [0:15] Sub second value
			} tsssr;

			// CALR (Calibration register) bitfields.
			struct {
				Object *calm; // [0:8] Calibration minus
				Object *calw16; // [13:13] Use a 16-second calibration cycle period
				Object *calw8; // [14:14] Use an 8-second calibration cycle period
				Object *calp; // [15:15] Increase frequency of RTC by 488.5 ppm
			} calr;

			// TAFCR (Tamper and alternate function configuration register) bitfields.
			struct {
				Object *tamp1e; // [0:0] Tamper 1 detection enable
				Object *tamp1trg; // [1:1] Active level for tamper 1
				Object *tampie; // [2:2] Tamper interrupt enable
				Object *tamp2e; // [3:3] Tamper 2 detection enable
				Object *tamp2trg; // [4:4] Active level for tamper 2
				Object *tampts; // [7:7] Activate timestamp on tamper detection event
				Object *tampfreq; // [8:10] Tamper sampling frequency
				Object *tampflt; // [11:12] Tamper filter count
				Object *tampprch; // [13:14] Tamper precharge duration
				Object *tamppudis; // [15:15] TAMPER pull-up disable
				Object *tamp1insel; // [16:16] TAMPER1 mapping
				Object *tsinsel; // [17:17] TIMESTAMP mapping
				Object *alarmouttype; // [18:18] AFO_ALARM output type
			} tafcr;

			// ALRMASSR (Alarm A sub second register) bitfields.
			struct {
				Object *ss; // [0:14] Sub seconds value
				Object *maskss; // [24:27] Mask the most-significant bits starting at this bit
			} alrmassr;

			// ALRMBSSR (Alarm B sub second register) bitfields.
			struct {
				Object *ss; // [0:14] Sub seconds value
				Object *maskss; // [24:27] Mask the most-significant bits starting at this bit
			} alrmbssr;

			// BKP0R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp0r;

			// BKP1R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp1r;

			// BKP2R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp2r;

			// BKP3R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp3r;

			// BKP4R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp4r;

			// BKP5R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp5r;

			// BKP6R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp6r;

			// BKP7R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp7r;

			// BKP8R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp8r;

			// BKP9R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp9r;

			// BKP10R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp10r;

			// BKP11R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp11r;

			// BKP12R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp12r;

			// BKP13R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp13r;

			// BKP14R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp14r;

			// BKP15R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp15r;

			// BKP16R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp16r;

			// BKP17R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp17r;

			// BKP18R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp18r;

			// BKP19R (Backup register) bitfields.
			struct {
				Object *bkp; // [0:31] BKP
			} bkp19r;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32RTCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_rtc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32RTCState *state = STM32_RTC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.tr = cm_object_get_child_by_name(obj, "TR");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.isr = cm_object_get_child_by_name(obj, "ISR");
	state->f4.reg.prer = cm_object_get_child_by_name(obj, "PRER");
	state->f4.reg.wutr = cm_object_get_child_by_name(obj, "WUTR");
	state->f4.reg.calibr = cm_object_get_child_by_name(obj, "CALIBR");
	state->f4.reg.alrmar = cm_object_get_child_by_name(obj, "ALRMAR");
	state->f4.reg.alrmbr = cm_object_get_child_by_name(obj, "ALRMBR");
	state->f4.reg.wpr = cm_object_get_child_by_name(obj, "WPR");
	state->f4.reg.ssr = cm_object_get_child_by_name(obj, "SSR");
	state->f4.reg.shiftr = cm_object_get_child_by_name(obj, "SHIFTR");
	state->f4.reg.tstr = cm_object_get_child_by_name(obj, "TSTR");
	state->f4.reg.tsdr = cm_object_get_child_by_name(obj, "TSDR");
	state->f4.reg.tsssr = cm_object_get_child_by_name(obj, "TSSSR");
	state->f4.reg.calr = cm_object_get_child_by_name(obj, "CALR");
	state->f4.reg.tafcr = cm_object_get_child_by_name(obj, "TAFCR");
	state->f4.reg.alrmassr = cm_object_get_child_by_name(obj, "ALRMASSR");
	state->f4.reg.alrmbssr = cm_object_get_child_by_name(obj, "ALRMBSSR");
	state->f4.reg.bkp0r = cm_object_get_child_by_name(obj, "BKP0R");
	state->f4.reg.bkp1r = cm_object_get_child_by_name(obj, "BKP1R");
	state->f4.reg.bkp2r = cm_object_get_child_by_name(obj, "BKP2R");
	state->f4.reg.bkp3r = cm_object_get_child_by_name(obj, "BKP3R");
	state->f4.reg.bkp4r = cm_object_get_child_by_name(obj, "BKP4R");
	state->f4.reg.bkp5r = cm_object_get_child_by_name(obj, "BKP5R");
	state->f4.reg.bkp6r = cm_object_get_child_by_name(obj, "BKP6R");
	state->f4.reg.bkp7r = cm_object_get_child_by_name(obj, "BKP7R");
	state->f4.reg.bkp8r = cm_object_get_child_by_name(obj, "BKP8R");
	state->f4.reg.bkp9r = cm_object_get_child_by_name(obj, "BKP9R");
	state->f4.reg.bkp10r = cm_object_get_child_by_name(obj, "BKP10R");
	state->f4.reg.bkp11r = cm_object_get_child_by_name(obj, "BKP11R");
	state->f4.reg.bkp12r = cm_object_get_child_by_name(obj, "BKP12R");
	state->f4.reg.bkp13r = cm_object_get_child_by_name(obj, "BKP13R");
	state->f4.reg.bkp14r = cm_object_get_child_by_name(obj, "BKP14R");
	state->f4.reg.bkp15r = cm_object_get_child_by_name(obj, "BKP15R");
	state->f4.reg.bkp16r = cm_object_get_child_by_name(obj, "BKP16R");
	state->f4.reg.bkp17r = cm_object_get_child_by_name(obj, "BKP17R");
	state->f4.reg.bkp18r = cm_object_get_child_by_name(obj, "BKP18R");
	state->f4.reg.bkp19r = cm_object_get_child_by_name(obj, "BKP19R");

	// TR bitfields.
	state->f4.fld.tr.su = cm_object_get_child_by_name(state->f4.reg.tr, "SU");
	state->f4.fld.tr.st = cm_object_get_child_by_name(state->f4.reg.tr, "ST");
	state->f4.fld.tr.mnu = cm_object_get_child_by_name(state->f4.reg.tr, "MNU");
	state->f4.fld.tr.mnt = cm_object_get_child_by_name(state->f4.reg.tr, "MNT");
	state->f4.fld.tr.hu = cm_object_get_child_by_name(state->f4.reg.tr, "HU");
	state->f4.fld.tr.ht = cm_object_get_child_by_name(state->f4.reg.tr, "HT");
	state->f4.fld.tr.pm = cm_object_get_child_by_name(state->f4.reg.tr, "PM");

	// DR bitfields.
	state->f4.fld.dr.du = cm_object_get_child_by_name(state->f4.reg.dr, "DU");
	state->f4.fld.dr.dt = cm_object_get_child_by_name(state->f4.reg.dr, "DT");
	state->f4.fld.dr.mu = cm_object_get_child_by_name(state->f4.reg.dr, "MU");
	state->f4.fld.dr.mt = cm_object_get_child_by_name(state->f4.reg.dr, "MT");
	state->f4.fld.dr.wdu = cm_object_get_child_by_name(state->f4.reg.dr, "WDU");
	state->f4.fld.dr.yu = cm_object_get_child_by_name(state->f4.reg.dr, "YU");
	state->f4.fld.dr.yt = cm_object_get_child_by_name(state->f4.reg.dr, "YT");

	// CR bitfields.
	state->f4.fld.cr.wcksel = cm_object_get_child_by_name(state->f4.reg.cr, "WCKSEL");
	state->f4.fld.cr.tsedge = cm_object_get_child_by_name(state->f4.reg.cr, "TSEDGE");
	state->f4.fld.cr.refckon = cm_object_get_child_by_name(state->f4.reg.cr, "REFCKON");
	state->f4.fld.cr.fmt = cm_object_get_child_by_name(state->f4.reg.cr, "FMT");
	state->f4.fld.cr.dce = cm_object_get_child_by_name(state->f4.reg.cr, "DCE");
	state->f4.fld.cr.alrae = cm_object_get_child_by_name(state->f4.reg.cr, "ALRAE");
	state->f4.fld.cr.alrbe = cm_object_get_child_by_name(state->f4.reg.cr, "ALRBE");
	state->f4.fld.cr.wute = cm_object_get_child_by_name(state->f4.reg.cr, "WUTE");
	state->f4.fld.cr.tse = cm_object_get_child_by_name(state->f4.reg.cr, "TSE");
	state->f4.fld.cr.alraie = cm_object_get_child_by_name(state->f4.reg.cr, "ALRAIE");
	state->f4.fld.cr.alrbie = cm_object_get_child_by_name(state->f4.reg.cr, "ALRBIE");
	state->f4.fld.cr.wutie = cm_object_get_child_by_name(state->f4.reg.cr, "WUTIE");
	state->f4.fld.cr.tsie = cm_object_get_child_by_name(state->f4.reg.cr, "TSIE");
	state->f4.fld.cr.add1h = cm_object_get_child_by_name(state->f4.reg.cr, "ADD1H");
	state->f4.fld.cr.sub1h = cm_object_get_child_by_name(state->f4.reg.cr, "SUB1H");
	state->f4.fld.cr.bkp = cm_object_get_child_by_name(state->f4.reg.cr, "BKP");
	state->f4.fld.cr.pol = cm_object_get_child_by_name(state->f4.reg.cr, "POL");
	state->f4.fld.cr.osel = cm_object_get_child_by_name(state->f4.reg.cr, "OSEL");
	state->f4.fld.cr.coe = cm_object_get_child_by_name(state->f4.reg.cr, "COE");

	// ISR bitfields.
	state->f4.fld.isr.alrawf = cm_object_get_child_by_name(state->f4.reg.isr, "ALRAWF");
	state->f4.fld.isr.alrbwf = cm_object_get_child_by_name(state->f4.reg.isr, "ALRBWF");
	state->f4.fld.isr.wutwf = cm_object_get_child_by_name(state->f4.reg.isr, "WUTWF");
	state->f4.fld.isr.shpf = cm_object_get_child_by_name(state->f4.reg.isr, "SHPF");
	state->f4.fld.isr.inits = cm_object_get_child_by_name(state->f4.reg.isr, "INITS");
	state->f4.fld.isr.rsf = cm_object_get_child_by_name(state->f4.reg.isr, "RSF");
	state->f4.fld.isr.initf = cm_object_get_child_by_name(state->f4.reg.isr, "INITF");
	state->f4.fld.isr.init = cm_object_get_child_by_name(state->f4.reg.isr, "INIT");
	state->f4.fld.isr.alraf = cm_object_get_child_by_name(state->f4.reg.isr, "ALRAF");
	state->f4.fld.isr.alrbf = cm_object_get_child_by_name(state->f4.reg.isr, "ALRBF");
	state->f4.fld.isr.wutf = cm_object_get_child_by_name(state->f4.reg.isr, "WUTF");
	state->f4.fld.isr.tsf = cm_object_get_child_by_name(state->f4.reg.isr, "TSF");
	state->f4.fld.isr.tsovf = cm_object_get_child_by_name(state->f4.reg.isr, "TSOVF");
	state->f4.fld.isr.tamp1f = cm_object_get_child_by_name(state->f4.reg.isr, "TAMP1F");
	state->f4.fld.isr.tamp2f = cm_object_get_child_by_name(state->f4.reg.isr, "TAMP2F");
	state->f4.fld.isr.recalpf = cm_object_get_child_by_name(state->f4.reg.isr, "RECALPF");

	// PRER bitfields.
	state->f4.fld.prer.prediv_s = cm_object_get_child_by_name(state->f4.reg.prer, "PREDIV_S");
	state->f4.fld.prer.prediv_a = cm_object_get_child_by_name(state->f4.reg.prer, "PREDIV_A");

	// WUTR bitfields.
	state->f4.fld.wutr.wut = cm_object_get_child_by_name(state->f4.reg.wutr, "WUT");

	// CALIBR bitfields.
	state->f4.fld.calibr.dc = cm_object_get_child_by_name(state->f4.reg.calibr, "DC");
	state->f4.fld.calibr.dcs = cm_object_get_child_by_name(state->f4.reg.calibr, "DCS");

	// ALRMAR bitfields.
	state->f4.fld.alrmar.su = cm_object_get_child_by_name(state->f4.reg.alrmar, "SU");
	state->f4.fld.alrmar.st = cm_object_get_child_by_name(state->f4.reg.alrmar, "ST");
	state->f4.fld.alrmar.msk1 = cm_object_get_child_by_name(state->f4.reg.alrmar, "MSK1");
	state->f4.fld.alrmar.mnu = cm_object_get_child_by_name(state->f4.reg.alrmar, "MNU");
	state->f4.fld.alrmar.mnt = cm_object_get_child_by_name(state->f4.reg.alrmar, "MNT");
	state->f4.fld.alrmar.msk2 = cm_object_get_child_by_name(state->f4.reg.alrmar, "MSK2");
	state->f4.fld.alrmar.hu = cm_object_get_child_by_name(state->f4.reg.alrmar, "HU");
	state->f4.fld.alrmar.ht = cm_object_get_child_by_name(state->f4.reg.alrmar, "HT");
	state->f4.fld.alrmar.pm = cm_object_get_child_by_name(state->f4.reg.alrmar, "PM");
	state->f4.fld.alrmar.msk3 = cm_object_get_child_by_name(state->f4.reg.alrmar, "MSK3");
	state->f4.fld.alrmar.du = cm_object_get_child_by_name(state->f4.reg.alrmar, "DU");
	state->f4.fld.alrmar.dt = cm_object_get_child_by_name(state->f4.reg.alrmar, "DT");
	state->f4.fld.alrmar.wdsel = cm_object_get_child_by_name(state->f4.reg.alrmar, "WDSEL");
	state->f4.fld.alrmar.msk4 = cm_object_get_child_by_name(state->f4.reg.alrmar, "MSK4");

	// ALRMBR bitfields.
	state->f4.fld.alrmbr.su = cm_object_get_child_by_name(state->f4.reg.alrmbr, "SU");
	state->f4.fld.alrmbr.st = cm_object_get_child_by_name(state->f4.reg.alrmbr, "ST");
	state->f4.fld.alrmbr.msk1 = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MSK1");
	state->f4.fld.alrmbr.mnu = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MNU");
	state->f4.fld.alrmbr.mnt = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MNT");
	state->f4.fld.alrmbr.msk2 = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MSK2");
	state->f4.fld.alrmbr.hu = cm_object_get_child_by_name(state->f4.reg.alrmbr, "HU");
	state->f4.fld.alrmbr.ht = cm_object_get_child_by_name(state->f4.reg.alrmbr, "HT");
	state->f4.fld.alrmbr.pm = cm_object_get_child_by_name(state->f4.reg.alrmbr, "PM");
	state->f4.fld.alrmbr.msk3 = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MSK3");
	state->f4.fld.alrmbr.du = cm_object_get_child_by_name(state->f4.reg.alrmbr, "DU");
	state->f4.fld.alrmbr.dt = cm_object_get_child_by_name(state->f4.reg.alrmbr, "DT");
	state->f4.fld.alrmbr.wdsel = cm_object_get_child_by_name(state->f4.reg.alrmbr, "WDSEL");
	state->f4.fld.alrmbr.msk4 = cm_object_get_child_by_name(state->f4.reg.alrmbr, "MSK4");

	// WPR bitfields.
	state->f4.fld.wpr.key = cm_object_get_child_by_name(state->f4.reg.wpr, "KEY");

	// SSR bitfields.
	state->f4.fld.ssr.ss = cm_object_get_child_by_name(state->f4.reg.ssr, "SS");

	// SHIFTR bitfields.
	state->f4.fld.shiftr.subfs = cm_object_get_child_by_name(state->f4.reg.shiftr, "SUBFS");
	state->f4.fld.shiftr.add1s = cm_object_get_child_by_name(state->f4.reg.shiftr, "ADD1S");

	// TSTR bitfields.
	state->f4.fld.tstr.tamp1e = cm_object_get_child_by_name(state->f4.reg.tstr, "TAMP1E");
	state->f4.fld.tstr.tamp1trg = cm_object_get_child_by_name(state->f4.reg.tstr, "TAMP1TRG");
	state->f4.fld.tstr.tampie = cm_object_get_child_by_name(state->f4.reg.tstr, "TAMPIE");
	state->f4.fld.tstr.tamp1insel = cm_object_get_child_by_name(state->f4.reg.tstr, "TAMP1INSEL");
	state->f4.fld.tstr.tsinsel = cm_object_get_child_by_name(state->f4.reg.tstr, "TSINSEL");
	state->f4.fld.tstr.alarmouttype = cm_object_get_child_by_name(state->f4.reg.tstr, "ALARMOUTTYPE");

	// TSDR bitfields.
	state->f4.fld.tsdr.du = cm_object_get_child_by_name(state->f4.reg.tsdr, "DU");
	state->f4.fld.tsdr.dt = cm_object_get_child_by_name(state->f4.reg.tsdr, "DT");
	state->f4.fld.tsdr.mu = cm_object_get_child_by_name(state->f4.reg.tsdr, "MU");
	state->f4.fld.tsdr.mt = cm_object_get_child_by_name(state->f4.reg.tsdr, "MT");
	state->f4.fld.tsdr.wdu = cm_object_get_child_by_name(state->f4.reg.tsdr, "WDU");

	// TSSSR bitfields.
	state->f4.fld.tsssr.ss = cm_object_get_child_by_name(state->f4.reg.tsssr, "SS");

	// CALR bitfields.
	state->f4.fld.calr.calm = cm_object_get_child_by_name(state->f4.reg.calr, "CALM");
	state->f4.fld.calr.calw16 = cm_object_get_child_by_name(state->f4.reg.calr, "CALW16");
	state->f4.fld.calr.calw8 = cm_object_get_child_by_name(state->f4.reg.calr, "CALW8");
	state->f4.fld.calr.calp = cm_object_get_child_by_name(state->f4.reg.calr, "CALP");

	// TAFCR bitfields.
	state->f4.fld.tafcr.tamp1e = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMP1E");
	state->f4.fld.tafcr.tamp1trg = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMP1TRG");
	state->f4.fld.tafcr.tampie = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPIE");
	state->f4.fld.tafcr.tamp2e = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMP2E");
	state->f4.fld.tafcr.tamp2trg = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMP2TRG");
	state->f4.fld.tafcr.tampts = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPTS");
	state->f4.fld.tafcr.tampfreq = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPFREQ");
	state->f4.fld.tafcr.tampflt = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPFLT");
	state->f4.fld.tafcr.tampprch = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPPRCH");
	state->f4.fld.tafcr.tamppudis = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMPPUDIS");
	state->f4.fld.tafcr.tamp1insel = cm_object_get_child_by_name(state->f4.reg.tafcr, "TAMP1INSEL");
	state->f4.fld.tafcr.tsinsel = cm_object_get_child_by_name(state->f4.reg.tafcr, "TSINSEL");
	state->f4.fld.tafcr.alarmouttype = cm_object_get_child_by_name(state->f4.reg.tafcr, "ALARMOUTTYPE");

	// ALRMASSR bitfields.
	state->f4.fld.alrmassr.ss = cm_object_get_child_by_name(state->f4.reg.alrmassr, "SS");
	state->f4.fld.alrmassr.maskss = cm_object_get_child_by_name(state->f4.reg.alrmassr, "MASKSS");

	// ALRMBSSR bitfields.
	state->f4.fld.alrmbssr.ss = cm_object_get_child_by_name(state->f4.reg.alrmbssr, "SS");
	state->f4.fld.alrmbssr.maskss = cm_object_get_child_by_name(state->f4.reg.alrmbssr, "MASKSS");

	// BKP0R bitfields.
	state->f4.fld.bkp0r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp0r, "BKP");

	// BKP1R bitfields.
	state->f4.fld.bkp1r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp1r, "BKP");

	// BKP2R bitfields.
	state->f4.fld.bkp2r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp2r, "BKP");

	// BKP3R bitfields.
	state->f4.fld.bkp3r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp3r, "BKP");

	// BKP4R bitfields.
	state->f4.fld.bkp4r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp4r, "BKP");

	// BKP5R bitfields.
	state->f4.fld.bkp5r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp5r, "BKP");

	// BKP6R bitfields.
	state->f4.fld.bkp6r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp6r, "BKP");

	// BKP7R bitfields.
	state->f4.fld.bkp7r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp7r, "BKP");

	// BKP8R bitfields.
	state->f4.fld.bkp8r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp8r, "BKP");

	// BKP9R bitfields.
	state->f4.fld.bkp9r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp9r, "BKP");

	// BKP10R bitfields.
	state->f4.fld.bkp10r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp10r, "BKP");

	// BKP11R bitfields.
	state->f4.fld.bkp11r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp11r, "BKP");

	// BKP12R bitfields.
	state->f4.fld.bkp12r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp12r, "BKP");

	// BKP13R bitfields.
	state->f4.fld.bkp13r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp13r, "BKP");

	// BKP14R bitfields.
	state->f4.fld.bkp14r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp14r, "BKP");

	// BKP15R bitfields.
	state->f4.fld.bkp15r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp15r, "BKP");

	// BKP16R bitfields.
	state->f4.fld.bkp16r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp16r, "BKP");

	// BKP17R bitfields.
	state->f4.fld.bkp17r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp17r, "BKP");

	// BKP18R bitfields.
	state->f4.fld.bkp18r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp18r, "BKP");

	// BKP19R bitfields.
	state->f4.fld.bkp19r.bkp = cm_object_get_child_by_name(state->f4.reg.bkp19r, "BKP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// UART4 (Universal synchronous asynchronous receiver transmitter) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 UART4 (Universal synchronous asynchronous receiver transmitter) registers.
		struct {
			Object *sr; // 0x0 Status register
			Object *dr; // 0x4 Data register
			Object *brr; // 0x8 Baud rate register
			Object *cr1; // 0xC Control register 1
			Object *cr2; // 0x10 Control register 2
			Object *cr3; // 0x14 Control register 3
		} reg;

		struct {

			// SR (Status register) bitfields.
			struct {
				Object *pe; // [0:0] Parity error
				Object *fe; // [1:1] Framing error
				Object *nf; // [2:2] Noise detected flag
				Object *ore; // [3:3] Overrun error
				Object *idle; // [4:4] IDLE line detected
				Object *rxne; // [5:5] Read data register not empty
				Object *tc; // [6:6] Transmission complete
				Object *txe; // [7:7] Transmit data register empty
				Object *lbd; // [8:8] LIN break detection flag
			} sr;

			// DR (Data register) bitfields.
			struct {
				Object *dr; // [0:8] Data value
			} dr;

			// BRR (Baud rate register) bitfields.
			struct {
				Object *div_fraction; // [0:3] Fraction of USARTDIV
				Object *div_mantissa; // [4:15] Mantissa of USARTDIV
			} brr;

			// CR1 (Control register 1) bitfields.
			struct {
				Object *sbk; // [0:0] Send break
				Object *rwu; // [1:1] Receiver wakeup
				Object *re; // [2:2] Receiver enable
				Object *te; // [3:3] Transmitter enable
				Object *idleie; // [4:4] IDLE interrupt enable
				Object *rxneie; // [5:5] RXNE interrupt enable
				Object *tcie; // [6:6] Transmission complete interrupt enable
				Object *txeie; // [7:7] TXE interrupt enable
				Object *peie; // [8:8] PE interrupt enable
				Object *ps; // [9:9] Parity selection
				Object *pce; // [10:10] Parity control enable
				Object *wake; // [11:11] Wakeup method
				Object *m; // [12:12] Word length
				Object *ue; // [13:13] USART enable
				Object *over8; // [15:15] Oversampling mode
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *add; // [0:3] Address of the USART node
				Object *lbdl; // [5:5] Lin break detection length
				Object *lbdie; // [6:6] LIN break detection interrupt enable
				Object *stop; // [12:13] STOP bits
				Object *linen; // [14:14] LIN mode enable
			} cr2;

			// CR3 (Control register 3) bitfields.
			struct {
				Object *eie; // [0:0] Error interrupt enable
				Object *iren; // [1:1] IrDA mode enable
				Object *irlp; // [2:2] IrDA low-power
				Object *hdsel; // [3:3] Half-duplex selection
				Object *dmar; // [6:6] DMA enable receiver
				Object *dmat; // [7:7] DMA enable transmitter
				Object *onebit; // [11:11] One sample bit method enable
			} cr3;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32UART4State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_uart4_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32UART4State *state = STM32_UART4_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.brr = cm_object_get_child_by_name(obj, "BRR");
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.cr3 = cm_object_get_child_by_name(obj, "CR3");

	// SR bitfields.
	state->f4.fld.sr.pe = cm_object_get_child_by_name(state->f4.reg.sr, "PE");
	state->f4.fld.sr.fe = cm_object_get_child_by_name(state->f4.reg.sr, "FE");
	state->f4.fld.sr.nf = cm_object_get_child_by_name(state->f4.reg.sr, "NF");
	state->f4.fld.sr.ore = cm_object_get_child_by_name(state->f4.reg.sr, "ORE");
	state->f4.fld.sr.idle = cm_object_get_child_by_name(state->f4.reg.sr, "IDLE");
	state->f4.fld.sr.rxne = cm_object_get_child_by_name(state->f4.reg.sr, "RXNE");
	state->f4.fld.sr.tc = cm_object_get_child_by_name(state->f4.reg.sr, "TC");
	state->f4.fld.sr.txe = cm_object_get_child_by_name(state->f4.reg.sr, "TXE");
	state->f4.fld.sr.lbd = cm_object_get_child_by_name(state->f4.reg.sr, "LBD");

	// DR bitfields.
	state->f4.fld.dr.dr = cm_object_get_child_by_name(state->f4.reg.dr, "DR");

	// BRR bitfields.
	state->f4.fld.brr.div_fraction = cm_object_get_child_by_name(state->f4.reg.brr, "DIV_Fraction");
	state->f4.fld.brr.div_mantissa = cm_object_get_child_by_name(state->f4.reg.brr, "DIV_Mantissa");

	// CR1 bitfields.
	state->f4.fld.cr1.sbk = cm_object_get_child_by_name(state->f4.reg.cr1, "SBK");
	state->f4.fld.cr1.rwu = cm_object_get_child_by_name(state->f4.reg.cr1, "RWU");
	state->f4.fld.cr1.re = cm_object_get_child_by_name(state->f4.reg.cr1, "RE");
	state->f4.fld.cr1.te = cm_object_get_child_by_name(state->f4.reg.cr1, "TE");
	state->f4.fld.cr1.idleie = cm_object_get_child_by_name(state->f4.reg.cr1, "IDLEIE");
	state->f4.fld.cr1.rxneie = cm_object_get_child_by_name(state->f4.reg.cr1, "RXNEIE");
	state->f4.fld.cr1.tcie = cm_object_get_child_by_name(state->f4.reg.cr1, "TCIE");
	state->f4.fld.cr1.txeie = cm_object_get_child_by_name(state->f4.reg.cr1, "TXEIE");
	state->f4.fld.cr1.peie = cm_object_get_child_by_name(state->f4.reg.cr1, "PEIE");
	state->f4.fld.cr1.ps = cm_object_get_child_by_name(state->f4.reg.cr1, "PS");
	state->f4.fld.cr1.pce = cm_object_get_child_by_name(state->f4.reg.cr1, "PCE");
	state->f4.fld.cr1.wake = cm_object_get_child_by_name(state->f4.reg.cr1, "WAKE");
	state->f4.fld.cr1.m = cm_object_get_child_by_name(state->f4.reg.cr1, "M");
	state->f4.fld.cr1.ue = cm_object_get_child_by_name(state->f4.reg.cr1, "UE");
	state->f4.fld.cr1.over8 = cm_object_get_child_by_name(state->f4.reg.cr1, "OVER8");

	// CR2 bitfields.
	state->f4.fld.cr2.add = cm_object_get_child_by_name(state->f4.reg.cr2, "ADD");
	state->f4.fld.cr2.lbdl = cm_object_get_child_by_name(state->f4.reg.cr2, "LBDL");
	state->f4.fld.cr2.lbdie = cm_object_get_child_by_name(state->f4.reg.cr2, "LBDIE");
	state->f4.fld.cr2.stop = cm_object_get_child_by_name(state->f4.reg.cr2, "STOP");
	state->f4.fld.cr2.linen = cm_object_get_child_by_name(state->f4.reg.cr2, "LINEN");

	// CR3 bitfields.
	state->f4.fld.cr3.eie = cm_object_get_child_by_name(state->f4.reg.cr3, "EIE");
	state->f4.fld.cr3.iren = cm_object_get_child_by_name(state->f4.reg.cr3, "IREN");
	state->f4.fld.cr3.irlp = cm_object_get_child_by_name(state->f4.reg.cr3, "IRLP");
	state->f4.fld.cr3.hdsel = cm_object_get_child_by_name(state->f4.reg.cr3, "HDSEL");
	state->f4.fld.cr3.dmar = cm_object_get_child_by_name(state->f4.reg.cr3, "DMAR");
	state->f4.fld.cr3.dmat = cm_object_get_child_by_name(state->f4.reg.cr3, "DMAT");
	state->f4.fld.cr3.onebit = cm_object_get_child_by_name(state->f4.reg.cr3, "ONEBIT");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// C_ADC (Common ADC registers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 C_ADC (Common ADC registers) registers.
		struct {
			Object *csr; // 0x0 ADC Common status register
			Object *ccr; // 0x4 ADC common control register
			Object *cdr; // 0x8 ADC common regular data register for dual and triple modes
		} reg;

		struct {

			// CSR (ADC Common status register) bitfields.
			struct {
				Object *awd1; // [0:0] Analog watchdog flag of ADC 1
				Object *eoc1; // [1:1] End of conversion of ADC 1
				Object *jeoc1; // [2:2] Injected channel end of conversion of ADC 1
				Object *jstrt1; // [3:3] Injected channel Start flag of ADC 1
				Object *strt1; // [4:4] Regular channel Start flag of ADC 1
				Object *ovr1; // [5:5] Overrun flag of ADC 1
				Object *awd2; // [8:8] Analog watchdog flag of ADC 2
				Object *eoc2; // [9:9] End of conversion of ADC 2
				Object *jeoc2; // [10:10] Injected channel end of conversion of ADC 2
				Object *jstrt2; // [11:11] Injected channel Start flag of ADC 2
				Object *strt2; // [12:12] Regular channel Start flag of ADC 2
				Object *ovr2; // [13:13] Overrun flag of ADC 2
				Object *awd3; // [16:16] Analog watchdog flag of ADC 3
				Object *eoc3; // [17:17] End of conversion of ADC 3
				Object *jeoc3; // [18:18] Injected channel end of conversion of ADC 3
				Object *jstrt3; // [19:19] Injected channel Start flag of ADC 3
				Object *strt3; // [20:20] Regular channel Start flag of ADC 3
				Object *ovr3; // [21:21] Overrun flag of ADC3
			} csr;

			// CCR (ADC common control register) bitfields.
			struct {
				Object *mult; // [0:4] Multi ADC mode selection
				Object *delay; // [8:11] Delay between 2 sampling phases
				Object *dds; // [13:13] DMA disable selection for multi-ADC mode
				Object *dma; // [14:15] Direct memory access mode for multi ADC mode
				Object *adcpre; // [16:17] ADC prescaler
				Object *vbate; // [22:22] VBAT enable
				Object *tsvrefe; // [23:23] Temperature sensor and VREFINT enable
			} ccr;

			// CDR (ADC common regular data register for dual and triple modes) bitfields.
			struct {
				Object *data1; // [0:15] 1st data item of a pair of regular conversions
				Object *data2; // [16:31] 2nd data item of a pair of regular conversions
			} cdr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32C_ADCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_c_adc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32C_ADCState *state = STM32_C_ADC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.csr = cm_object_get_child_by_name(obj, "CSR");
	state->f4.reg.ccr = cm_object_get_child_by_name(obj, "CCR");
	state->f4.reg.cdr = cm_object_get_child_by_name(obj, "CDR");

	// CSR bitfields.
	state->f4.fld.csr.awd1 = cm_object_get_child_by_name(state->f4.reg.csr, "AWD1");
	state->f4.fld.csr.eoc1 = cm_object_get_child_by_name(state->f4.reg.csr, "EOC1");
	state->f4.fld.csr.jeoc1 = cm_object_get_child_by_name(state->f4.reg.csr, "JEOC1");
	state->f4.fld.csr.jstrt1 = cm_object_get_child_by_name(state->f4.reg.csr, "JSTRT1");
	state->f4.fld.csr.strt1 = cm_object_get_child_by_name(state->f4.reg.csr, "STRT1");
	state->f4.fld.csr.ovr1 = cm_object_get_child_by_name(state->f4.reg.csr, "OVR1");
	state->f4.fld.csr.awd2 = cm_object_get_child_by_name(state->f4.reg.csr, "AWD2");
	state->f4.fld.csr.eoc2 = cm_object_get_child_by_name(state->f4.reg.csr, "EOC2");
	state->f4.fld.csr.jeoc2 = cm_object_get_child_by_name(state->f4.reg.csr, "JEOC2");
	state->f4.fld.csr.jstrt2 = cm_object_get_child_by_name(state->f4.reg.csr, "JSTRT2");
	state->f4.fld.csr.strt2 = cm_object_get_child_by_name(state->f4.reg.csr, "STRT2");
	state->f4.fld.csr.ovr2 = cm_object_get_child_by_name(state->f4.reg.csr, "OVR2");
	state->f4.fld.csr.awd3 = cm_object_get_child_by_name(state->f4.reg.csr, "AWD3");
	state->f4.fld.csr.eoc3 = cm_object_get_child_by_name(state->f4.reg.csr, "EOC3");
	state->f4.fld.csr.jeoc3 = cm_object_get_child_by_name(state->f4.reg.csr, "JEOC3");
	state->f4.fld.csr.jstrt3 = cm_object_get_child_by_name(state->f4.reg.csr, "JSTRT3");
	state->f4.fld.csr.strt3 = cm_object_get_child_by_name(state->f4.reg.csr, "STRT3");
	state->f4.fld.csr.ovr3 = cm_object_get_child_by_name(state->f4.reg.csr, "OVR3");

	// CCR bitfields.
	state->f4.fld.ccr.mult = cm_object_get_child_by_name(state->f4.reg.ccr, "MULT");
	state->f4.fld.ccr.delay = cm_object_get_child_by_name(state->f4.reg.ccr, "DELAY");
	state->f4.fld.ccr.dds = cm_object_get_child_by_name(state->f4.reg.ccr, "DDS");
	state->f4.fld.ccr.dma = cm_object_get_child_by_name(state->f4.reg.ccr, "DMA");
	state->f4.fld.ccr.adcpre = cm_object_get_child_by_name(state->f4.reg.ccr, "ADCPRE");
	state->f4.fld.ccr.vbate = cm_object_get_child_by_name(state->f4.reg.ccr, "VBATE");
	state->f4.fld.ccr.tsvrefe = cm_object_get_child_by_name(state->f4.reg.ccr, "TSVREFE");

	// CDR bitfields.
	state->f4.fld.cdr.data1 = cm_object_get_child_by_name(state->f4.reg.cdr, "DATA1");
	state->f4.fld.cdr.data2 = cm_object_get_child_by_name(state->f4.reg.cdr, "DATA2");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM1 (Advanced-timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM1 (Advanced-timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *smcr; // 0x8 Slave mode control register
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccmr2_output; // 0x1C Capture/compare mode register 2 (output mode)
			Object *ccmr2_input; // 0x1C Capture/compare mode register 2 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *ccr2; // 0x38 Capture/compare register 2
			Object *ccr3; // 0x3C Capture/compare register 3
			Object *ccr4; // 0x40 Capture/compare register 4
			Object *dcr; // 0x48 DMA control register
			Object *dmar; // 0x4C DMA address for full transfer
			Object *rcr; // 0x30 Repetition counter register
			Object *bdtr; // 0x44 Break and dead-time register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *dir; // [4:4] Direction
				Object *cms; // [5:6] Center-aligned mode selection
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *ccpc; // [0:0] Capture/compare preloaded control
				Object *ccus; // [2:2] Capture/compare control update selection
				Object *ccds; // [3:3] Capture/compare DMA selection
				Object *mms; // [4:6] Master mode selection
				Object *ti1s; // [7:7] TI1 selection
				Object *ois1; // [8:8] Output Idle state 1
				Object *ois1n; // [9:9] Output Idle state 1
				Object *ois2; // [10:10] Output Idle state 2
				Object *ois2n; // [11:11] Output Idle state 2
				Object *ois3; // [12:12] Output Idle state 3
				Object *ois3n; // [13:13] Output Idle state 3
				Object *ois4; // [14:14] Output Idle state 4
			} cr2;

			// SMCR (Slave mode control register) bitfields.
			struct {
				Object *sms; // [0:2] Slave mode selection
				Object *ts; // [4:6] Trigger selection
				Object *msm; // [7:7] Master/Slave mode
				Object *etf; // [8:11] External trigger filter
				Object *etps; // [12:13] External trigger prescaler
				Object *ece; // [14:14] External clock enable
				Object *etp; // [15:15] External trigger polarity
			} smcr;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
				Object *cc2ie; // [2:2] Capture/Compare 2 interrupt enable
				Object *cc3ie; // [3:3] Capture/Compare 3 interrupt enable
				Object *cc4ie; // [4:4] Capture/Compare 4 interrupt enable
				Object *comie; // [5:5] COM interrupt enable
				Object *tie; // [6:6] Trigger interrupt enable
				Object *bie; // [7:7] Break interrupt enable
				Object *ude; // [8:8] Update DMA request enable
				Object *cc1de; // [9:9] Capture/Compare 1 DMA request enable
				Object *cc2de; // [10:10] Capture/Compare 2 DMA request enable
				Object *cc3de; // [11:11] Capture/Compare 3 DMA request enable
				Object *cc4de; // [12:12] Capture/Compare 4 DMA request enable
				Object *comde; // [13:13] COM DMA request enable
				Object *tde; // [14:14] Trigger DMA request enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc2if; // [2:2] Capture/Compare 2 interrupt flag
				Object *cc3if; // [3:3] Capture/Compare 3 interrupt flag
				Object *cc4if; // [4:4] Capture/Compare 4 interrupt flag
				Object *comif; // [5:5] COM interrupt flag
				Object *tif; // [6:6] Trigger interrupt flag
				Object *bif; // [7:7] Break interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
				Object *cc2of; // [10:10] Capture/compare 2 overcapture flag
				Object *cc3of; // [11:11] Capture/Compare 3 overcapture flag
				Object *cc4of; // [12:12] Capture/Compare 4 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
				Object *cc2g; // [2:2] Capture/compare 2 generation
				Object *cc3g; // [3:3] Capture/compare 3 generation
				Object *cc4g; // [4:4] Capture/compare 4 generation
				Object *comg; // [5:5] Capture/Compare control update generation
				Object *tg; // [6:6] Trigger generation
				Object *bg; // [7:7] Break generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *oc1fe; // [2:2] Output Compare 1 fast enable
				Object *oc1pe; // [3:3] Output Compare 1 preload enable
				Object *oc1m; // [4:6] Output Compare 1 mode
				Object *oc1ce; // [7:7] Output Compare 1 clear enable
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *oc2fe; // [10:10] Output Compare 2 fast enable
				Object *oc2pe; // [11:11] Output Compare 2 preload enable
				Object *oc2m; // [12:14] Output Compare 2 mode
				Object *oc2ce; // [15:15] Output Compare 2 clear enable
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *ic2pcs; // [10:11] Input capture 2 prescaler
				Object *ic2f; // [12:15] Input capture 2 filter
			} ccmr1_input;

			// CCMR2_Output (Capture/compare mode register 2 (output mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] Capture/Compare 3 selection
				Object *oc3fe; // [2:2] Output compare 3 fast enable
				Object *oc3pe; // [3:3] Output compare 3 preload enable
				Object *oc3m; // [4:6] Output compare 3 mode
				Object *oc3ce; // [7:7] Output compare 3 clear enable
				Object *cc4s; // [8:9] Capture/Compare 4 selection
				Object *oc4fe; // [10:10] Output compare 4 fast enable
				Object *oc4pe; // [11:11] Output compare 4 preload enable
				Object *oc4m; // [12:14] Output compare 4 mode
				Object *oc4ce; // [15:15] Output compare 4 clear enable
			} ccmr2_output;

			// CCMR2_Input (Capture/compare mode register 2 (input mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] Capture/compare 3 selection
				Object *ic3psc; // [2:3] Input capture 3 prescaler
				Object *ic3f; // [4:7] Input capture 3 filter
				Object *cc4s; // [8:9] Capture/Compare 4 selection
				Object *ic4psc; // [10:11] Input capture 4 prescaler
				Object *ic4f; // [12:15] Input capture 4 filter
			} ccmr2_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1ne; // [2:2] Capture/Compare 1 complementary output enable
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
				Object *cc2e; // [4:4] Capture/Compare 2 output enable
				Object *cc2p; // [5:5] Capture/Compare 2 output Polarity
				Object *cc2ne; // [6:6] Capture/Compare 2 complementary output enable
				Object *cc2np; // [7:7] Capture/Compare 2 output Polarity
				Object *cc3e; // [8:8] Capture/Compare 3 output enable
				Object *cc3p; // [9:9] Capture/Compare 3 output Polarity
				Object *cc3ne; // [10:10] Capture/Compare 3 complementary output enable
				Object *cc3np; // [11:11] Capture/Compare 3 output Polarity
				Object *cc4e; // [12:12] Capture/Compare 4 output enable
				Object *cc4p; // [13:13] Capture/Compare 3 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt; // [0:15] Counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr; // [0:15] Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1; // [0:15] Capture/Compare 1 value
			} ccr1;

			// CCR2 (Capture/compare register 2) bitfields.
			struct {
				Object *ccr2; // [0:15] Capture/Compare 2 value
			} ccr2;

			// CCR3 (Capture/compare register 3) bitfields.
			struct {
				Object *ccr3; // [0:15] Capture/Compare value
			} ccr3;

			// CCR4 (Capture/compare register 4) bitfields.
			struct {
				Object *ccr4; // [0:15] Capture/Compare value
			} ccr4;

			// DCR (DMA control register) bitfields.
			struct {
				Object *dba; // [0:4] DMA base address
				Object *dbl; // [8:12] DMA burst length
			} dcr;

			// DMAR (DMA address for full transfer) bitfields.
			struct {
				Object *dmab; // [0:15] DMA register for burst accesses
			} dmar;

			// RCR (Repetition counter register) bitfields.
			struct {
				Object *rep; // [0:7] Repetition counter value
			} rcr;

			// BDTR (Break and dead-time register) bitfields.
			struct {
				Object *dtg; // [0:7] Dead-time generator setup
				Object *lock; // [8:9] Lock configuration
				Object *ossi; // [10:10] Off-state selection for Idle mode
				Object *ossr; // [11:11] Off-state selection for Run mode
				Object *bke; // [12:12] Break enable
				Object *bkp; // [13:13] Break polarity
				Object *aoe; // [14:14] Automatic output enable
				Object *moe; // [15:15] Main output enable
			} bdtr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM1State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim1_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM1State *state = STM32_TIM1_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smcr = cm_object_get_child_by_name(obj, "SMCR");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccmr2_output = cm_object_get_child_by_name(obj, "CCMR2_Output");
	state->f4.reg.ccmr2_input = cm_object_get_child_by_name(obj, "CCMR2_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.ccr2 = cm_object_get_child_by_name(obj, "CCR2");
	state->f4.reg.ccr3 = cm_object_get_child_by_name(obj, "CCR3");
	state->f4.reg.ccr4 = cm_object_get_child_by_name(obj, "CCR4");
	state->f4.reg.dcr = cm_object_get_child_by_name(obj, "DCR");
	state->f4.reg.dmar = cm_object_get_child_by_name(obj, "DMAR");
	state->f4.reg.rcr = cm_object_get_child_by_name(obj, "RCR");
	state->f4.reg.bdtr = cm_object_get_child_by_name(obj, "BDTR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.dir = cm_object_get_child_by_name(state->f4.reg.cr1, "DIR");
	state->f4.fld.cr1.cms = cm_object_get_child_by_name(state->f4.reg.cr1, "CMS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// CR2 bitfields.
	state->f4.fld.cr2.ccpc = cm_object_get_child_by_name(state->f4.reg.cr2, "CCPC");
	state->f4.fld.cr2.ccus = cm_object_get_child_by_name(state->f4.reg.cr2, "CCUS");
	state->f4.fld.cr2.ccds = cm_object_get_child_by_name(state->f4.reg.cr2, "CCDS");
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");
	state->f4.fld.cr2.ti1s = cm_object_get_child_by_name(state->f4.reg.cr2, "TI1S");
	state->f4.fld.cr2.ois1 = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS1");
	state->f4.fld.cr2.ois1n = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS1N");
	state->f4.fld.cr2.ois2 = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS2");
	state->f4.fld.cr2.ois2n = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS2N");
	state->f4.fld.cr2.ois3 = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS3");
	state->f4.fld.cr2.ois3n = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS3N");
	state->f4.fld.cr2.ois4 = cm_object_get_child_by_name(state->f4.reg.cr2, "OIS4");

	// SMCR bitfields.
	state->f4.fld.smcr.sms = cm_object_get_child_by_name(state->f4.reg.smcr, "SMS");
	state->f4.fld.smcr.ts = cm_object_get_child_by_name(state->f4.reg.smcr, "TS");
	state->f4.fld.smcr.msm = cm_object_get_child_by_name(state->f4.reg.smcr, "MSM");
	state->f4.fld.smcr.etf = cm_object_get_child_by_name(state->f4.reg.smcr, "ETF");
	state->f4.fld.smcr.etps = cm_object_get_child_by_name(state->f4.reg.smcr, "ETPS");
	state->f4.fld.smcr.ece = cm_object_get_child_by_name(state->f4.reg.smcr, "ECE");
	state->f4.fld.smcr.etp = cm_object_get_child_by_name(state->f4.reg.smcr, "ETP");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");
	state->f4.fld.dier.cc2ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC2IE");
	state->f4.fld.dier.cc3ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC3IE");
	state->f4.fld.dier.cc4ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC4IE");
	state->f4.fld.dier.comie = cm_object_get_child_by_name(state->f4.reg.dier, "COMIE");
	state->f4.fld.dier.tie = cm_object_get_child_by_name(state->f4.reg.dier, "TIE");
	state->f4.fld.dier.bie = cm_object_get_child_by_name(state->f4.reg.dier, "BIE");
	state->f4.fld.dier.ude = cm_object_get_child_by_name(state->f4.reg.dier, "UDE");
	state->f4.fld.dier.cc1de = cm_object_get_child_by_name(state->f4.reg.dier, "CC1DE");
	state->f4.fld.dier.cc2de = cm_object_get_child_by_name(state->f4.reg.dier, "CC2DE");
	state->f4.fld.dier.cc3de = cm_object_get_child_by_name(state->f4.reg.dier, "CC3DE");
	state->f4.fld.dier.cc4de = cm_object_get_child_by_name(state->f4.reg.dier, "CC4DE");
	state->f4.fld.dier.comde = cm_object_get_child_by_name(state->f4.reg.dier, "COMDE");
	state->f4.fld.dier.tde = cm_object_get_child_by_name(state->f4.reg.dier, "TDE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc2if = cm_object_get_child_by_name(state->f4.reg.sr, "CC2IF");
	state->f4.fld.sr.cc3if = cm_object_get_child_by_name(state->f4.reg.sr, "CC3IF");
	state->f4.fld.sr.cc4if = cm_object_get_child_by_name(state->f4.reg.sr, "CC4IF");
	state->f4.fld.sr.comif = cm_object_get_child_by_name(state->f4.reg.sr, "COMIF");
	state->f4.fld.sr.tif = cm_object_get_child_by_name(state->f4.reg.sr, "TIF");
	state->f4.fld.sr.bif = cm_object_get_child_by_name(state->f4.reg.sr, "BIF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");
	state->f4.fld.sr.cc2of = cm_object_get_child_by_name(state->f4.reg.sr, "CC2OF");
	state->f4.fld.sr.cc3of = cm_object_get_child_by_name(state->f4.reg.sr, "CC3OF");
	state->f4.fld.sr.cc4of = cm_object_get_child_by_name(state->f4.reg.sr, "CC4OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");
	state->f4.fld.egr.cc2g = cm_object_get_child_by_name(state->f4.reg.egr, "CC2G");
	state->f4.fld.egr.cc3g = cm_object_get_child_by_name(state->f4.reg.egr, "CC3G");
	state->f4.fld.egr.cc4g = cm_object_get_child_by_name(state->f4.reg.egr, "CC4G");
	state->f4.fld.egr.comg = cm_object_get_child_by_name(state->f4.reg.egr, "COMG");
	state->f4.fld.egr.tg = cm_object_get_child_by_name(state->f4.reg.egr, "TG");
	state->f4.fld.egr.bg = cm_object_get_child_by_name(state->f4.reg.egr, "BG");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");
	state->f4.fld.ccmr1_output.oc1ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1CE");
	state->f4.fld.ccmr1_output.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC2S");
	state->f4.fld.ccmr1_output.oc2fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2FE");
	state->f4.fld.ccmr1_output.oc2pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2PE");
	state->f4.fld.ccmr1_output.oc2m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2M");
	state->f4.fld.ccmr1_output.oc2ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2CE");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");
	state->f4.fld.ccmr1_input.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC2S");
	state->f4.fld.ccmr1_input.ic2pcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2PCS");
	state->f4.fld.ccmr1_input.ic2f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2F");

	// CCMR2_Output bitfields.
	state->f4.fld.ccmr2_output.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC3S");
	state->f4.fld.ccmr2_output.oc3fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3FE");
	state->f4.fld.ccmr2_output.oc3pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3PE");
	state->f4.fld.ccmr2_output.oc3m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3M");
	state->f4.fld.ccmr2_output.oc3ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3CE");
	state->f4.fld.ccmr2_output.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC4S");
	state->f4.fld.ccmr2_output.oc4fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4FE");
	state->f4.fld.ccmr2_output.oc4pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4PE");
	state->f4.fld.ccmr2_output.oc4m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4M");
	state->f4.fld.ccmr2_output.oc4ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4CE");

	// CCMR2_Input bitfields.
	state->f4.fld.ccmr2_input.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC3S");
	state->f4.fld.ccmr2_input.ic3psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3PSC");
	state->f4.fld.ccmr2_input.ic3f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3F");
	state->f4.fld.ccmr2_input.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC4S");
	state->f4.fld.ccmr2_input.ic4psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4PSC");
	state->f4.fld.ccmr2_input.ic4f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1ne = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NE");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");
	state->f4.fld.ccer.cc2e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2E");
	state->f4.fld.ccer.cc2p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2P");
	state->f4.fld.ccer.cc2ne = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NE");
	state->f4.fld.ccer.cc2np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NP");
	state->f4.fld.ccer.cc3e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3E");
	state->f4.fld.ccer.cc3p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3P");
	state->f4.fld.ccer.cc3ne = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3NE");
	state->f4.fld.ccer.cc3np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3NP");
	state->f4.fld.ccer.cc4e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4E");
	state->f4.fld.ccer.cc4p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4P");

	// CNT bitfields.
	state->f4.fld.cnt.cnt = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr = cm_object_get_child_by_name(state->f4.reg.arr, "ARR");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1 = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1");

	// CCR2 bitfields.
	state->f4.fld.ccr2.ccr2 = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2");

	// CCR3 bitfields.
	state->f4.fld.ccr3.ccr3 = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3");

	// CCR4 bitfields.
	state->f4.fld.ccr4.ccr4 = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4");

	// DCR bitfields.
	state->f4.fld.dcr.dba = cm_object_get_child_by_name(state->f4.reg.dcr, "DBA");
	state->f4.fld.dcr.dbl = cm_object_get_child_by_name(state->f4.reg.dcr, "DBL");

	// DMAR bitfields.
	state->f4.fld.dmar.dmab = cm_object_get_child_by_name(state->f4.reg.dmar, "DMAB");

	// RCR bitfields.
	state->f4.fld.rcr.rep = cm_object_get_child_by_name(state->f4.reg.rcr, "REP");

	// BDTR bitfields.
	state->f4.fld.bdtr.dtg = cm_object_get_child_by_name(state->f4.reg.bdtr, "DTG");
	state->f4.fld.bdtr.lock = cm_object_get_child_by_name(state->f4.reg.bdtr, "LOCK");
	state->f4.fld.bdtr.ossi = cm_object_get_child_by_name(state->f4.reg.bdtr, "OSSI");
	state->f4.fld.bdtr.ossr = cm_object_get_child_by_name(state->f4.reg.bdtr, "OSSR");
	state->f4.fld.bdtr.bke = cm_object_get_child_by_name(state->f4.reg.bdtr, "BKE");
	state->f4.fld.bdtr.bkp = cm_object_get_child_by_name(state->f4.reg.bdtr, "BKP");
	state->f4.fld.bdtr.aoe = cm_object_get_child_by_name(state->f4.reg.bdtr, "AOE");
	state->f4.fld.bdtr.moe = cm_object_get_child_by_name(state->f4.reg.bdtr, "MOE");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM2 (General purpose timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM2 (General purpose timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *smcr; // 0x8 Slave mode control register
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccmr2_output; // 0x1C Capture/compare mode register 2 (output mode)
			Object *ccmr2_input; // 0x1C Capture/compare mode register 2 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *ccr2; // 0x38 Capture/compare register 2
			Object *ccr3; // 0x3C Capture/compare register 3
			Object *ccr4; // 0x40 Capture/compare register 4
			Object *dcr; // 0x48 DMA control register
			Object *dmar; // 0x4C DMA address for full transfer
			Object *or; // 0x50 TIM5 option register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *dir; // [4:4] Direction
				Object *cms; // [5:6] Center-aligned mode selection
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *ccds; // [3:3] Capture/compare DMA selection
				Object *mms; // [4:6] Master mode selection
				Object *ti1s; // [7:7] TI1 selection
			} cr2;

			// SMCR (Slave mode control register) bitfields.
			struct {
				Object *sms; // [0:2] Slave mode selection
				Object *ts; // [4:6] Trigger selection
				Object *msm; // [7:7] Master/Slave mode
				Object *etf; // [8:11] External trigger filter
				Object *etps; // [12:13] External trigger prescaler
				Object *ece; // [14:14] External clock enable
				Object *etp; // [15:15] External trigger polarity
			} smcr;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
				Object *cc2ie; // [2:2] Capture/Compare 2 interrupt enable
				Object *cc3ie; // [3:3] Capture/Compare 3 interrupt enable
				Object *cc4ie; // [4:4] Capture/Compare 4 interrupt enable
				Object *tie; // [6:6] Trigger interrupt enable
				Object *ude; // [8:8] Update DMA request enable
				Object *cc1de; // [9:9] Capture/Compare 1 DMA request enable
				Object *cc2de; // [10:10] Capture/Compare 2 DMA request enable
				Object *cc3de; // [11:11] Capture/Compare 3 DMA request enable
				Object *cc4de; // [12:12] Capture/Compare 4 DMA request enable
				Object *tde; // [14:14] Trigger DMA request enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc2if; // [2:2] Capture/Compare 2 interrupt flag
				Object *cc3if; // [3:3] Capture/Compare 3 interrupt flag
				Object *cc4if; // [4:4] Capture/Compare 4 interrupt flag
				Object *tif; // [6:6] Trigger interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
				Object *cc2of; // [10:10] Capture/compare 2 overcapture flag
				Object *cc3of; // [11:11] Capture/Compare 3 overcapture flag
				Object *cc4of; // [12:12] Capture/Compare 4 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
				Object *cc2g; // [2:2] Capture/compare 2 generation
				Object *cc3g; // [3:3] Capture/compare 3 generation
				Object *cc4g; // [4:4] Capture/compare 4 generation
				Object *tg; // [6:6] Trigger generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] CC1S
				Object *oc1fe; // [2:2] OC1FE
				Object *oc1pe; // [3:3] OC1PE
				Object *oc1m; // [4:6] OC1M
				Object *oc1ce; // [7:7] OC1CE
				Object *cc2s; // [8:9] CC2S
				Object *oc2fe; // [10:10] OC2FE
				Object *oc2pe; // [11:11] OC2PE
				Object *oc2m; // [12:14] OC2M
				Object *oc2ce; // [15:15] OC2CE
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *ic2pcs; // [10:11] Input capture 2 prescaler
				Object *ic2f; // [12:15] Input capture 2 filter
			} ccmr1_input;

			// CCMR2_Output (Capture/compare mode register 2 (output mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] CC3S
				Object *oc3fe; // [2:2] OC3FE
				Object *oc3pe; // [3:3] OC3PE
				Object *oc3m; // [4:6] OC3M
				Object *oc3ce; // [7:7] OC3CE
				Object *cc4s; // [8:9] CC4S
				Object *oc4fe; // [10:10] OC4FE
				Object *oc4pe; // [11:11] OC4PE
				Object *oc4m; // [12:14] OC4M
				Object *o24ce; // [15:15] O24CE
			} ccmr2_output;

			// CCMR2_Input (Capture/compare mode register 2 (input mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] Capture/compare 3 selection
				Object *ic3psc; // [2:3] Input capture 3 prescaler
				Object *ic3f; // [4:7] Input capture 3 filter
				Object *cc4s; // [8:9] Capture/Compare 4 selection
				Object *ic4psc; // [10:11] Input capture 4 prescaler
				Object *ic4f; // [12:15] Input capture 4 filter
			} ccmr2_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
				Object *cc2e; // [4:4] Capture/Compare 2 output enable
				Object *cc2p; // [5:5] Capture/Compare 2 output Polarity
				Object *cc2np; // [7:7] Capture/Compare 2 output Polarity
				Object *cc3e; // [8:8] Capture/Compare 3 output enable
				Object *cc3p; // [9:9] Capture/Compare 3 output Polarity
				Object *cc3np; // [11:11] Capture/Compare 3 output Polarity
				Object *cc4e; // [12:12] Capture/Compare 4 output enable
				Object *cc4p; // [13:13] Capture/Compare 3 output Polarity
				Object *cc4np; // [15:15] Capture/Compare 4 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt_l; // [0:15] Low counter value
				Object *cnt_h; // [16:31] High counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr_l; // [0:15] Low Auto-reload value
				Object *arr_h; // [16:31] High Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1_l; // [0:15] Low Capture/Compare 1 value
				Object *ccr1_h; // [16:31] High Capture/Compare 1 value
			} ccr1;

			// CCR2 (Capture/compare register 2) bitfields.
			struct {
				Object *ccr2_l; // [0:15] Low Capture/Compare 2 value
				Object *ccr2_h; // [16:31] High Capture/Compare 2 value
			} ccr2;

			// CCR3 (Capture/compare register 3) bitfields.
			struct {
				Object *ccr3_l; // [0:15] Low Capture/Compare value
				Object *ccr3_h; // [16:31] High Capture/Compare value
			} ccr3;

			// CCR4 (Capture/compare register 4) bitfields.
			struct {
				Object *ccr4_l; // [0:15] Low Capture/Compare value
				Object *ccr4_h; // [16:31] High Capture/Compare value
			} ccr4;

			// DCR (DMA control register) bitfields.
			struct {
				Object *dba; // [0:4] DMA base address
				Object *dbl; // [8:12] DMA burst length
			} dcr;

			// DMAR (DMA address for full transfer) bitfields.
			struct {
				Object *dmab; // [0:15] DMA register for burst accesses
			} dmar;

			// OR (TIM5 option register) bitfields.
			struct {
				Object *itr1_rmp; // [10:11] Timer Input 4 remap
			} or;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM2State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim2_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM2State *state = STM32_TIM2_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smcr = cm_object_get_child_by_name(obj, "SMCR");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccmr2_output = cm_object_get_child_by_name(obj, "CCMR2_Output");
	state->f4.reg.ccmr2_input = cm_object_get_child_by_name(obj, "CCMR2_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.ccr2 = cm_object_get_child_by_name(obj, "CCR2");
	state->f4.reg.ccr3 = cm_object_get_child_by_name(obj, "CCR3");
	state->f4.reg.ccr4 = cm_object_get_child_by_name(obj, "CCR4");
	state->f4.reg.dcr = cm_object_get_child_by_name(obj, "DCR");
	state->f4.reg.dmar = cm_object_get_child_by_name(obj, "DMAR");
	state->f4.reg.or = cm_object_get_child_by_name(obj, "OR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.dir = cm_object_get_child_by_name(state->f4.reg.cr1, "DIR");
	state->f4.fld.cr1.cms = cm_object_get_child_by_name(state->f4.reg.cr1, "CMS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// CR2 bitfields.
	state->f4.fld.cr2.ccds = cm_object_get_child_by_name(state->f4.reg.cr2, "CCDS");
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");
	state->f4.fld.cr2.ti1s = cm_object_get_child_by_name(state->f4.reg.cr2, "TI1S");

	// SMCR bitfields.
	state->f4.fld.smcr.sms = cm_object_get_child_by_name(state->f4.reg.smcr, "SMS");
	state->f4.fld.smcr.ts = cm_object_get_child_by_name(state->f4.reg.smcr, "TS");
	state->f4.fld.smcr.msm = cm_object_get_child_by_name(state->f4.reg.smcr, "MSM");
	state->f4.fld.smcr.etf = cm_object_get_child_by_name(state->f4.reg.smcr, "ETF");
	state->f4.fld.smcr.etps = cm_object_get_child_by_name(state->f4.reg.smcr, "ETPS");
	state->f4.fld.smcr.ece = cm_object_get_child_by_name(state->f4.reg.smcr, "ECE");
	state->f4.fld.smcr.etp = cm_object_get_child_by_name(state->f4.reg.smcr, "ETP");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");
	state->f4.fld.dier.cc2ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC2IE");
	state->f4.fld.dier.cc3ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC3IE");
	state->f4.fld.dier.cc4ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC4IE");
	state->f4.fld.dier.tie = cm_object_get_child_by_name(state->f4.reg.dier, "TIE");
	state->f4.fld.dier.ude = cm_object_get_child_by_name(state->f4.reg.dier, "UDE");
	state->f4.fld.dier.cc1de = cm_object_get_child_by_name(state->f4.reg.dier, "CC1DE");
	state->f4.fld.dier.cc2de = cm_object_get_child_by_name(state->f4.reg.dier, "CC2DE");
	state->f4.fld.dier.cc3de = cm_object_get_child_by_name(state->f4.reg.dier, "CC3DE");
	state->f4.fld.dier.cc4de = cm_object_get_child_by_name(state->f4.reg.dier, "CC4DE");
	state->f4.fld.dier.tde = cm_object_get_child_by_name(state->f4.reg.dier, "TDE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc2if = cm_object_get_child_by_name(state->f4.reg.sr, "CC2IF");
	state->f4.fld.sr.cc3if = cm_object_get_child_by_name(state->f4.reg.sr, "CC3IF");
	state->f4.fld.sr.cc4if = cm_object_get_child_by_name(state->f4.reg.sr, "CC4IF");
	state->f4.fld.sr.tif = cm_object_get_child_by_name(state->f4.reg.sr, "TIF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");
	state->f4.fld.sr.cc2of = cm_object_get_child_by_name(state->f4.reg.sr, "CC2OF");
	state->f4.fld.sr.cc3of = cm_object_get_child_by_name(state->f4.reg.sr, "CC3OF");
	state->f4.fld.sr.cc4of = cm_object_get_child_by_name(state->f4.reg.sr, "CC4OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");
	state->f4.fld.egr.cc2g = cm_object_get_child_by_name(state->f4.reg.egr, "CC2G");
	state->f4.fld.egr.cc3g = cm_object_get_child_by_name(state->f4.reg.egr, "CC3G");
	state->f4.fld.egr.cc4g = cm_object_get_child_by_name(state->f4.reg.egr, "CC4G");
	state->f4.fld.egr.tg = cm_object_get_child_by_name(state->f4.reg.egr, "TG");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");
	state->f4.fld.ccmr1_output.oc1ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1CE");
	state->f4.fld.ccmr1_output.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC2S");
	state->f4.fld.ccmr1_output.oc2fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2FE");
	state->f4.fld.ccmr1_output.oc2pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2PE");
	state->f4.fld.ccmr1_output.oc2m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2M");
	state->f4.fld.ccmr1_output.oc2ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2CE");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");
	state->f4.fld.ccmr1_input.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC2S");
	state->f4.fld.ccmr1_input.ic2pcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2PCS");
	state->f4.fld.ccmr1_input.ic2f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2F");

	// CCMR2_Output bitfields.
	state->f4.fld.ccmr2_output.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC3S");
	state->f4.fld.ccmr2_output.oc3fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3FE");
	state->f4.fld.ccmr2_output.oc3pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3PE");
	state->f4.fld.ccmr2_output.oc3m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3M");
	state->f4.fld.ccmr2_output.oc3ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3CE");
	state->f4.fld.ccmr2_output.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC4S");
	state->f4.fld.ccmr2_output.oc4fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4FE");
	state->f4.fld.ccmr2_output.oc4pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4PE");
	state->f4.fld.ccmr2_output.oc4m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4M");
	state->f4.fld.ccmr2_output.o24ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "O24CE");

	// CCMR2_Input bitfields.
	state->f4.fld.ccmr2_input.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC3S");
	state->f4.fld.ccmr2_input.ic3psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3PSC");
	state->f4.fld.ccmr2_input.ic3f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3F");
	state->f4.fld.ccmr2_input.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC4S");
	state->f4.fld.ccmr2_input.ic4psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4PSC");
	state->f4.fld.ccmr2_input.ic4f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");
	state->f4.fld.ccer.cc2e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2E");
	state->f4.fld.ccer.cc2p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2P");
	state->f4.fld.ccer.cc2np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NP");
	state->f4.fld.ccer.cc3e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3E");
	state->f4.fld.ccer.cc3p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3P");
	state->f4.fld.ccer.cc3np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3NP");
	state->f4.fld.ccer.cc4e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4E");
	state->f4.fld.ccer.cc4p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4P");
	state->f4.fld.ccer.cc4np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt_l = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_L");
	state->f4.fld.cnt.cnt_h = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_H");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr_l = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_L");
	state->f4.fld.arr.arr_h = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_H");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1_l = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_L");
	state->f4.fld.ccr1.ccr1_h = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_H");

	// CCR2 bitfields.
	state->f4.fld.ccr2.ccr2_l = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_L");
	state->f4.fld.ccr2.ccr2_h = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_H");

	// CCR3 bitfields.
	state->f4.fld.ccr3.ccr3_l = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_L");
	state->f4.fld.ccr3.ccr3_h = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_H");

	// CCR4 bitfields.
	state->f4.fld.ccr4.ccr4_l = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_L");
	state->f4.fld.ccr4.ccr4_h = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_H");

	// DCR bitfields.
	state->f4.fld.dcr.dba = cm_object_get_child_by_name(state->f4.reg.dcr, "DBA");
	state->f4.fld.dcr.dbl = cm_object_get_child_by_name(state->f4.reg.dcr, "DBL");

	// DMAR bitfields.
	state->f4.fld.dmar.dmab = cm_object_get_child_by_name(state->f4.reg.dmar, "DMAB");

	// OR bitfields.
	state->f4.fld.or.itr1_rmp = cm_object_get_child_by_name(state->f4.reg.or, "ITR1_RMP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM3 (General purpose timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM3 (General purpose timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *smcr; // 0x8 Slave mode control register
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccmr2_output; // 0x1C Capture/compare mode register 2 (output mode)
			Object *ccmr2_input; // 0x1C Capture/compare mode register 2 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *ccr2; // 0x38 Capture/compare register 2
			Object *ccr3; // 0x3C Capture/compare register 3
			Object *ccr4; // 0x40 Capture/compare register 4
			Object *dcr; // 0x48 DMA control register
			Object *dmar; // 0x4C DMA address for full transfer
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *dir; // [4:4] Direction
				Object *cms; // [5:6] Center-aligned mode selection
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *ccds; // [3:3] Capture/compare DMA selection
				Object *mms; // [4:6] Master mode selection
				Object *ti1s; // [7:7] TI1 selection
			} cr2;

			// SMCR (Slave mode control register) bitfields.
			struct {
				Object *sms; // [0:2] Slave mode selection
				Object *ts; // [4:6] Trigger selection
				Object *msm; // [7:7] Master/Slave mode
				Object *etf; // [8:11] External trigger filter
				Object *etps; // [12:13] External trigger prescaler
				Object *ece; // [14:14] External clock enable
				Object *etp; // [15:15] External trigger polarity
			} smcr;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
				Object *cc2ie; // [2:2] Capture/Compare 2 interrupt enable
				Object *cc3ie; // [3:3] Capture/Compare 3 interrupt enable
				Object *cc4ie; // [4:4] Capture/Compare 4 interrupt enable
				Object *tie; // [6:6] Trigger interrupt enable
				Object *ude; // [8:8] Update DMA request enable
				Object *cc1de; // [9:9] Capture/Compare 1 DMA request enable
				Object *cc2de; // [10:10] Capture/Compare 2 DMA request enable
				Object *cc3de; // [11:11] Capture/Compare 3 DMA request enable
				Object *cc4de; // [12:12] Capture/Compare 4 DMA request enable
				Object *tde; // [14:14] Trigger DMA request enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc2if; // [2:2] Capture/Compare 2 interrupt flag
				Object *cc3if; // [3:3] Capture/Compare 3 interrupt flag
				Object *cc4if; // [4:4] Capture/Compare 4 interrupt flag
				Object *tif; // [6:6] Trigger interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
				Object *cc2of; // [10:10] Capture/compare 2 overcapture flag
				Object *cc3of; // [11:11] Capture/Compare 3 overcapture flag
				Object *cc4of; // [12:12] Capture/Compare 4 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
				Object *cc2g; // [2:2] Capture/compare 2 generation
				Object *cc3g; // [3:3] Capture/compare 3 generation
				Object *cc4g; // [4:4] Capture/compare 4 generation
				Object *tg; // [6:6] Trigger generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] CC1S
				Object *oc1fe; // [2:2] OC1FE
				Object *oc1pe; // [3:3] OC1PE
				Object *oc1m; // [4:6] OC1M
				Object *oc1ce; // [7:7] OC1CE
				Object *cc2s; // [8:9] CC2S
				Object *oc2fe; // [10:10] OC2FE
				Object *oc2pe; // [11:11] OC2PE
				Object *oc2m; // [12:14] OC2M
				Object *oc2ce; // [15:15] OC2CE
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *ic2pcs; // [10:11] Input capture 2 prescaler
				Object *ic2f; // [12:15] Input capture 2 filter
			} ccmr1_input;

			// CCMR2_Output (Capture/compare mode register 2 (output mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] CC3S
				Object *oc3fe; // [2:2] OC3FE
				Object *oc3pe; // [3:3] OC3PE
				Object *oc3m; // [4:6] OC3M
				Object *oc3ce; // [7:7] OC3CE
				Object *cc4s; // [8:9] CC4S
				Object *oc4fe; // [10:10] OC4FE
				Object *oc4pe; // [11:11] OC4PE
				Object *oc4m; // [12:14] OC4M
				Object *o24ce; // [15:15] O24CE
			} ccmr2_output;

			// CCMR2_Input (Capture/compare mode register 2 (input mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] Capture/compare 3 selection
				Object *ic3psc; // [2:3] Input capture 3 prescaler
				Object *ic3f; // [4:7] Input capture 3 filter
				Object *cc4s; // [8:9] Capture/Compare 4 selection
				Object *ic4psc; // [10:11] Input capture 4 prescaler
				Object *ic4f; // [12:15] Input capture 4 filter
			} ccmr2_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
				Object *cc2e; // [4:4] Capture/Compare 2 output enable
				Object *cc2p; // [5:5] Capture/Compare 2 output Polarity
				Object *cc2np; // [7:7] Capture/Compare 2 output Polarity
				Object *cc3e; // [8:8] Capture/Compare 3 output enable
				Object *cc3p; // [9:9] Capture/Compare 3 output Polarity
				Object *cc3np; // [11:11] Capture/Compare 3 output Polarity
				Object *cc4e; // [12:12] Capture/Compare 4 output enable
				Object *cc4p; // [13:13] Capture/Compare 3 output Polarity
				Object *cc4np; // [15:15] Capture/Compare 4 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt_l; // [0:15] Low counter value
				Object *cnt_h; // [16:31] High counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr_l; // [0:15] Low Auto-reload value
				Object *arr_h; // [16:31] High Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1_l; // [0:15] Low Capture/Compare 1 value
				Object *ccr1_h; // [16:31] High Capture/Compare 1 value
			} ccr1;

			// CCR2 (Capture/compare register 2) bitfields.
			struct {
				Object *ccr2_l; // [0:15] Low Capture/Compare 2 value
				Object *ccr2_h; // [16:31] High Capture/Compare 2 value
			} ccr2;

			// CCR3 (Capture/compare register 3) bitfields.
			struct {
				Object *ccr3_l; // [0:15] Low Capture/Compare value
				Object *ccr3_h; // [16:31] High Capture/Compare value
			} ccr3;

			// CCR4 (Capture/compare register 4) bitfields.
			struct {
				Object *ccr4_l; // [0:15] Low Capture/Compare value
				Object *ccr4_h; // [16:31] High Capture/Compare value
			} ccr4;

			// DCR (DMA control register) bitfields.
			struct {
				Object *dba; // [0:4] DMA base address
				Object *dbl; // [8:12] DMA burst length
			} dcr;

			// DMAR (DMA address for full transfer) bitfields.
			struct {
				Object *dmab; // [0:15] DMA register for burst accesses
			} dmar;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM3State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim3_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM3State *state = STM32_TIM3_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smcr = cm_object_get_child_by_name(obj, "SMCR");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccmr2_output = cm_object_get_child_by_name(obj, "CCMR2_Output");
	state->f4.reg.ccmr2_input = cm_object_get_child_by_name(obj, "CCMR2_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.ccr2 = cm_object_get_child_by_name(obj, "CCR2");
	state->f4.reg.ccr3 = cm_object_get_child_by_name(obj, "CCR3");
	state->f4.reg.ccr4 = cm_object_get_child_by_name(obj, "CCR4");
	state->f4.reg.dcr = cm_object_get_child_by_name(obj, "DCR");
	state->f4.reg.dmar = cm_object_get_child_by_name(obj, "DMAR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.dir = cm_object_get_child_by_name(state->f4.reg.cr1, "DIR");
	state->f4.fld.cr1.cms = cm_object_get_child_by_name(state->f4.reg.cr1, "CMS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// CR2 bitfields.
	state->f4.fld.cr2.ccds = cm_object_get_child_by_name(state->f4.reg.cr2, "CCDS");
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");
	state->f4.fld.cr2.ti1s = cm_object_get_child_by_name(state->f4.reg.cr2, "TI1S");

	// SMCR bitfields.
	state->f4.fld.smcr.sms = cm_object_get_child_by_name(state->f4.reg.smcr, "SMS");
	state->f4.fld.smcr.ts = cm_object_get_child_by_name(state->f4.reg.smcr, "TS");
	state->f4.fld.smcr.msm = cm_object_get_child_by_name(state->f4.reg.smcr, "MSM");
	state->f4.fld.smcr.etf = cm_object_get_child_by_name(state->f4.reg.smcr, "ETF");
	state->f4.fld.smcr.etps = cm_object_get_child_by_name(state->f4.reg.smcr, "ETPS");
	state->f4.fld.smcr.ece = cm_object_get_child_by_name(state->f4.reg.smcr, "ECE");
	state->f4.fld.smcr.etp = cm_object_get_child_by_name(state->f4.reg.smcr, "ETP");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");
	state->f4.fld.dier.cc2ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC2IE");
	state->f4.fld.dier.cc3ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC3IE");
	state->f4.fld.dier.cc4ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC4IE");
	state->f4.fld.dier.tie = cm_object_get_child_by_name(state->f4.reg.dier, "TIE");
	state->f4.fld.dier.ude = cm_object_get_child_by_name(state->f4.reg.dier, "UDE");
	state->f4.fld.dier.cc1de = cm_object_get_child_by_name(state->f4.reg.dier, "CC1DE");
	state->f4.fld.dier.cc2de = cm_object_get_child_by_name(state->f4.reg.dier, "CC2DE");
	state->f4.fld.dier.cc3de = cm_object_get_child_by_name(state->f4.reg.dier, "CC3DE");
	state->f4.fld.dier.cc4de = cm_object_get_child_by_name(state->f4.reg.dier, "CC4DE");
	state->f4.fld.dier.tde = cm_object_get_child_by_name(state->f4.reg.dier, "TDE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc2if = cm_object_get_child_by_name(state->f4.reg.sr, "CC2IF");
	state->f4.fld.sr.cc3if = cm_object_get_child_by_name(state->f4.reg.sr, "CC3IF");
	state->f4.fld.sr.cc4if = cm_object_get_child_by_name(state->f4.reg.sr, "CC4IF");
	state->f4.fld.sr.tif = cm_object_get_child_by_name(state->f4.reg.sr, "TIF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");
	state->f4.fld.sr.cc2of = cm_object_get_child_by_name(state->f4.reg.sr, "CC2OF");
	state->f4.fld.sr.cc3of = cm_object_get_child_by_name(state->f4.reg.sr, "CC3OF");
	state->f4.fld.sr.cc4of = cm_object_get_child_by_name(state->f4.reg.sr, "CC4OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");
	state->f4.fld.egr.cc2g = cm_object_get_child_by_name(state->f4.reg.egr, "CC2G");
	state->f4.fld.egr.cc3g = cm_object_get_child_by_name(state->f4.reg.egr, "CC3G");
	state->f4.fld.egr.cc4g = cm_object_get_child_by_name(state->f4.reg.egr, "CC4G");
	state->f4.fld.egr.tg = cm_object_get_child_by_name(state->f4.reg.egr, "TG");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");
	state->f4.fld.ccmr1_output.oc1ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1CE");
	state->f4.fld.ccmr1_output.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC2S");
	state->f4.fld.ccmr1_output.oc2fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2FE");
	state->f4.fld.ccmr1_output.oc2pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2PE");
	state->f4.fld.ccmr1_output.oc2m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2M");
	state->f4.fld.ccmr1_output.oc2ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2CE");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");
	state->f4.fld.ccmr1_input.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC2S");
	state->f4.fld.ccmr1_input.ic2pcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2PCS");
	state->f4.fld.ccmr1_input.ic2f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2F");

	// CCMR2_Output bitfields.
	state->f4.fld.ccmr2_output.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC3S");
	state->f4.fld.ccmr2_output.oc3fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3FE");
	state->f4.fld.ccmr2_output.oc3pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3PE");
	state->f4.fld.ccmr2_output.oc3m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3M");
	state->f4.fld.ccmr2_output.oc3ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3CE");
	state->f4.fld.ccmr2_output.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC4S");
	state->f4.fld.ccmr2_output.oc4fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4FE");
	state->f4.fld.ccmr2_output.oc4pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4PE");
	state->f4.fld.ccmr2_output.oc4m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4M");
	state->f4.fld.ccmr2_output.o24ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "O24CE");

	// CCMR2_Input bitfields.
	state->f4.fld.ccmr2_input.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC3S");
	state->f4.fld.ccmr2_input.ic3psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3PSC");
	state->f4.fld.ccmr2_input.ic3f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3F");
	state->f4.fld.ccmr2_input.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC4S");
	state->f4.fld.ccmr2_input.ic4psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4PSC");
	state->f4.fld.ccmr2_input.ic4f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");
	state->f4.fld.ccer.cc2e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2E");
	state->f4.fld.ccer.cc2p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2P");
	state->f4.fld.ccer.cc2np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NP");
	state->f4.fld.ccer.cc3e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3E");
	state->f4.fld.ccer.cc3p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3P");
	state->f4.fld.ccer.cc3np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3NP");
	state->f4.fld.ccer.cc4e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4E");
	state->f4.fld.ccer.cc4p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4P");
	state->f4.fld.ccer.cc4np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt_l = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_L");
	state->f4.fld.cnt.cnt_h = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_H");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr_l = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_L");
	state->f4.fld.arr.arr_h = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_H");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1_l = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_L");
	state->f4.fld.ccr1.ccr1_h = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_H");

	// CCR2 bitfields.
	state->f4.fld.ccr2.ccr2_l = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_L");
	state->f4.fld.ccr2.ccr2_h = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_H");

	// CCR3 bitfields.
	state->f4.fld.ccr3.ccr3_l = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_L");
	state->f4.fld.ccr3.ccr3_h = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_H");

	// CCR4 bitfields.
	state->f4.fld.ccr4.ccr4_l = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_L");
	state->f4.fld.ccr4.ccr4_h = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_H");

	// DCR bitfields.
	state->f4.fld.dcr.dba = cm_object_get_child_by_name(state->f4.reg.dcr, "DBA");
	state->f4.fld.dcr.dbl = cm_object_get_child_by_name(state->f4.reg.dcr, "DBL");

	// DMAR bitfields.
	state->f4.fld.dmar.dmab = cm_object_get_child_by_name(state->f4.reg.dmar, "DMAB");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM5 (General-purpose-timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM5 (General-purpose-timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *smcr; // 0x8 Slave mode control register
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccmr2_output; // 0x1C Capture/compare mode register 2 (output mode)
			Object *ccmr2_input; // 0x1C Capture/compare mode register 2 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *ccr2; // 0x38 Capture/compare register 2
			Object *ccr3; // 0x3C Capture/compare register 3
			Object *ccr4; // 0x40 Capture/compare register 4
			Object *dcr; // 0x48 DMA control register
			Object *dmar; // 0x4C DMA address for full transfer
			Object *or; // 0x50 TIM5 option register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *dir; // [4:4] Direction
				Object *cms; // [5:6] Center-aligned mode selection
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *ccds; // [3:3] Capture/compare DMA selection
				Object *mms; // [4:6] Master mode selection
				Object *ti1s; // [7:7] TI1 selection
			} cr2;

			// SMCR (Slave mode control register) bitfields.
			struct {
				Object *sms; // [0:2] Slave mode selection
				Object *ts; // [4:6] Trigger selection
				Object *msm; // [7:7] Master/Slave mode
				Object *etf; // [8:11] External trigger filter
				Object *etps; // [12:13] External trigger prescaler
				Object *ece; // [14:14] External clock enable
				Object *etp; // [15:15] External trigger polarity
			} smcr;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
				Object *cc2ie; // [2:2] Capture/Compare 2 interrupt enable
				Object *cc3ie; // [3:3] Capture/Compare 3 interrupt enable
				Object *cc4ie; // [4:4] Capture/Compare 4 interrupt enable
				Object *tie; // [6:6] Trigger interrupt enable
				Object *ude; // [8:8] Update DMA request enable
				Object *cc1de; // [9:9] Capture/Compare 1 DMA request enable
				Object *cc2de; // [10:10] Capture/Compare 2 DMA request enable
				Object *cc3de; // [11:11] Capture/Compare 3 DMA request enable
				Object *cc4de; // [12:12] Capture/Compare 4 DMA request enable
				Object *tde; // [14:14] Trigger DMA request enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc2if; // [2:2] Capture/Compare 2 interrupt flag
				Object *cc3if; // [3:3] Capture/Compare 3 interrupt flag
				Object *cc4if; // [4:4] Capture/Compare 4 interrupt flag
				Object *tif; // [6:6] Trigger interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
				Object *cc2of; // [10:10] Capture/compare 2 overcapture flag
				Object *cc3of; // [11:11] Capture/Compare 3 overcapture flag
				Object *cc4of; // [12:12] Capture/Compare 4 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
				Object *cc2g; // [2:2] Capture/compare 2 generation
				Object *cc3g; // [3:3] Capture/compare 3 generation
				Object *cc4g; // [4:4] Capture/compare 4 generation
				Object *tg; // [6:6] Trigger generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] CC1S
				Object *oc1fe; // [2:2] OC1FE
				Object *oc1pe; // [3:3] OC1PE
				Object *oc1m; // [4:6] OC1M
				Object *oc1ce; // [7:7] OC1CE
				Object *cc2s; // [8:9] CC2S
				Object *oc2fe; // [10:10] OC2FE
				Object *oc2pe; // [11:11] OC2PE
				Object *oc2m; // [12:14] OC2M
				Object *oc2ce; // [15:15] OC2CE
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *ic2pcs; // [10:11] Input capture 2 prescaler
				Object *ic2f; // [12:15] Input capture 2 filter
			} ccmr1_input;

			// CCMR2_Output (Capture/compare mode register 2 (output mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] CC3S
				Object *oc3fe; // [2:2] OC3FE
				Object *oc3pe; // [3:3] OC3PE
				Object *oc3m; // [4:6] OC3M
				Object *oc3ce; // [7:7] OC3CE
				Object *cc4s; // [8:9] CC4S
				Object *oc4fe; // [10:10] OC4FE
				Object *oc4pe; // [11:11] OC4PE
				Object *oc4m; // [12:14] OC4M
				Object *o24ce; // [15:15] O24CE
			} ccmr2_output;

			// CCMR2_Input (Capture/compare mode register 2 (input mode)) bitfields.
			struct {
				Object *cc3s; // [0:1] Capture/compare 3 selection
				Object *ic3psc; // [2:3] Input capture 3 prescaler
				Object *ic3f; // [4:7] Input capture 3 filter
				Object *cc4s; // [8:9] Capture/Compare 4 selection
				Object *ic4psc; // [10:11] Input capture 4 prescaler
				Object *ic4f; // [12:15] Input capture 4 filter
			} ccmr2_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
				Object *cc2e; // [4:4] Capture/Compare 2 output enable
				Object *cc2p; // [5:5] Capture/Compare 2 output Polarity
				Object *cc2np; // [7:7] Capture/Compare 2 output Polarity
				Object *cc3e; // [8:8] Capture/Compare 3 output enable
				Object *cc3p; // [9:9] Capture/Compare 3 output Polarity
				Object *cc3np; // [11:11] Capture/Compare 3 output Polarity
				Object *cc4e; // [12:12] Capture/Compare 4 output enable
				Object *cc4p; // [13:13] Capture/Compare 3 output Polarity
				Object *cc4np; // [15:15] Capture/Compare 4 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt_l; // [0:15] Low counter value
				Object *cnt_h; // [16:31] High counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr_l; // [0:15] Low Auto-reload value
				Object *arr_h; // [16:31] High Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1_l; // [0:15] Low Capture/Compare 1 value
				Object *ccr1_h; // [16:31] High Capture/Compare 1 value
			} ccr1;

			// CCR2 (Capture/compare register 2) bitfields.
			struct {
				Object *ccr2_l; // [0:15] Low Capture/Compare 2 value
				Object *ccr2_h; // [16:31] High Capture/Compare 2 value
			} ccr2;

			// CCR3 (Capture/compare register 3) bitfields.
			struct {
				Object *ccr3_l; // [0:15] Low Capture/Compare value
				Object *ccr3_h; // [16:31] High Capture/Compare value
			} ccr3;

			// CCR4 (Capture/compare register 4) bitfields.
			struct {
				Object *ccr4_l; // [0:15] Low Capture/Compare value
				Object *ccr4_h; // [16:31] High Capture/Compare value
			} ccr4;

			// DCR (DMA control register) bitfields.
			struct {
				Object *dba; // [0:4] DMA base address
				Object *dbl; // [8:12] DMA burst length
			} dcr;

			// DMAR (DMA address for full transfer) bitfields.
			struct {
				Object *dmab; // [0:15] DMA register for burst accesses
			} dmar;

			// OR (TIM5 option register) bitfields.
			struct {
				Object *it4_rmp; // [6:7] Timer Input 4 remap
			} or;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM5State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim5_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM5State *state = STM32_TIM5_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smcr = cm_object_get_child_by_name(obj, "SMCR");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccmr2_output = cm_object_get_child_by_name(obj, "CCMR2_Output");
	state->f4.reg.ccmr2_input = cm_object_get_child_by_name(obj, "CCMR2_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.ccr2 = cm_object_get_child_by_name(obj, "CCR2");
	state->f4.reg.ccr3 = cm_object_get_child_by_name(obj, "CCR3");
	state->f4.reg.ccr4 = cm_object_get_child_by_name(obj, "CCR4");
	state->f4.reg.dcr = cm_object_get_child_by_name(obj, "DCR");
	state->f4.reg.dmar = cm_object_get_child_by_name(obj, "DMAR");
	state->f4.reg.or = cm_object_get_child_by_name(obj, "OR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.dir = cm_object_get_child_by_name(state->f4.reg.cr1, "DIR");
	state->f4.fld.cr1.cms = cm_object_get_child_by_name(state->f4.reg.cr1, "CMS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// CR2 bitfields.
	state->f4.fld.cr2.ccds = cm_object_get_child_by_name(state->f4.reg.cr2, "CCDS");
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");
	state->f4.fld.cr2.ti1s = cm_object_get_child_by_name(state->f4.reg.cr2, "TI1S");

	// SMCR bitfields.
	state->f4.fld.smcr.sms = cm_object_get_child_by_name(state->f4.reg.smcr, "SMS");
	state->f4.fld.smcr.ts = cm_object_get_child_by_name(state->f4.reg.smcr, "TS");
	state->f4.fld.smcr.msm = cm_object_get_child_by_name(state->f4.reg.smcr, "MSM");
	state->f4.fld.smcr.etf = cm_object_get_child_by_name(state->f4.reg.smcr, "ETF");
	state->f4.fld.smcr.etps = cm_object_get_child_by_name(state->f4.reg.smcr, "ETPS");
	state->f4.fld.smcr.ece = cm_object_get_child_by_name(state->f4.reg.smcr, "ECE");
	state->f4.fld.smcr.etp = cm_object_get_child_by_name(state->f4.reg.smcr, "ETP");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");
	state->f4.fld.dier.cc2ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC2IE");
	state->f4.fld.dier.cc3ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC3IE");
	state->f4.fld.dier.cc4ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC4IE");
	state->f4.fld.dier.tie = cm_object_get_child_by_name(state->f4.reg.dier, "TIE");
	state->f4.fld.dier.ude = cm_object_get_child_by_name(state->f4.reg.dier, "UDE");
	state->f4.fld.dier.cc1de = cm_object_get_child_by_name(state->f4.reg.dier, "CC1DE");
	state->f4.fld.dier.cc2de = cm_object_get_child_by_name(state->f4.reg.dier, "CC2DE");
	state->f4.fld.dier.cc3de = cm_object_get_child_by_name(state->f4.reg.dier, "CC3DE");
	state->f4.fld.dier.cc4de = cm_object_get_child_by_name(state->f4.reg.dier, "CC4DE");
	state->f4.fld.dier.tde = cm_object_get_child_by_name(state->f4.reg.dier, "TDE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc2if = cm_object_get_child_by_name(state->f4.reg.sr, "CC2IF");
	state->f4.fld.sr.cc3if = cm_object_get_child_by_name(state->f4.reg.sr, "CC3IF");
	state->f4.fld.sr.cc4if = cm_object_get_child_by_name(state->f4.reg.sr, "CC4IF");
	state->f4.fld.sr.tif = cm_object_get_child_by_name(state->f4.reg.sr, "TIF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");
	state->f4.fld.sr.cc2of = cm_object_get_child_by_name(state->f4.reg.sr, "CC2OF");
	state->f4.fld.sr.cc3of = cm_object_get_child_by_name(state->f4.reg.sr, "CC3OF");
	state->f4.fld.sr.cc4of = cm_object_get_child_by_name(state->f4.reg.sr, "CC4OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");
	state->f4.fld.egr.cc2g = cm_object_get_child_by_name(state->f4.reg.egr, "CC2G");
	state->f4.fld.egr.cc3g = cm_object_get_child_by_name(state->f4.reg.egr, "CC3G");
	state->f4.fld.egr.cc4g = cm_object_get_child_by_name(state->f4.reg.egr, "CC4G");
	state->f4.fld.egr.tg = cm_object_get_child_by_name(state->f4.reg.egr, "TG");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");
	state->f4.fld.ccmr1_output.oc1ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1CE");
	state->f4.fld.ccmr1_output.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC2S");
	state->f4.fld.ccmr1_output.oc2fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2FE");
	state->f4.fld.ccmr1_output.oc2pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2PE");
	state->f4.fld.ccmr1_output.oc2m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2M");
	state->f4.fld.ccmr1_output.oc2ce = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2CE");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");
	state->f4.fld.ccmr1_input.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC2S");
	state->f4.fld.ccmr1_input.ic2pcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2PCS");
	state->f4.fld.ccmr1_input.ic2f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2F");

	// CCMR2_Output bitfields.
	state->f4.fld.ccmr2_output.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC3S");
	state->f4.fld.ccmr2_output.oc3fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3FE");
	state->f4.fld.ccmr2_output.oc3pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3PE");
	state->f4.fld.ccmr2_output.oc3m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3M");
	state->f4.fld.ccmr2_output.oc3ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC3CE");
	state->f4.fld.ccmr2_output.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "CC4S");
	state->f4.fld.ccmr2_output.oc4fe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4FE");
	state->f4.fld.ccmr2_output.oc4pe = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4PE");
	state->f4.fld.ccmr2_output.oc4m = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "OC4M");
	state->f4.fld.ccmr2_output.o24ce = cm_object_get_child_by_name(state->f4.reg.ccmr2_output, "O24CE");

	// CCMR2_Input bitfields.
	state->f4.fld.ccmr2_input.cc3s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC3S");
	state->f4.fld.ccmr2_input.ic3psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3PSC");
	state->f4.fld.ccmr2_input.ic3f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC3F");
	state->f4.fld.ccmr2_input.cc4s = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "CC4S");
	state->f4.fld.ccmr2_input.ic4psc = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4PSC");
	state->f4.fld.ccmr2_input.ic4f = cm_object_get_child_by_name(state->f4.reg.ccmr2_input, "IC4F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");
	state->f4.fld.ccer.cc2e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2E");
	state->f4.fld.ccer.cc2p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2P");
	state->f4.fld.ccer.cc2np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NP");
	state->f4.fld.ccer.cc3e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3E");
	state->f4.fld.ccer.cc3p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3P");
	state->f4.fld.ccer.cc3np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC3NP");
	state->f4.fld.ccer.cc4e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4E");
	state->f4.fld.ccer.cc4p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4P");
	state->f4.fld.ccer.cc4np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC4NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt_l = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_L");
	state->f4.fld.cnt.cnt_h = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT_H");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr_l = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_L");
	state->f4.fld.arr.arr_h = cm_object_get_child_by_name(state->f4.reg.arr, "ARR_H");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1_l = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_L");
	state->f4.fld.ccr1.ccr1_h = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1_H");

	// CCR2 bitfields.
	state->f4.fld.ccr2.ccr2_l = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_L");
	state->f4.fld.ccr2.ccr2_h = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2_H");

	// CCR3 bitfields.
	state->f4.fld.ccr3.ccr3_l = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_L");
	state->f4.fld.ccr3.ccr3_h = cm_object_get_child_by_name(state->f4.reg.ccr3, "CCR3_H");

	// CCR4 bitfields.
	state->f4.fld.ccr4.ccr4_l = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_L");
	state->f4.fld.ccr4.ccr4_h = cm_object_get_child_by_name(state->f4.reg.ccr4, "CCR4_H");

	// DCR bitfields.
	state->f4.fld.dcr.dba = cm_object_get_child_by_name(state->f4.reg.dcr, "DBA");
	state->f4.fld.dcr.dbl = cm_object_get_child_by_name(state->f4.reg.dcr, "DBL");

	// DMAR bitfields.
	state->f4.fld.dmar.dmab = cm_object_get_child_by_name(state->f4.reg.dmar, "DMAB");

	// OR bitfields.
	state->f4.fld.or.it4_rmp = cm_object_get_child_by_name(state->f4.reg.or, "IT4_RMP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM9 (General purpose timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM9 (General purpose timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *smcr; // 0x8 Slave mode control register
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *ccr2; // 0x38 Capture/compare register 2
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *mms; // [4:6] Master mode selection
			} cr2;

			// SMCR (Slave mode control register) bitfields.
			struct {
				Object *sms; // [0:2] Slave mode selection
				Object *ts; // [4:6] Trigger selection
				Object *msm; // [7:7] Master/Slave mode
			} smcr;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
				Object *cc2ie; // [2:2] Capture/Compare 2 interrupt enable
				Object *tie; // [6:6] Trigger interrupt enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc2if; // [2:2] Capture/Compare 2 interrupt flag
				Object *tif; // [6:6] Trigger interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
				Object *cc2of; // [10:10] Capture/compare 2 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
				Object *cc2g; // [2:2] Capture/compare 2 generation
				Object *tg; // [6:6] Trigger generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *oc1fe; // [2:2] Output Compare 1 fast enable
				Object *oc1pe; // [3:3] Output Compare 1 preload enable
				Object *oc1m; // [4:6] Output Compare 1 mode
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *oc2fe; // [10:10] Output Compare 2 fast enable
				Object *oc2pe; // [11:11] Output Compare 2 preload enable
				Object *oc2m; // [12:14] Output Compare 2 mode
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:6] Input capture 1 filter
				Object *cc2s; // [8:9] Capture/Compare 2 selection
				Object *ic2pcs; // [10:11] Input capture 2 prescaler
				Object *ic2f; // [12:14] Input capture 2 filter
			} ccmr1_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
				Object *cc2e; // [4:4] Capture/Compare 2 output enable
				Object *cc2p; // [5:5] Capture/Compare 2 output Polarity
				Object *cc2np; // [7:7] Capture/Compare 2 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt; // [0:15] Counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr; // [0:15] Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1; // [0:15] Capture/Compare 1 value
			} ccr1;

			// CCR2 (Capture/compare register 2) bitfields.
			struct {
				Object *ccr2; // [0:15] Capture/Compare 2 value
			} ccr2;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM9State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim9_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM9State *state = STM32_TIM9_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.smcr = cm_object_get_child_by_name(obj, "SMCR");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.ccr2 = cm_object_get_child_by_name(obj, "CCR2");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// CR2 bitfields.
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");

	// SMCR bitfields.
	state->f4.fld.smcr.sms = cm_object_get_child_by_name(state->f4.reg.smcr, "SMS");
	state->f4.fld.smcr.ts = cm_object_get_child_by_name(state->f4.reg.smcr, "TS");
	state->f4.fld.smcr.msm = cm_object_get_child_by_name(state->f4.reg.smcr, "MSM");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");
	state->f4.fld.dier.cc2ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC2IE");
	state->f4.fld.dier.tie = cm_object_get_child_by_name(state->f4.reg.dier, "TIE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc2if = cm_object_get_child_by_name(state->f4.reg.sr, "CC2IF");
	state->f4.fld.sr.tif = cm_object_get_child_by_name(state->f4.reg.sr, "TIF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");
	state->f4.fld.sr.cc2of = cm_object_get_child_by_name(state->f4.reg.sr, "CC2OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");
	state->f4.fld.egr.cc2g = cm_object_get_child_by_name(state->f4.reg.egr, "CC2G");
	state->f4.fld.egr.tg = cm_object_get_child_by_name(state->f4.reg.egr, "TG");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");
	state->f4.fld.ccmr1_output.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC2S");
	state->f4.fld.ccmr1_output.oc2fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2FE");
	state->f4.fld.ccmr1_output.oc2pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2PE");
	state->f4.fld.ccmr1_output.oc2m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC2M");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");
	state->f4.fld.ccmr1_input.cc2s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC2S");
	state->f4.fld.ccmr1_input.ic2pcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2PCS");
	state->f4.fld.ccmr1_input.ic2f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC2F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");
	state->f4.fld.ccer.cc2e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2E");
	state->f4.fld.ccer.cc2p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2P");
	state->f4.fld.ccer.cc2np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC2NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr = cm_object_get_child_by_name(state->f4.reg.arr, "ARR");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1 = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1");

	// CCR2 bitfields.
	state->f4.fld.ccr2.ccr2 = cm_object_get_child_by_name(state->f4.reg.ccr2, "CCR2");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM10 (General-purpose-timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM10 (General-purpose-timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *oc1fe; // [2:2] Output Compare 1 fast enable
				Object *oc1pe; // [3:3] Output Compare 1 preload enable
				Object *oc1m; // [4:6] Output Compare 1 mode
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
			} ccmr1_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt; // [0:15] Counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr; // [0:15] Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1; // [0:15] Capture/Compare 1 value
			} ccr1;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM10State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim10_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM10State *state = STM32_TIM10_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr = cm_object_get_child_by_name(state->f4.reg.arr, "ARR");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1 = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM11 (General-purpose-timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM11 (General-purpose-timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *ccmr1_output; // 0x18 Capture/compare mode register 1 (output mode)
			Object *ccmr1_input; // 0x18 Capture/compare mode register 1 (input mode)
			Object *ccer; // 0x20 Capture/compare enable register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
			Object *ccr1; // 0x34 Capture/compare register 1
			Object *or; // 0x50 Option register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *arpe; // [7:7] Auto-reload preload enable
				Object *ckd; // [8:9] Clock division
			} cr1;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *cc1ie; // [1:1] Capture/Compare 1 interrupt enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
				Object *cc1if; // [1:1] Capture/compare 1 interrupt flag
				Object *cc1of; // [9:9] Capture/Compare 1 overcapture flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
				Object *cc1g; // [1:1] Capture/compare 1 generation
			} egr;

			// CCMR1_Output (Capture/compare mode register 1 (output mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *oc1fe; // [2:2] Output Compare 1 fast enable
				Object *oc1pe; // [3:3] Output Compare 1 preload enable
				Object *oc1m; // [4:6] Output Compare 1 mode
			} ccmr1_output;

			// CCMR1_Input (Capture/compare mode register 1 (input mode)) bitfields.
			struct {
				Object *cc1s; // [0:1] Capture/Compare 1 selection
				Object *icpcs; // [2:3] Input capture 1 prescaler
				Object *ic1f; // [4:7] Input capture 1 filter
			} ccmr1_input;

			// CCER (Capture/compare enable register) bitfields.
			struct {
				Object *cc1e; // [0:0] Capture/Compare 1 output enable
				Object *cc1p; // [1:1] Capture/Compare 1 output Polarity
				Object *cc1np; // [3:3] Capture/Compare 1 output Polarity
			} ccer;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt; // [0:15] Counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr; // [0:15] Auto-reload value
			} arr;

			// CCR1 (Capture/compare register 1) bitfields.
			struct {
				Object *ccr1; // [0:15] Capture/Compare 1 value
			} ccr1;

			// OR (Option register) bitfields.
			struct {
				Object *rmp; // [0:1] Input 1 remapping capability
			} or;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM11State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim11_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM11State *state = STM32_TIM11_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.ccmr1_output = cm_object_get_child_by_name(obj, "CCMR1_Output");
	state->f4.reg.ccmr1_input = cm_object_get_child_by_name(obj, "CCMR1_Input");
	state->f4.reg.ccer = cm_object_get_child_by_name(obj, "CCER");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");
	state->f4.reg.ccr1 = cm_object_get_child_by_name(obj, "CCR1");
	state->f4.reg.or = cm_object_get_child_by_name(obj, "OR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");
	state->f4.fld.cr1.ckd = cm_object_get_child_by_name(state->f4.reg.cr1, "CKD");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.cc1ie = cm_object_get_child_by_name(state->f4.reg.dier, "CC1IE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");
	state->f4.fld.sr.cc1if = cm_object_get_child_by_name(state->f4.reg.sr, "CC1IF");
	state->f4.fld.sr.cc1of = cm_object_get_child_by_name(state->f4.reg.sr, "CC1OF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");
	state->f4.fld.egr.cc1g = cm_object_get_child_by_name(state->f4.reg.egr, "CC1G");

	// CCMR1_Output bitfields.
	state->f4.fld.ccmr1_output.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "CC1S");
	state->f4.fld.ccmr1_output.oc1fe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1FE");
	state->f4.fld.ccmr1_output.oc1pe = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1PE");
	state->f4.fld.ccmr1_output.oc1m = cm_object_get_child_by_name(state->f4.reg.ccmr1_output, "OC1M");

	// CCMR1_Input bitfields.
	state->f4.fld.ccmr1_input.cc1s = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "CC1S");
	state->f4.fld.ccmr1_input.icpcs = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "ICPCS");
	state->f4.fld.ccmr1_input.ic1f = cm_object_get_child_by_name(state->f4.reg.ccmr1_input, "IC1F");

	// CCER bitfields.
	state->f4.fld.ccer.cc1e = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1E");
	state->f4.fld.ccer.cc1p = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1P");
	state->f4.fld.ccer.cc1np = cm_object_get_child_by_name(state->f4.reg.ccer, "CC1NP");

	// CNT bitfields.
	state->f4.fld.cnt.cnt = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr = cm_object_get_child_by_name(state->f4.reg.arr, "ARR");

	// CCR1 bitfields.
	state->f4.fld.ccr1.ccr1 = cm_object_get_child_by_name(state->f4.reg.ccr1, "CCR1");

	// OR bitfields.
	state->f4.fld.or.rmp = cm_object_get_child_by_name(state->f4.reg.or, "RMP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// TIM6 (Basic timers) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 TIM6 (Basic timers) registers.
		struct {
			Object *cr1; // 0x0 Control register 1
			Object *cr2; // 0x4 Control register 2
			Object *dier; // 0xC DMA/Interrupt enable register
			Object *sr; // 0x10 Status register
			Object *egr; // 0x14 Event generation register
			Object *cnt; // 0x24 Counter
			Object *psc; // 0x28 Prescaler
			Object *arr; // 0x2C Auto-reload register
		} reg;

		struct {

			// CR1 (Control register 1) bitfields.
			struct {
				Object *cen; // [0:0] Counter enable
				Object *udis; // [1:1] Update disable
				Object *urs; // [2:2] Update request source
				Object *opm; // [3:3] One-pulse mode
				Object *arpe; // [7:7] Auto-reload preload enable
			} cr1;

			// CR2 (Control register 2) bitfields.
			struct {
				Object *mms; // [4:6] Master mode selection
			} cr2;

			// DIER (DMA/Interrupt enable register) bitfields.
			struct {
				Object *uie; // [0:0] Update interrupt enable
				Object *ude; // [8:8] Update DMA request enable
			} dier;

			// SR (Status register) bitfields.
			struct {
				Object *uif; // [0:0] Update interrupt flag
			} sr;

			// EGR (Event generation register) bitfields.
			struct {
				Object *ug; // [0:0] Update generation
			} egr;

			// CNT (Counter) bitfields.
			struct {
				Object *cnt; // [0:15] Low counter value
			} cnt;

			// PSC (Prescaler) bitfields.
			struct {
				Object *psc; // [0:15] Prescaler value
			} psc;

			// ARR (Auto-reload register) bitfields.
			struct {
				Object *arr; // [0:15] Low Auto-reload value
			} arr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32TIM6State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_tim6_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32TIM6State *state = STM32_TIM6_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.cr1 = cm_object_get_child_by_name(obj, "CR1");
	state->f4.reg.cr2 = cm_object_get_child_by_name(obj, "CR2");
	state->f4.reg.dier = cm_object_get_child_by_name(obj, "DIER");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.egr = cm_object_get_child_by_name(obj, "EGR");
	state->f4.reg.cnt = cm_object_get_child_by_name(obj, "CNT");
	state->f4.reg.psc = cm_object_get_child_by_name(obj, "PSC");
	state->f4.reg.arr = cm_object_get_child_by_name(obj, "ARR");

	// CR1 bitfields.
	state->f4.fld.cr1.cen = cm_object_get_child_by_name(state->f4.reg.cr1, "CEN");
	state->f4.fld.cr1.udis = cm_object_get_child_by_name(state->f4.reg.cr1, "UDIS");
	state->f4.fld.cr1.urs = cm_object_get_child_by_name(state->f4.reg.cr1, "URS");
	state->f4.fld.cr1.opm = cm_object_get_child_by_name(state->f4.reg.cr1, "OPM");
	state->f4.fld.cr1.arpe = cm_object_get_child_by_name(state->f4.reg.cr1, "ARPE");

	// CR2 bitfields.
	state->f4.fld.cr2.mms = cm_object_get_child_by_name(state->f4.reg.cr2, "MMS");

	// DIER bitfields.
	state->f4.fld.dier.uie = cm_object_get_child_by_name(state->f4.reg.dier, "UIE");
	state->f4.fld.dier.ude = cm_object_get_child_by_name(state->f4.reg.dier, "UDE");

	// SR bitfields.
	state->f4.fld.sr.uif = cm_object_get_child_by_name(state->f4.reg.sr, "UIF");

	// EGR bitfields.
	state->f4.fld.egr.ug = cm_object_get_child_by_name(state->f4.reg.egr, "UG");

	// CNT bitfields.
	state->f4.fld.cnt.cnt = cm_object_get_child_by_name(state->f4.reg.cnt, "CNT");

	// PSC bitfields.
	state->f4.fld.psc.psc = cm_object_get_child_by_name(state->f4.reg.psc, "PSC");

	// ARR bitfields.
	state->f4.fld.arr.arr = cm_object_get_child_by_name(state->f4.reg.arr, "ARR");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// ETHERNET_MAC (Ethernet: media access control (MAC)) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 ETHERNET_MAC (Ethernet: media access control (MAC)) registers.
		struct {
			Object *maccr; // 0x0 Ethernet MAC configuration register
			Object *macffr; // 0x4 Ethernet MAC frame filter register
			Object *machthr; // 0x8 Ethernet MAC hash table high register
			Object *machtlr; // 0xC Ethernet MAC hash table low register
			Object *macmiiar; // 0x10 Ethernet MAC MII address register
			Object *macmiidr; // 0x14 Ethernet MAC MII data register
			Object *macfcr; // 0x18 Ethernet MAC flow control register
			Object *macvlantr; // 0x1C Ethernet MAC VLAN tag register
			Object *macpmtcsr; // 0x2C Ethernet MAC PMT control and status register
			Object *macdbgr; // 0x34 Ethernet MAC debug register
			Object *macsr; // 0x38 Ethernet MAC interrupt status register
			Object *macimr; // 0x3C Ethernet MAC interrupt mask register
			Object *maca0hr; // 0x40 Ethernet MAC address 0 high register
			Object *maca0lr; // 0x44 Ethernet MAC address 0 low register
			Object *maca1hr; // 0x48 Ethernet MAC address 1 high register
			Object *maca1lr; // 0x4C Ethernet MAC address1 low register
			Object *maca2hr; // 0x50 Ethernet MAC address 2 high register
			Object *maca2lr; // 0x54 Ethernet MAC address 2 low register
			Object *maca3hr; // 0x58 Ethernet MAC address 3 high register
			Object *maca3lr; // 0x5C Ethernet MAC address 3 low register
		} reg;

		struct {

			// MACCR (Ethernet MAC configuration register) bitfields.
			struct {
				Object *re; // [2:2] RE
				Object *te; // [3:3] TE
				Object *dc; // [4:4] DC
				Object *bl; // [5:6] BL
				Object *apcs; // [7:7] APCS
				Object *rd; // [9:9] RD
				Object *ipco; // [10:10] IPCO
				Object *dm; // [11:11] DM
				Object *lm; // [12:12] LM
				Object *rod; // [13:13] ROD
				Object *fes; // [14:14] FES
				Object *csd; // [16:16] CSD
				Object *ifg; // [17:19] IFG
				Object *jd; // [22:22] JD
				Object *wd; // [23:23] WD
				Object *cstf; // [25:25] CSTF
			} maccr;

			// MACFFR (Ethernet MAC frame filter register) bitfields.
			struct {
				Object *pm; // [0:0] No description available
				Object *hu; // [1:1] No description available
				Object *hm; // [2:2] No description available
				Object *daif; // [3:3] No description available
				Object *ram; // [4:4] No description available
				Object *bfd; // [5:5] No description available
				Object *pcf; // [6:6] No description available
				Object *saif; // [7:7] No description available
				Object *saf; // [8:8] No description available
				Object *hpf; // [9:9] No description available
				Object *ra; // [31:31] No description available
			} macffr;

			// MACHTHR (Ethernet MAC hash table high register) bitfields.
			struct {
				Object *hth; // [0:31] No description available
			} machthr;

			// MACHTLR (Ethernet MAC hash table low register) bitfields.
			struct {
				Object *htl; // [0:31] No description available
			} machtlr;

			// MACMIIAR (Ethernet MAC MII address register) bitfields.
			struct {
				Object *mb; // [0:0] No description available
				Object *mw; // [1:1] No description available
				Object *cr; // [2:4] No description available
				Object *mr; // [6:10] No description available
				Object *pa; // [11:15] No description available
			} macmiiar;

			// MACMIIDR (Ethernet MAC MII data register) bitfields.
			struct {
				Object *td; // [0:15] No description available
			} macmiidr;

			// MACFCR (Ethernet MAC flow control register) bitfields.
			struct {
				Object *fcb; // [0:0] No description available
				Object *tfce; // [1:1] No description available
				Object *rfce; // [2:2] No description available
				Object *upfd; // [3:3] No description available
				Object *plt; // [4:5] No description available
				Object *zqpd; // [7:7] No description available
				Object *pt; // [16:31] No description available
			} macfcr;

			// MACVLANTR (Ethernet MAC VLAN tag register) bitfields.
			struct {
				Object *vlanti; // [0:15] No description available
				Object *vlantc; // [16:16] No description available
			} macvlantr;

			// MACPMTCSR (Ethernet MAC PMT control and status register) bitfields.
			struct {
				Object *pd; // [0:0] No description available
				Object *mpe; // [1:1] No description available
				Object *wfe; // [2:2] No description available
				Object *mpr; // [5:5] No description available
				Object *wfr; // [6:6] No description available
				Object *gu; // [9:9] No description available
				Object *wffrpr; // [31:31] No description available
			} macpmtcsr;

			// MACDBGR (Ethernet MAC debug register) bitfields.
			struct {
				Object *cr; // [0:0] CR
				Object *csr; // [1:1] CSR
				Object *ror; // [2:2] ROR
				Object *mcf; // [3:3] MCF
				Object *mcp; // [4:4] MCP
				Object *mcfhp; // [5:5] MCFHP
			} macdbgr;

			// MACSR (Ethernet MAC interrupt status register) bitfields.
			struct {
				Object *pmts; // [3:3] No description available
				Object *mmcs; // [4:4] No description available
				Object *mmcrs; // [5:5] No description available
				Object *mmcts; // [6:6] No description available
				Object *tsts; // [9:9] No description available
			} macsr;

			// MACIMR (Ethernet MAC interrupt mask register) bitfields.
			struct {
				Object *pmtim; // [3:3] No description available
				Object *tstim; // [9:9] No description available
			} macimr;

			// MACA0HR (Ethernet MAC address 0 high register) bitfields.
			struct {
				Object *maca0h; // [0:15] MAC address0 high
				Object *mo; // [31:31] Always 1
			} maca0hr;

			// MACA0LR (Ethernet MAC address 0 low register) bitfields.
			struct {
				Object *maca0l; // [0:31] 0
			} maca0lr;

			// MACA1HR (Ethernet MAC address 1 high register) bitfields.
			struct {
				Object *maca1h; // [0:15] No description available
				Object *mbc; // [24:29] No description available
				Object *sa; // [30:30] No description available
				Object *ae; // [31:31] No description available
			} maca1hr;

			// MACA1LR (Ethernet MAC address1 low register) bitfields.
			struct {
				Object *maca1lr; // [0:31] No description available
			} maca1lr;

			// MACA2HR (Ethernet MAC address 2 high register) bitfields.
			struct {
				Object *mac2ah; // [0:15] No description available
				Object *mbc; // [24:29] No description available
				Object *sa; // [30:30] No description available
				Object *ae; // [31:31] No description available
			} maca2hr;

			// MACA2LR (Ethernet MAC address 2 low register) bitfields.
			struct {
				Object *maca2l; // [0:30] No description available
			} maca2lr;

			// MACA3HR (Ethernet MAC address 3 high register) bitfields.
			struct {
				Object *maca3h; // [0:15] No description available
				Object *mbc; // [24:29] No description available
				Object *sa; // [30:30] No description available
				Object *ae; // [31:31] No description available
			} maca3hr;

			// MACA3LR (Ethernet MAC address 3 low register) bitfields.
			struct {
				Object *mbca3l; // [0:31] No description available
			} maca3lr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32ETHERNET_MACState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_ethernet_mac_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32ETHERNET_MACState *state = STM32_ETHERNET_MAC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.maccr = cm_object_get_child_by_name(obj, "MACCR");
	state->f4.reg.macffr = cm_object_get_child_by_name(obj, "MACFFR");
	state->f4.reg.machthr = cm_object_get_child_by_name(obj, "MACHTHR");
	state->f4.reg.machtlr = cm_object_get_child_by_name(obj, "MACHTLR");
	state->f4.reg.macmiiar = cm_object_get_child_by_name(obj, "MACMIIAR");
	state->f4.reg.macmiidr = cm_object_get_child_by_name(obj, "MACMIIDR");
	state->f4.reg.macfcr = cm_object_get_child_by_name(obj, "MACFCR");
	state->f4.reg.macvlantr = cm_object_get_child_by_name(obj, "MACVLANTR");
	state->f4.reg.macpmtcsr = cm_object_get_child_by_name(obj, "MACPMTCSR");
	state->f4.reg.macdbgr = cm_object_get_child_by_name(obj, "MACDBGR");
	state->f4.reg.macsr = cm_object_get_child_by_name(obj, "MACSR");
	state->f4.reg.macimr = cm_object_get_child_by_name(obj, "MACIMR");
	state->f4.reg.maca0hr = cm_object_get_child_by_name(obj, "MACA0HR");
	state->f4.reg.maca0lr = cm_object_get_child_by_name(obj, "MACA0LR");
	state->f4.reg.maca1hr = cm_object_get_child_by_name(obj, "MACA1HR");
	state->f4.reg.maca1lr = cm_object_get_child_by_name(obj, "MACA1LR");
	state->f4.reg.maca2hr = cm_object_get_child_by_name(obj, "MACA2HR");
	state->f4.reg.maca2lr = cm_object_get_child_by_name(obj, "MACA2LR");
	state->f4.reg.maca3hr = cm_object_get_child_by_name(obj, "MACA3HR");
	state->f4.reg.maca3lr = cm_object_get_child_by_name(obj, "MACA3LR");

	// MACCR bitfields.
	state->f4.fld.maccr.re = cm_object_get_child_by_name(state->f4.reg.maccr, "RE");
	state->f4.fld.maccr.te = cm_object_get_child_by_name(state->f4.reg.maccr, "TE");
	state->f4.fld.maccr.dc = cm_object_get_child_by_name(state->f4.reg.maccr, "DC");
	state->f4.fld.maccr.bl = cm_object_get_child_by_name(state->f4.reg.maccr, "BL");
	state->f4.fld.maccr.apcs = cm_object_get_child_by_name(state->f4.reg.maccr, "APCS");
	state->f4.fld.maccr.rd = cm_object_get_child_by_name(state->f4.reg.maccr, "RD");
	state->f4.fld.maccr.ipco = cm_object_get_child_by_name(state->f4.reg.maccr, "IPCO");
	state->f4.fld.maccr.dm = cm_object_get_child_by_name(state->f4.reg.maccr, "DM");
	state->f4.fld.maccr.lm = cm_object_get_child_by_name(state->f4.reg.maccr, "LM");
	state->f4.fld.maccr.rod = cm_object_get_child_by_name(state->f4.reg.maccr, "ROD");
	state->f4.fld.maccr.fes = cm_object_get_child_by_name(state->f4.reg.maccr, "FES");
	state->f4.fld.maccr.csd = cm_object_get_child_by_name(state->f4.reg.maccr, "CSD");
	state->f4.fld.maccr.ifg = cm_object_get_child_by_name(state->f4.reg.maccr, "IFG");
	state->f4.fld.maccr.jd = cm_object_get_child_by_name(state->f4.reg.maccr, "JD");
	state->f4.fld.maccr.wd = cm_object_get_child_by_name(state->f4.reg.maccr, "WD");
	state->f4.fld.maccr.cstf = cm_object_get_child_by_name(state->f4.reg.maccr, "CSTF");

	// MACFFR bitfields.
	state->f4.fld.macffr.pm = cm_object_get_child_by_name(state->f4.reg.macffr, "PM");
	state->f4.fld.macffr.hu = cm_object_get_child_by_name(state->f4.reg.macffr, "HU");
	state->f4.fld.macffr.hm = cm_object_get_child_by_name(state->f4.reg.macffr, "HM");
	state->f4.fld.macffr.daif = cm_object_get_child_by_name(state->f4.reg.macffr, "DAIF");
	state->f4.fld.macffr.ram = cm_object_get_child_by_name(state->f4.reg.macffr, "RAM");
	state->f4.fld.macffr.bfd = cm_object_get_child_by_name(state->f4.reg.macffr, "BFD");
	state->f4.fld.macffr.pcf = cm_object_get_child_by_name(state->f4.reg.macffr, "PCF");
	state->f4.fld.macffr.saif = cm_object_get_child_by_name(state->f4.reg.macffr, "SAIF");
	state->f4.fld.macffr.saf = cm_object_get_child_by_name(state->f4.reg.macffr, "SAF");
	state->f4.fld.macffr.hpf = cm_object_get_child_by_name(state->f4.reg.macffr, "HPF");
	state->f4.fld.macffr.ra = cm_object_get_child_by_name(state->f4.reg.macffr, "RA");

	// MACHTHR bitfields.
	state->f4.fld.machthr.hth = cm_object_get_child_by_name(state->f4.reg.machthr, "HTH");

	// MACHTLR bitfields.
	state->f4.fld.machtlr.htl = cm_object_get_child_by_name(state->f4.reg.machtlr, "HTL");

	// MACMIIAR bitfields.
	state->f4.fld.macmiiar.mb = cm_object_get_child_by_name(state->f4.reg.macmiiar, "MB");
	state->f4.fld.macmiiar.mw = cm_object_get_child_by_name(state->f4.reg.macmiiar, "MW");
	state->f4.fld.macmiiar.cr = cm_object_get_child_by_name(state->f4.reg.macmiiar, "CR");
	state->f4.fld.macmiiar.mr = cm_object_get_child_by_name(state->f4.reg.macmiiar, "MR");
	state->f4.fld.macmiiar.pa = cm_object_get_child_by_name(state->f4.reg.macmiiar, "PA");

	// MACMIIDR bitfields.
	state->f4.fld.macmiidr.td = cm_object_get_child_by_name(state->f4.reg.macmiidr, "TD");

	// MACFCR bitfields.
	state->f4.fld.macfcr.fcb = cm_object_get_child_by_name(state->f4.reg.macfcr, "FCB");
	state->f4.fld.macfcr.tfce = cm_object_get_child_by_name(state->f4.reg.macfcr, "TFCE");
	state->f4.fld.macfcr.rfce = cm_object_get_child_by_name(state->f4.reg.macfcr, "RFCE");
	state->f4.fld.macfcr.upfd = cm_object_get_child_by_name(state->f4.reg.macfcr, "UPFD");
	state->f4.fld.macfcr.plt = cm_object_get_child_by_name(state->f4.reg.macfcr, "PLT");
	state->f4.fld.macfcr.zqpd = cm_object_get_child_by_name(state->f4.reg.macfcr, "ZQPD");
	state->f4.fld.macfcr.pt = cm_object_get_child_by_name(state->f4.reg.macfcr, "PT");

	// MACVLANTR bitfields.
	state->f4.fld.macvlantr.vlanti = cm_object_get_child_by_name(state->f4.reg.macvlantr, "VLANTI");
	state->f4.fld.macvlantr.vlantc = cm_object_get_child_by_name(state->f4.reg.macvlantr, "VLANTC");

	// MACPMTCSR bitfields.
	state->f4.fld.macpmtcsr.pd = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "PD");
	state->f4.fld.macpmtcsr.mpe = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "MPE");
	state->f4.fld.macpmtcsr.wfe = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "WFE");
	state->f4.fld.macpmtcsr.mpr = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "MPR");
	state->f4.fld.macpmtcsr.wfr = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "WFR");
	state->f4.fld.macpmtcsr.gu = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "GU");
	state->f4.fld.macpmtcsr.wffrpr = cm_object_get_child_by_name(state->f4.reg.macpmtcsr, "WFFRPR");

	// MACDBGR bitfields.
	state->f4.fld.macdbgr.cr = cm_object_get_child_by_name(state->f4.reg.macdbgr, "CR");
	state->f4.fld.macdbgr.csr = cm_object_get_child_by_name(state->f4.reg.macdbgr, "CSR");
	state->f4.fld.macdbgr.ror = cm_object_get_child_by_name(state->f4.reg.macdbgr, "ROR");
	state->f4.fld.macdbgr.mcf = cm_object_get_child_by_name(state->f4.reg.macdbgr, "MCF");
	state->f4.fld.macdbgr.mcp = cm_object_get_child_by_name(state->f4.reg.macdbgr, "MCP");
	state->f4.fld.macdbgr.mcfhp = cm_object_get_child_by_name(state->f4.reg.macdbgr, "MCFHP");

	// MACSR bitfields.
	state->f4.fld.macsr.pmts = cm_object_get_child_by_name(state->f4.reg.macsr, "PMTS");
	state->f4.fld.macsr.mmcs = cm_object_get_child_by_name(state->f4.reg.macsr, "MMCS");
	state->f4.fld.macsr.mmcrs = cm_object_get_child_by_name(state->f4.reg.macsr, "MMCRS");
	state->f4.fld.macsr.mmcts = cm_object_get_child_by_name(state->f4.reg.macsr, "MMCTS");
	state->f4.fld.macsr.tsts = cm_object_get_child_by_name(state->f4.reg.macsr, "TSTS");

	// MACIMR bitfields.
	state->f4.fld.macimr.pmtim = cm_object_get_child_by_name(state->f4.reg.macimr, "PMTIM");
	state->f4.fld.macimr.tstim = cm_object_get_child_by_name(state->f4.reg.macimr, "TSTIM");

	// MACA0HR bitfields.
	state->f4.fld.maca0hr.maca0h = cm_object_get_child_by_name(state->f4.reg.maca0hr, "MACA0H");
	state->f4.fld.maca0hr.mo = cm_object_get_child_by_name(state->f4.reg.maca0hr, "MO");

	// MACA0LR bitfields.
	state->f4.fld.maca0lr.maca0l = cm_object_get_child_by_name(state->f4.reg.maca0lr, "MACA0L");

	// MACA1HR bitfields.
	state->f4.fld.maca1hr.maca1h = cm_object_get_child_by_name(state->f4.reg.maca1hr, "MACA1H");
	state->f4.fld.maca1hr.mbc = cm_object_get_child_by_name(state->f4.reg.maca1hr, "MBC");
	state->f4.fld.maca1hr.sa = cm_object_get_child_by_name(state->f4.reg.maca1hr, "SA");
	state->f4.fld.maca1hr.ae = cm_object_get_child_by_name(state->f4.reg.maca1hr, "AE");

	// MACA1LR bitfields.
	state->f4.fld.maca1lr.maca1lr = cm_object_get_child_by_name(state->f4.reg.maca1lr, "MACA1LR");

	// MACA2HR bitfields.
	state->f4.fld.maca2hr.mac2ah = cm_object_get_child_by_name(state->f4.reg.maca2hr, "MAC2AH");
	state->f4.fld.maca2hr.mbc = cm_object_get_child_by_name(state->f4.reg.maca2hr, "MBC");
	state->f4.fld.maca2hr.sa = cm_object_get_child_by_name(state->f4.reg.maca2hr, "SA");
	state->f4.fld.maca2hr.ae = cm_object_get_child_by_name(state->f4.reg.maca2hr, "AE");

	// MACA2LR bitfields.
	state->f4.fld.maca2lr.maca2l = cm_object_get_child_by_name(state->f4.reg.maca2lr, "MACA2L");

	// MACA3HR bitfields.
	state->f4.fld.maca3hr.maca3h = cm_object_get_child_by_name(state->f4.reg.maca3hr, "MACA3H");
	state->f4.fld.maca3hr.mbc = cm_object_get_child_by_name(state->f4.reg.maca3hr, "MBC");
	state->f4.fld.maca3hr.sa = cm_object_get_child_by_name(state->f4.reg.maca3hr, "SA");
	state->f4.fld.maca3hr.ae = cm_object_get_child_by_name(state->f4.reg.maca3hr, "AE");

	// MACA3LR bitfields.
	state->f4.fld.maca3lr.mbca3l = cm_object_get_child_by_name(state->f4.reg.maca3lr, "MBCA3L");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// ETHERNET_MMC (Ethernet: MAC management counters) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 ETHERNET_MMC (Ethernet: MAC management counters) registers.
		struct {
			Object *mmccr; // 0x0 Ethernet MMC control register
			Object *mmcrir; // 0x4 Ethernet MMC receive interrupt register
			Object *mmctir; // 0x8 Ethernet MMC transmit interrupt register
			Object *mmcrimr; // 0xC Ethernet MMC receive interrupt mask register
			Object *mmctimr; // 0x10 Ethernet MMC transmit interrupt mask register
			Object *mmctgfsccr; // 0x4C Ethernet MMC transmitted good frames after a single collision counter
			Object *mmctgfmsccr; // 0x50 Ethernet MMC transmitted good frames after more than a single collision
			Object *mmctgfcr; // 0x68 Ethernet MMC transmitted good frames counter register
			Object *mmcrfcecr; // 0x94 Ethernet MMC received frames with CRC error counter register
			Object *mmcrfaecr; // 0x98 Ethernet MMC received frames with alignment error counter register
			Object *mmcrgufcr; // 0xC4 MMC received good unicast frames counter register
		} reg;

		struct {

			// MMCCR (Ethernet MMC control register) bitfields.
			struct {
				Object *cr; // [0:0] No description available
				Object *csr; // [1:1] No description available
				Object *ror; // [2:2] No description available
				Object *mcf; // [3:3] No description available
				Object *mcp; // [4:4] No description available
				Object *mcfhp; // [5:5] No description available
			} mmccr;

			// MMCRIR (Ethernet MMC receive interrupt register) bitfields.
			struct {
				Object *rfces; // [5:5] No description available
				Object *rfaes; // [6:6] No description available
				Object *rgufs; // [17:17] No description available
			} mmcrir;

			// MMCTIR (Ethernet MMC transmit interrupt register) bitfields.
			struct {
				Object *tgfscs; // [14:14] No description available
				Object *tgfmscs; // [15:15] No description available
				Object *tgfs; // [21:21] No description available
			} mmctir;

			// MMCRIMR (Ethernet MMC receive interrupt mask register) bitfields.
			struct {
				Object *rfcem; // [5:5] No description available
				Object *rfaem; // [6:6] No description available
				Object *rgufm; // [17:17] No description available
			} mmcrimr;

			// MMCTIMR (Ethernet MMC transmit interrupt mask register) bitfields.
			struct {
				Object *tgfscm; // [14:14] No description available
				Object *tgfmscm; // [15:15] No description available
				Object *tgfm; // [16:16] No description available
			} mmctimr;

			// MMCTGFSCCR (Ethernet MMC transmitted good frames after a single collision counter) bitfields.
			struct {
				Object *tgfscc; // [0:31] No description available
			} mmctgfsccr;

			// MMCTGFMSCCR (Ethernet MMC transmitted good frames after more than a single collision) bitfields.
			struct {
				Object *tgfmscc; // [0:31] No description available
			} mmctgfmsccr;

			// MMCTGFCR (Ethernet MMC transmitted good frames counter register) bitfields.
			struct {
				Object *tgfc; // [0:31] HTL
			} mmctgfcr;

			// MMCRFCECR (Ethernet MMC received frames with CRC error counter register) bitfields.
			struct {
				Object *rfcfc; // [0:31] No description available
			} mmcrfcecr;

			// MMCRFAECR (Ethernet MMC received frames with alignment error counter register) bitfields.
			struct {
				Object *rfaec; // [0:31] No description available
			} mmcrfaecr;

			// MMCRGUFCR (MMC received good unicast frames counter register) bitfields.
			struct {
				Object *rgufc; // [0:31] No description available
			} mmcrgufcr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32ETHERNET_MMCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_ethernet_mmc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32ETHERNET_MMCState *state = STM32_ETHERNET_MMC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.mmccr = cm_object_get_child_by_name(obj, "MMCCR");
	state->f4.reg.mmcrir = cm_object_get_child_by_name(obj, "MMCRIR");
	state->f4.reg.mmctir = cm_object_get_child_by_name(obj, "MMCTIR");
	state->f4.reg.mmcrimr = cm_object_get_child_by_name(obj, "MMCRIMR");
	state->f4.reg.mmctimr = cm_object_get_child_by_name(obj, "MMCTIMR");
	state->f4.reg.mmctgfsccr = cm_object_get_child_by_name(obj, "MMCTGFSCCR");
	state->f4.reg.mmctgfmsccr = cm_object_get_child_by_name(obj, "MMCTGFMSCCR");
	state->f4.reg.mmctgfcr = cm_object_get_child_by_name(obj, "MMCTGFCR");
	state->f4.reg.mmcrfcecr = cm_object_get_child_by_name(obj, "MMCRFCECR");
	state->f4.reg.mmcrfaecr = cm_object_get_child_by_name(obj, "MMCRFAECR");
	state->f4.reg.mmcrgufcr = cm_object_get_child_by_name(obj, "MMCRGUFCR");

	// MMCCR bitfields.
	state->f4.fld.mmccr.cr = cm_object_get_child_by_name(state->f4.reg.mmccr, "CR");
	state->f4.fld.mmccr.csr = cm_object_get_child_by_name(state->f4.reg.mmccr, "CSR");
	state->f4.fld.mmccr.ror = cm_object_get_child_by_name(state->f4.reg.mmccr, "ROR");
	state->f4.fld.mmccr.mcf = cm_object_get_child_by_name(state->f4.reg.mmccr, "MCF");
	state->f4.fld.mmccr.mcp = cm_object_get_child_by_name(state->f4.reg.mmccr, "MCP");
	state->f4.fld.mmccr.mcfhp = cm_object_get_child_by_name(state->f4.reg.mmccr, "MCFHP");

	// MMCRIR bitfields.
	state->f4.fld.mmcrir.rfces = cm_object_get_child_by_name(state->f4.reg.mmcrir, "RFCES");
	state->f4.fld.mmcrir.rfaes = cm_object_get_child_by_name(state->f4.reg.mmcrir, "RFAES");
	state->f4.fld.mmcrir.rgufs = cm_object_get_child_by_name(state->f4.reg.mmcrir, "RGUFS");

	// MMCTIR bitfields.
	state->f4.fld.mmctir.tgfscs = cm_object_get_child_by_name(state->f4.reg.mmctir, "TGFSCS");
	state->f4.fld.mmctir.tgfmscs = cm_object_get_child_by_name(state->f4.reg.mmctir, "TGFMSCS");
	state->f4.fld.mmctir.tgfs = cm_object_get_child_by_name(state->f4.reg.mmctir, "TGFS");

	// MMCRIMR bitfields.
	state->f4.fld.mmcrimr.rfcem = cm_object_get_child_by_name(state->f4.reg.mmcrimr, "RFCEM");
	state->f4.fld.mmcrimr.rfaem = cm_object_get_child_by_name(state->f4.reg.mmcrimr, "RFAEM");
	state->f4.fld.mmcrimr.rgufm = cm_object_get_child_by_name(state->f4.reg.mmcrimr, "RGUFM");

	// MMCTIMR bitfields.
	state->f4.fld.mmctimr.tgfscm = cm_object_get_child_by_name(state->f4.reg.mmctimr, "TGFSCM");
	state->f4.fld.mmctimr.tgfmscm = cm_object_get_child_by_name(state->f4.reg.mmctimr, "TGFMSCM");
	state->f4.fld.mmctimr.tgfm = cm_object_get_child_by_name(state->f4.reg.mmctimr, "TGFM");

	// MMCTGFSCCR bitfields.
	state->f4.fld.mmctgfsccr.tgfscc = cm_object_get_child_by_name(state->f4.reg.mmctgfsccr, "TGFSCC");

	// MMCTGFMSCCR bitfields.
	state->f4.fld.mmctgfmsccr.tgfmscc = cm_object_get_child_by_name(state->f4.reg.mmctgfmsccr, "TGFMSCC");

	// MMCTGFCR bitfields.
	state->f4.fld.mmctgfcr.tgfc = cm_object_get_child_by_name(state->f4.reg.mmctgfcr, "TGFC");

	// MMCRFCECR bitfields.
	state->f4.fld.mmcrfcecr.rfcfc = cm_object_get_child_by_name(state->f4.reg.mmcrfcecr, "RFCFC");

	// MMCRFAECR bitfields.
	state->f4.fld.mmcrfaecr.rfaec = cm_object_get_child_by_name(state->f4.reg.mmcrfaecr, "RFAEC");

	// MMCRGUFCR bitfields.
	state->f4.fld.mmcrgufcr.rgufc = cm_object_get_child_by_name(state->f4.reg.mmcrgufcr, "RGUFC");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// ETHERNET_PTP (Ethernet: Precision time protocol) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 ETHERNET_PTP (Ethernet: Precision time protocol) registers.
		struct {
			Object *ptptscr; // 0x0 Ethernet PTP time stamp control register
			Object *ptpssir; // 0x4 Ethernet PTP subsecond increment register
			Object *ptptshr; // 0x8 Ethernet PTP time stamp high register
			Object *ptptslr; // 0xC Ethernet PTP time stamp low register
			Object *ptptshur; // 0x10 Ethernet PTP time stamp high update register
			Object *ptptslur; // 0x14 Ethernet PTP time stamp low update register
			Object *ptptsar; // 0x18 Ethernet PTP time stamp addend register
			Object *ptptthr; // 0x1C Ethernet PTP target time high register
			Object *ptpttlr; // 0x20 Ethernet PTP target time low register
			Object *ptptssr; // 0x28 Ethernet PTP time stamp status register
			Object *ptpppscr; // 0x2C Ethernet PTP PPS control register
		} reg;

		struct {

			// PTPTSCR (Ethernet PTP time stamp control register) bitfields.
			struct {
				Object *tse; // [0:0] No description available
				Object *tsfcu; // [1:1] No description available
				Object *tssti; // [2:2] No description available
				Object *tsstu; // [3:3] No description available
				Object *tsite; // [4:4] No description available
				Object *ttsaru; // [5:5] No description available
				Object *tssarfe; // [8:8] No description available
				Object *tsssr; // [9:9] No description available
				Object *tsptppsv2e; // [10:10] No description available
				Object *tssptpoefe; // [11:11] No description available
				Object *tssipv6fe; // [12:12] No description available
				Object *tssipv4fe; // [13:13] No description available
				Object *tsseme; // [14:14] No description available
				Object *tssmrme; // [15:15] No description available
				Object *tscnt; // [16:17] No description available
				Object *tspffmae; // [18:18] No description available
			} ptptscr;

			// PTPSSIR (Ethernet PTP subsecond increment register) bitfields.
			struct {
				Object *stssi; // [0:7] No description available
			} ptpssir;

			// PTPTSHR (Ethernet PTP time stamp high register) bitfields.
			struct {
				Object *sts; // [0:31] No description available
			} ptptshr;

			// PTPTSLR (Ethernet PTP time stamp low register) bitfields.
			struct {
				Object *stss; // [0:30] No description available
				Object *stpns; // [31:31] No description available
			} ptptslr;

			// PTPTSHUR (Ethernet PTP time stamp high update register) bitfields.
			struct {
				Object *tsus; // [0:31] No description available
			} ptptshur;

			// PTPTSLUR (Ethernet PTP time stamp low update register) bitfields.
			struct {
				Object *tsuss; // [0:30] No description available
				Object *tsupns; // [31:31] No description available
			} ptptslur;

			// PTPTSAR (Ethernet PTP time stamp addend register) bitfields.
			struct {
				Object *tsa; // [0:31] No description available
			} ptptsar;

			// PTPTTHR (Ethernet PTP target time high register) bitfields.
			struct {
				Object *ttsh; // [0:31] 0
			} ptptthr;

			// PTPTTLR (Ethernet PTP target time low register) bitfields.
			struct {
				Object *ttsl; // [0:31] No description available
			} ptpttlr;

			// PTPTSSR (Ethernet PTP time stamp status register) bitfields.
			struct {
				Object *tsso; // [0:0] No description available
				Object *tsttr; // [1:1] No description available
			} ptptssr;

			// PTPPPSCR (Ethernet PTP PPS control register) bitfields.
			struct {
				Object *tsso; // [0:0] TSSO
				Object *tsttr; // [1:1] TSTTR
			} ptpppscr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32ETHERNET_PTPState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_ethernet_ptp_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32ETHERNET_PTPState *state = STM32_ETHERNET_PTP_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.ptptscr = cm_object_get_child_by_name(obj, "PTPTSCR");
	state->f4.reg.ptpssir = cm_object_get_child_by_name(obj, "PTPSSIR");
	state->f4.reg.ptptshr = cm_object_get_child_by_name(obj, "PTPTSHR");
	state->f4.reg.ptptslr = cm_object_get_child_by_name(obj, "PTPTSLR");
	state->f4.reg.ptptshur = cm_object_get_child_by_name(obj, "PTPTSHUR");
	state->f4.reg.ptptslur = cm_object_get_child_by_name(obj, "PTPTSLUR");
	state->f4.reg.ptptsar = cm_object_get_child_by_name(obj, "PTPTSAR");
	state->f4.reg.ptptthr = cm_object_get_child_by_name(obj, "PTPTTHR");
	state->f4.reg.ptpttlr = cm_object_get_child_by_name(obj, "PTPTTLR");
	state->f4.reg.ptptssr = cm_object_get_child_by_name(obj, "PTPTSSR");
	state->f4.reg.ptpppscr = cm_object_get_child_by_name(obj, "PTPPPSCR");

	// PTPTSCR bitfields.
	state->f4.fld.ptptscr.tse = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSE");
	state->f4.fld.ptptscr.tsfcu = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSFCU");
	state->f4.fld.ptptscr.tssti = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSTI");
	state->f4.fld.ptptscr.tsstu = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSTU");
	state->f4.fld.ptptscr.tsite = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSITE");
	state->f4.fld.ptptscr.ttsaru = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TTSARU");
	state->f4.fld.ptptscr.tssarfe = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSARFE");
	state->f4.fld.ptptscr.tsssr = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSSR");
	state->f4.fld.ptptscr.tsptppsv2e = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSPTPPSV2E");
	state->f4.fld.ptptscr.tssptpoefe = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSPTPOEFE");
	state->f4.fld.ptptscr.tssipv6fe = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSIPV6FE");
	state->f4.fld.ptptscr.tssipv4fe = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSIPV4FE");
	state->f4.fld.ptptscr.tsseme = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSEME");
	state->f4.fld.ptptscr.tssmrme = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSSMRME");
	state->f4.fld.ptptscr.tscnt = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSCNT");
	state->f4.fld.ptptscr.tspffmae = cm_object_get_child_by_name(state->f4.reg.ptptscr, "TSPFFMAE");

	// PTPSSIR bitfields.
	state->f4.fld.ptpssir.stssi = cm_object_get_child_by_name(state->f4.reg.ptpssir, "STSSI");

	// PTPTSHR bitfields.
	state->f4.fld.ptptshr.sts = cm_object_get_child_by_name(state->f4.reg.ptptshr, "STS");

	// PTPTSLR bitfields.
	state->f4.fld.ptptslr.stss = cm_object_get_child_by_name(state->f4.reg.ptptslr, "STSS");
	state->f4.fld.ptptslr.stpns = cm_object_get_child_by_name(state->f4.reg.ptptslr, "STPNS");

	// PTPTSHUR bitfields.
	state->f4.fld.ptptshur.tsus = cm_object_get_child_by_name(state->f4.reg.ptptshur, "TSUS");

	// PTPTSLUR bitfields.
	state->f4.fld.ptptslur.tsuss = cm_object_get_child_by_name(state->f4.reg.ptptslur, "TSUSS");
	state->f4.fld.ptptslur.tsupns = cm_object_get_child_by_name(state->f4.reg.ptptslur, "TSUPNS");

	// PTPTSAR bitfields.
	state->f4.fld.ptptsar.tsa = cm_object_get_child_by_name(state->f4.reg.ptptsar, "TSA");

	// PTPTTHR bitfields.
	state->f4.fld.ptptthr.ttsh = cm_object_get_child_by_name(state->f4.reg.ptptthr, "TTSH");

	// PTPTTLR bitfields.
	state->f4.fld.ptpttlr.ttsl = cm_object_get_child_by_name(state->f4.reg.ptpttlr, "TTSL");

	// PTPTSSR bitfields.
	state->f4.fld.ptptssr.tsso = cm_object_get_child_by_name(state->f4.reg.ptptssr, "TSSO");
	state->f4.fld.ptptssr.tsttr = cm_object_get_child_by_name(state->f4.reg.ptptssr, "TSTTR");

	// PTPPPSCR bitfields.
	state->f4.fld.ptpppscr.tsso = cm_object_get_child_by_name(state->f4.reg.ptpppscr, "TSSO");
	state->f4.fld.ptpppscr.tsttr = cm_object_get_child_by_name(state->f4.reg.ptpppscr, "TSTTR");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// ETHERNET_DMA (Ethernet: DMA controller operation) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 ETHERNET_DMA (Ethernet: DMA controller operation) registers.
		struct {
			Object *dmabmr; // 0x0 Ethernet DMA bus mode register
			Object *dmatpdr; // 0x4 Ethernet DMA transmit poll demand register
			Object *dmarpdr; // 0x8 EHERNET DMA receive poll demand register
			Object *dmardlar; // 0xC Ethernet DMA receive descriptor list address register
			Object *dmatdlar; // 0x10 Ethernet DMA transmit descriptor list address register
			Object *dmasr; // 0x14 Ethernet DMA status register
			Object *dmaomr; // 0x18 Ethernet DMA operation mode register
			Object *dmaier; // 0x1C Ethernet DMA interrupt enable register
			Object *dmamfbocr; // 0x20 Ethernet DMA missed frame and buffer overflow counter register
			Object *dmarswtr; // 0x24 Ethernet DMA receive status watchdog timer register
			Object *dmachtdr; // 0x48 Ethernet DMA current host transmit descriptor register
			Object *dmachrdr; // 0x4C Ethernet DMA current host receive descriptor register
			Object *dmachtbar; // 0x50 Ethernet DMA current host transmit buffer address register
			Object *dmachrbar; // 0x54 Ethernet DMA current host receive buffer address register
		} reg;

		struct {

			// DMABMR (Ethernet DMA bus mode register) bitfields.
			struct {
				Object *sr; // [0:0] No description available
				Object *da; // [1:1] No description available
				Object *dsl; // [2:6] No description available
				Object *edfe; // [7:7] No description available
				Object *pbl; // [8:13] No description available
				Object *rtpr; // [14:15] No description available
				Object *fb; // [16:16] No description available
				Object *rdp; // [17:22] No description available
				Object *usp; // [23:23] No description available
				Object *fpm; // [24:24] No description available
				Object *aab; // [25:25] No description available
				Object *mb; // [26:26] No description available
			} dmabmr;

			// DMATPDR (Ethernet DMA transmit poll demand register) bitfields.
			struct {
				Object *tpd; // [0:31] No description available
			} dmatpdr;

			// DMARPDR (EHERNET DMA receive poll demand register) bitfields.
			struct {
				Object *rpd; // [0:31] RPD
			} dmarpdr;

			// DMARDLAR (Ethernet DMA receive descriptor list address register) bitfields.
			struct {
				Object *srl; // [0:31] No description available
			} dmardlar;

			// DMATDLAR (Ethernet DMA transmit descriptor list address register) bitfields.
			struct {
				Object *stl; // [0:31] No description available
			} dmatdlar;

			// DMASR (Ethernet DMA status register) bitfields.
			struct {
				Object *ts; // [0:0] No description available
				Object *tpss; // [1:1] No description available
				Object *tbus; // [2:2] No description available
				Object *tjts; // [3:3] No description available
				Object *ros; // [4:4] No description available
				Object *tus; // [5:5] No description available
				Object *rs; // [6:6] No description available
				Object *rbus; // [7:7] No description available
				Object *rpss; // [8:8] No description available
				Object *pwts; // [9:9] No description available
				Object *ets; // [10:10] No description available
				Object *fbes; // [13:13] No description available
				Object *ers; // [14:14] No description available
				Object *ais; // [15:15] No description available
				Object *nis; // [16:16] No description available
				Object *rps; // [17:19] No description available
				Object *tps; // [20:22] No description available
				Object *ebs; // [23:25] No description available
				Object *mmcs; // [27:27] No description available
				Object *pmts; // [28:28] No description available
				Object *tsts; // [29:29] No description available
			} dmasr;

			// DMAOMR (Ethernet DMA operation mode register) bitfields.
			struct {
				Object *sr; // [1:1] SR
				Object *osf; // [2:2] OSF
				Object *rtc; // [3:4] RTC
				Object *fugf; // [6:6] FUGF
				Object *fef; // [7:7] FEF
				Object *st; // [13:13] ST
				Object *ttc; // [14:16] TTC
				Object *ftf; // [20:20] FTF
				Object *tsf; // [21:21] TSF
				Object *dfrf; // [24:24] DFRF
				Object *rsf; // [25:25] RSF
				Object *dtcefd; // [26:26] DTCEFD
			} dmaomr;

			// DMAIER (Ethernet DMA interrupt enable register) bitfields.
			struct {
				Object *tie; // [0:0] No description available
				Object *tpsie; // [1:1] No description available
				Object *tbuie; // [2:2] No description available
				Object *tjtie; // [3:3] No description available
				Object *roie; // [4:4] No description available
				Object *tuie; // [5:5] No description available
				Object *rie; // [6:6] No description available
				Object *rbuie; // [7:7] No description available
				Object *rpsie; // [8:8] No description available
				Object *rwtie; // [9:9] No description available
				Object *etie; // [10:10] No description available
				Object *fbeie; // [13:13] No description available
				Object *erie; // [14:14] No description available
				Object *aise; // [15:15] No description available
				Object *nise; // [16:16] No description available
			} dmaier;

			// DMAMFBOCR (Ethernet DMA missed frame and buffer overflow counter register) bitfields.
			struct {
				Object *mfc; // [0:15] No description available
				Object *omfc; // [16:16] No description available
				Object *mfa; // [17:27] No description available
				Object *ofoc; // [28:28] No description available
			} dmamfbocr;

			// DMARSWTR (Ethernet DMA receive status watchdog timer register) bitfields.
			struct {
				Object *rswtc; // [0:7] RSWTC
			} dmarswtr;

			// DMACHTDR (Ethernet DMA current host transmit descriptor register) bitfields.
			struct {
				Object *htdap; // [0:31] HTDAP
			} dmachtdr;

			// DMACHRDR (Ethernet DMA current host receive descriptor register) bitfields.
			struct {
				Object *hrdap; // [0:31] HRDAP
			} dmachrdr;

			// DMACHTBAR (Ethernet DMA current host transmit buffer address register) bitfields.
			struct {
				Object *htbap; // [0:31] No description available
			} dmachtbar;

			// DMACHRBAR (Ethernet DMA current host receive buffer address register) bitfields.
			struct {
				Object *hrbap; // [0:31] No description available
			} dmachrbar;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32ETHERNET_DMAState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_ethernet_dma_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32ETHERNET_DMAState *state = STM32_ETHERNET_DMA_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.dmabmr = cm_object_get_child_by_name(obj, "DMABMR");
	state->f4.reg.dmatpdr = cm_object_get_child_by_name(obj, "DMATPDR");
	state->f4.reg.dmarpdr = cm_object_get_child_by_name(obj, "DMARPDR");
	state->f4.reg.dmardlar = cm_object_get_child_by_name(obj, "DMARDLAR");
	state->f4.reg.dmatdlar = cm_object_get_child_by_name(obj, "DMATDLAR");
	state->f4.reg.dmasr = cm_object_get_child_by_name(obj, "DMASR");
	state->f4.reg.dmaomr = cm_object_get_child_by_name(obj, "DMAOMR");
	state->f4.reg.dmaier = cm_object_get_child_by_name(obj, "DMAIER");
	state->f4.reg.dmamfbocr = cm_object_get_child_by_name(obj, "DMAMFBOCR");
	state->f4.reg.dmarswtr = cm_object_get_child_by_name(obj, "DMARSWTR");
	state->f4.reg.dmachtdr = cm_object_get_child_by_name(obj, "DMACHTDR");
	state->f4.reg.dmachrdr = cm_object_get_child_by_name(obj, "DMACHRDR");
	state->f4.reg.dmachtbar = cm_object_get_child_by_name(obj, "DMACHTBAR");
	state->f4.reg.dmachrbar = cm_object_get_child_by_name(obj, "DMACHRBAR");

	// DMABMR bitfields.
	state->f4.fld.dmabmr.sr = cm_object_get_child_by_name(state->f4.reg.dmabmr, "SR");
	state->f4.fld.dmabmr.da = cm_object_get_child_by_name(state->f4.reg.dmabmr, "DA");
	state->f4.fld.dmabmr.dsl = cm_object_get_child_by_name(state->f4.reg.dmabmr, "DSL");
	state->f4.fld.dmabmr.edfe = cm_object_get_child_by_name(state->f4.reg.dmabmr, "EDFE");
	state->f4.fld.dmabmr.pbl = cm_object_get_child_by_name(state->f4.reg.dmabmr, "PBL");
	state->f4.fld.dmabmr.rtpr = cm_object_get_child_by_name(state->f4.reg.dmabmr, "RTPR");
	state->f4.fld.dmabmr.fb = cm_object_get_child_by_name(state->f4.reg.dmabmr, "FB");
	state->f4.fld.dmabmr.rdp = cm_object_get_child_by_name(state->f4.reg.dmabmr, "RDP");
	state->f4.fld.dmabmr.usp = cm_object_get_child_by_name(state->f4.reg.dmabmr, "USP");
	state->f4.fld.dmabmr.fpm = cm_object_get_child_by_name(state->f4.reg.dmabmr, "FPM");
	state->f4.fld.dmabmr.aab = cm_object_get_child_by_name(state->f4.reg.dmabmr, "AAB");
	state->f4.fld.dmabmr.mb = cm_object_get_child_by_name(state->f4.reg.dmabmr, "MB");

	// DMATPDR bitfields.
	state->f4.fld.dmatpdr.tpd = cm_object_get_child_by_name(state->f4.reg.dmatpdr, "TPD");

	// DMARPDR bitfields.
	state->f4.fld.dmarpdr.rpd = cm_object_get_child_by_name(state->f4.reg.dmarpdr, "RPD");

	// DMARDLAR bitfields.
	state->f4.fld.dmardlar.srl = cm_object_get_child_by_name(state->f4.reg.dmardlar, "SRL");

	// DMATDLAR bitfields.
	state->f4.fld.dmatdlar.stl = cm_object_get_child_by_name(state->f4.reg.dmatdlar, "STL");

	// DMASR bitfields.
	state->f4.fld.dmasr.ts = cm_object_get_child_by_name(state->f4.reg.dmasr, "TS");
	state->f4.fld.dmasr.tpss = cm_object_get_child_by_name(state->f4.reg.dmasr, "TPSS");
	state->f4.fld.dmasr.tbus = cm_object_get_child_by_name(state->f4.reg.dmasr, "TBUS");
	state->f4.fld.dmasr.tjts = cm_object_get_child_by_name(state->f4.reg.dmasr, "TJTS");
	state->f4.fld.dmasr.ros = cm_object_get_child_by_name(state->f4.reg.dmasr, "ROS");
	state->f4.fld.dmasr.tus = cm_object_get_child_by_name(state->f4.reg.dmasr, "TUS");
	state->f4.fld.dmasr.rs = cm_object_get_child_by_name(state->f4.reg.dmasr, "RS");
	state->f4.fld.dmasr.rbus = cm_object_get_child_by_name(state->f4.reg.dmasr, "RBUS");
	state->f4.fld.dmasr.rpss = cm_object_get_child_by_name(state->f4.reg.dmasr, "RPSS");
	state->f4.fld.dmasr.pwts = cm_object_get_child_by_name(state->f4.reg.dmasr, "PWTS");
	state->f4.fld.dmasr.ets = cm_object_get_child_by_name(state->f4.reg.dmasr, "ETS");
	state->f4.fld.dmasr.fbes = cm_object_get_child_by_name(state->f4.reg.dmasr, "FBES");
	state->f4.fld.dmasr.ers = cm_object_get_child_by_name(state->f4.reg.dmasr, "ERS");
	state->f4.fld.dmasr.ais = cm_object_get_child_by_name(state->f4.reg.dmasr, "AIS");
	state->f4.fld.dmasr.nis = cm_object_get_child_by_name(state->f4.reg.dmasr, "NIS");
	state->f4.fld.dmasr.rps = cm_object_get_child_by_name(state->f4.reg.dmasr, "RPS");
	state->f4.fld.dmasr.tps = cm_object_get_child_by_name(state->f4.reg.dmasr, "TPS");
	state->f4.fld.dmasr.ebs = cm_object_get_child_by_name(state->f4.reg.dmasr, "EBS");
	state->f4.fld.dmasr.mmcs = cm_object_get_child_by_name(state->f4.reg.dmasr, "MMCS");
	state->f4.fld.dmasr.pmts = cm_object_get_child_by_name(state->f4.reg.dmasr, "PMTS");
	state->f4.fld.dmasr.tsts = cm_object_get_child_by_name(state->f4.reg.dmasr, "TSTS");

	// DMAOMR bitfields.
	state->f4.fld.dmaomr.sr = cm_object_get_child_by_name(state->f4.reg.dmaomr, "SR");
	state->f4.fld.dmaomr.osf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "OSF");
	state->f4.fld.dmaomr.rtc = cm_object_get_child_by_name(state->f4.reg.dmaomr, "RTC");
	state->f4.fld.dmaomr.fugf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "FUGF");
	state->f4.fld.dmaomr.fef = cm_object_get_child_by_name(state->f4.reg.dmaomr, "FEF");
	state->f4.fld.dmaomr.st = cm_object_get_child_by_name(state->f4.reg.dmaomr, "ST");
	state->f4.fld.dmaomr.ttc = cm_object_get_child_by_name(state->f4.reg.dmaomr, "TTC");
	state->f4.fld.dmaomr.ftf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "FTF");
	state->f4.fld.dmaomr.tsf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "TSF");
	state->f4.fld.dmaomr.dfrf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "DFRF");
	state->f4.fld.dmaomr.rsf = cm_object_get_child_by_name(state->f4.reg.dmaomr, "RSF");
	state->f4.fld.dmaomr.dtcefd = cm_object_get_child_by_name(state->f4.reg.dmaomr, "DTCEFD");

	// DMAIER bitfields.
	state->f4.fld.dmaier.tie = cm_object_get_child_by_name(state->f4.reg.dmaier, "TIE");
	state->f4.fld.dmaier.tpsie = cm_object_get_child_by_name(state->f4.reg.dmaier, "TPSIE");
	state->f4.fld.dmaier.tbuie = cm_object_get_child_by_name(state->f4.reg.dmaier, "TBUIE");
	state->f4.fld.dmaier.tjtie = cm_object_get_child_by_name(state->f4.reg.dmaier, "TJTIE");
	state->f4.fld.dmaier.roie = cm_object_get_child_by_name(state->f4.reg.dmaier, "ROIE");
	state->f4.fld.dmaier.tuie = cm_object_get_child_by_name(state->f4.reg.dmaier, "TUIE");
	state->f4.fld.dmaier.rie = cm_object_get_child_by_name(state->f4.reg.dmaier, "RIE");
	state->f4.fld.dmaier.rbuie = cm_object_get_child_by_name(state->f4.reg.dmaier, "RBUIE");
	state->f4.fld.dmaier.rpsie = cm_object_get_child_by_name(state->f4.reg.dmaier, "RPSIE");
	state->f4.fld.dmaier.rwtie = cm_object_get_child_by_name(state->f4.reg.dmaier, "RWTIE");
	state->f4.fld.dmaier.etie = cm_object_get_child_by_name(state->f4.reg.dmaier, "ETIE");
	state->f4.fld.dmaier.fbeie = cm_object_get_child_by_name(state->f4.reg.dmaier, "FBEIE");
	state->f4.fld.dmaier.erie = cm_object_get_child_by_name(state->f4.reg.dmaier, "ERIE");
	state->f4.fld.dmaier.aise = cm_object_get_child_by_name(state->f4.reg.dmaier, "AISE");
	state->f4.fld.dmaier.nise = cm_object_get_child_by_name(state->f4.reg.dmaier, "NISE");

	// DMAMFBOCR bitfields.
	state->f4.fld.dmamfbocr.mfc = cm_object_get_child_by_name(state->f4.reg.dmamfbocr, "MFC");
	state->f4.fld.dmamfbocr.omfc = cm_object_get_child_by_name(state->f4.reg.dmamfbocr, "OMFC");
	state->f4.fld.dmamfbocr.mfa = cm_object_get_child_by_name(state->f4.reg.dmamfbocr, "MFA");
	state->f4.fld.dmamfbocr.ofoc = cm_object_get_child_by_name(state->f4.reg.dmamfbocr, "OFOC");

	// DMARSWTR bitfields.
	state->f4.fld.dmarswtr.rswtc = cm_object_get_child_by_name(state->f4.reg.dmarswtr, "RSWTC");

	// DMACHTDR bitfields.
	state->f4.fld.dmachtdr.htdap = cm_object_get_child_by_name(state->f4.reg.dmachtdr, "HTDAP");

	// DMACHRDR bitfields.
	state->f4.fld.dmachrdr.hrdap = cm_object_get_child_by_name(state->f4.reg.dmachrdr, "HRDAP");

	// DMACHTBAR bitfields.
	state->f4.fld.dmachtbar.htbap = cm_object_get_child_by_name(state->f4.reg.dmachtbar, "HTBAP");

	// DMACHRBAR bitfields.
	state->f4.fld.dmachrbar.hrbap = cm_object_get_child_by_name(state->f4.reg.dmachrbar, "HRBAP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// CRC (Cryptographic processor) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 CRC (Cryptographic processor) registers.
		struct {
			Object *dr; // 0x0 Data register
			Object *idr; // 0x4 Independent Data register
			Object *cr; // 0x8 Control register
		} reg;

		struct {

			// DR (Data register) bitfields.
			struct {
				Object *dr; // [0:31] Data Register
			} dr;

			// IDR (Independent Data register) bitfields.
			struct {
				Object *idr; // [0:7] Independent Data register
			} idr;

			// CR (Control register) bitfields.
			struct {
				Object *cr; // [0:0] Control regidter
			} cr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32CRCState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_crc_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32CRCState *state = STM32_CRC_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.dr = cm_object_get_child_by_name(obj, "DR");
	state->f4.reg.idr = cm_object_get_child_by_name(obj, "IDR");
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");

	// DR bitfields.
	state->f4.fld.dr.dr = cm_object_get_child_by_name(state->f4.reg.dr, "DR");

	// IDR bitfields.
	state->f4.fld.idr.idr = cm_object_get_child_by_name(state->f4.reg.idr, "IDR");

	// CR bitfields.
	state->f4.fld.cr.cr = cm_object_get_child_by_name(state->f4.reg.cr, "CR");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_FS_GLOBAL (USB on the go full speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_FS_GLOBAL (USB on the go full speed) registers.
		struct {
			Object *fs_gotgctl; // 0x0 OTG_FS control and status register (OTG_FS_GOTGCTL)
			Object *fs_gotgint; // 0x4 OTG_FS interrupt register (OTG_FS_GOTGINT)
			Object *fs_gahbcfg; // 0x8 OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
			Object *fs_gusbcfg; // 0xC OTG_FS USB configuration register (OTG_FS_GUSBCFG)
			Object *fs_grstctl; // 0x10 OTG_FS reset register (OTG_FS_GRSTCTL)
			Object *fs_gintsts; // 0x14 OTG_FS core interrupt register (OTG_FS_GINTSTS)
			Object *fs_gintmsk; // 0x18 OTG_FS interrupt mask register (OTG_FS_GINTMSK)
			Object *fs_grxstsr_device; // 0x1C OTG_FS Receive status debug read(Device mode)
			Object *fs_grxstsr_host; // 0x1C OTG_FS Receive status debug read(Host mode)
			Object *fs_grxfsiz; // 0x24 OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
			Object *fs_gnptxfsiz_device; // 0x28 OTG_FS non-periodic transmit FIFO size register (Device mode)
			Object *fs_gnptxfsiz_host; // 0x28 OTG_FS non-periodic transmit FIFO size register (Host mode)
			Object *fs_gnptxsts; // 0x2C OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
			Object *fs_gccfg; // 0x38 OTG_FS general core configuration register (OTG_FS_GCCFG)
			Object *fs_cid; // 0x3C Core ID register
			Object *fs_hptxfsiz; // 0x100 OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
			Object *fs_dieptxf1; // 0x104 OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
			Object *fs_dieptxf2; // 0x108 OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)
			Object *fs_dieptxf3; // 0x10C OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)
		} reg;

		struct {

			// FS_GOTGCTL (OTG_FS control and status register (OTG_FS_GOTGCTL)) bitfields.
			struct {
				Object *srqscs; // [0:0] Session request success
				Object *srq; // [1:1] Session request
				Object *hngscs; // [8:8] Host negotiation success
				Object *hnprq; // [9:9] HNP request
				Object *hshnpen; // [10:10] Host set HNP enable
				Object *dhnpen; // [11:11] Device HNP enabled
				Object *cidsts; // [16:16] Connector ID status
				Object *dbct; // [17:17] Long/short debounce time
				Object *asvld; // [18:18] A-session valid
				Object *bsvld; // [19:19] B-session valid
			} fs_gotgctl;

			// FS_GOTGINT (OTG_FS interrupt register (OTG_FS_GOTGINT)) bitfields.
			struct {
				Object *sedet; // [2:2] Session end detected
				Object *srsschg; // [8:8] Session request success status change
				Object *hnsschg; // [9:9] Host negotiation success status change
				Object *hngdet; // [17:17] Host negotiation detected
				Object *adtochg; // [18:18] A-device timeout change
				Object *dbcdne; // [19:19] Debounce done
			} fs_gotgint;

			// FS_GAHBCFG (OTG_FS AHB configuration register (OTG_FS_GAHBCFG)) bitfields.
			struct {
				Object *gint; // [0:0] Global interrupt mask
				Object *txfelvl; // [7:7] TxFIFO empty level
				Object *ptxfelvl; // [8:8] Periodic TxFIFO empty level
			} fs_gahbcfg;

			// FS_GUSBCFG (OTG_FS USB configuration register (OTG_FS_GUSBCFG)) bitfields.
			struct {
				Object *tocal; // [0:2] FS timeout calibration
				Object *physel; // [6:6] Full Speed serial transceiver select
				Object *srpcap; // [8:8] SRP-capable
				Object *hnpcap; // [9:9] HNP-capable
				Object *trdt; // [10:13] USB turnaround time
				Object *fhmod; // [29:29] Force host mode
				Object *fdmod; // [30:30] Force device mode
				Object *ctxpkt; // [31:31] Corrupt Tx packet
			} fs_gusbcfg;

			// FS_GRSTCTL (OTG_FS reset register (OTG_FS_GRSTCTL)) bitfields.
			struct {
				Object *csrst; // [0:0] Core soft reset
				Object *hsrst; // [1:1] HCLK soft reset
				Object *fcrst; // [2:2] Host frame counter reset
				Object *rxfflsh; // [4:4] RxFIFO flush
				Object *txfflsh; // [5:5] TxFIFO flush
				Object *txfnum; // [6:10] TxFIFO number
				Object *ahbidl; // [31:31] AHB master idle
			} fs_grstctl;

			// FS_GINTSTS (OTG_FS core interrupt register (OTG_FS_GINTSTS)) bitfields.
			struct {
				Object *cmod; // [0:0] Current mode of operation
				Object *mmis; // [1:1] Mode mismatch interrupt
				Object *otgint; // [2:2] OTG interrupt
				Object *sof; // [3:3] Start of frame
				Object *rxflvl; // [4:4] RxFIFO non-empty
				Object *nptxfe; // [5:5] Non-periodic TxFIFO empty
				Object *ginakeff; // [6:6] Global IN non-periodic NAK effective
				Object *goutnakeff; // [7:7] Global OUT NAK effective
				Object *esusp; // [10:10] Early suspend
				Object *usbsusp; // [11:11] USB suspend
				Object *usbrst; // [12:12] USB reset
				Object *enumdne; // [13:13] Enumeration done
				Object *isoodrp; // [14:14] Isochronous OUT packet dropped interrupt
				Object *eopf; // [15:15] End of periodic frame interrupt
				Object *iepint; // [18:18] IN endpoint interrupt
				Object *oepint; // [19:19] OUT endpoint interrupt
				Object *iisoixfr; // [20:20] Incomplete isochronous IN transfer
				Object *ipxfr_incompisoout; // [21:21] Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)
				Object *hprtint; // [24:24] Host port interrupt
				Object *hcint; // [25:25] Host channels interrupt
				Object *ptxfe; // [26:26] Periodic TxFIFO empty
				Object *cidschg; // [28:28] Connector ID status change
				Object *discint; // [29:29] Disconnect detected interrupt
				Object *srqint; // [30:30] Session request/new session detected interrupt
				Object *wkupint; // [31:31] Resume/remote wakeup detected interrupt
			} fs_gintsts;

			// FS_GINTMSK (OTG_FS interrupt mask register (OTG_FS_GINTMSK)) bitfields.
			struct {
				Object *mmism; // [1:1] Mode mismatch interrupt mask
				Object *otgint; // [2:2] OTG interrupt mask
				Object *sofm; // [3:3] Start of frame mask
				Object *rxflvlm; // [4:4] Receive FIFO non-empty mask
				Object *nptxfem; // [5:5] Non-periodic TxFIFO empty mask
				Object *ginakeffm; // [6:6] Global non-periodic IN NAK effective mask
				Object *gonakeffm; // [7:7] Global OUT NAK effective mask
				Object *esuspm; // [10:10] Early suspend mask
				Object *usbsuspm; // [11:11] USB suspend mask
				Object *usbrst; // [12:12] USB reset mask
				Object *enumdnem; // [13:13] Enumeration done mask
				Object *isoodrpm; // [14:14] Isochronous OUT packet dropped interrupt mask
				Object *eopfm; // [15:15] End of periodic frame interrupt mask
				Object *epmism; // [17:17] Endpoint mismatch interrupt mask
				Object *iepint; // [18:18] IN endpoints interrupt mask
				Object *oepint; // [19:19] OUT endpoints interrupt mask
				Object *iisoixfrm; // [20:20] Incomplete isochronous IN transfer mask
				Object *ipxfrm_iisooxfrm; // [21:21] Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)
				Object *prtim; // [24:24] Host port interrupt mask
				Object *hcim; // [25:25] Host channels interrupt mask
				Object *ptxfem; // [26:26] Periodic TxFIFO empty mask
				Object *cidschgm; // [28:28] Connector ID status change mask
				Object *discint; // [29:29] Disconnect detected interrupt mask
				Object *srqim; // [30:30] Session request/new session detected interrupt mask
				Object *wuim; // [31:31] Resume/remote wakeup detected interrupt mask
			} fs_gintmsk;

			// FS_GRXSTSR_Device (OTG_FS Receive status debug read(Device mode)) bitfields.
			struct {
				Object *epnum; // [0:3] Endpoint number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
				Object *frmnum; // [21:24] Frame number
			} fs_grxstsr_device;

			// FS_GRXSTSR_Host (OTG_FS Receive status debug read(Host mode)) bitfields.
			struct {
				Object *epnum; // [0:3] Endpoint number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
				Object *frmnum; // [21:24] Frame number
			} fs_grxstsr_host;

			// FS_GRXFSIZ (OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)) bitfields.
			struct {
				Object *rxfd; // [0:15] RxFIFO depth
			} fs_grxfsiz;

			// FS_GNPTXFSIZ_Device (OTG_FS non-periodic transmit FIFO size register (Device mode)) bitfields.
			struct {
				Object *tx0fsa; // [0:15] Endpoint 0 transmit RAM start address
				Object *tx0fd; // [16:31] Endpoint 0 TxFIFO depth
			} fs_gnptxfsiz_device;

			// FS_GNPTXFSIZ_Host (OTG_FS non-periodic transmit FIFO size register (Host mode)) bitfields.
			struct {
				Object *nptxfsa; // [0:15] Non-periodic transmit RAM start address
				Object *nptxfd; // [16:31] Non-periodic TxFIFO depth
			} fs_gnptxfsiz_host;

			// FS_GNPTXSTS (OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)) bitfields.
			struct {
				Object *nptxfsav; // [0:15] Non-periodic TxFIFO space available
				Object *nptqxsav; // [16:23] Non-periodic transmit request queue space available
				Object *nptxqtop; // [24:30] Top of the non-periodic transmit request queue
			} fs_gnptxsts;

			// FS_GCCFG (OTG_FS general core configuration register (OTG_FS_GCCFG)) bitfields.
			struct {
				Object *pwrdwn; // [16:16] Power down
				Object *vbusasen; // [18:18] Enable the VBUS sensing device
				Object *vbusbsen; // [19:19] Enable the VBUS sensing device
				Object *sofouten; // [20:20] SOF output enable
			} fs_gccfg;

			// FS_CID (Core ID register) bitfields.
			struct {
				Object *product_id; // [0:31] Product ID field
			} fs_cid;

			// FS_HPTXFSIZ (OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)) bitfields.
			struct {
				Object *ptxsa; // [0:15] Host periodic TxFIFO start address
				Object *ptxfsiz; // [16:31] Host periodic TxFIFO depth
			} fs_hptxfsiz;

			// FS_DIEPTXF1 (OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFO2 transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} fs_dieptxf1;

			// FS_DIEPTXF2 (OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFO3 transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} fs_dieptxf2;

			// FS_DIEPTXF3 (OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFO4 transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} fs_dieptxf3;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_FS_GLOBALState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_fs_global_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_FS_GLOBALState *state = STM32_OTG_FS_GLOBAL_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.fs_gotgctl = cm_object_get_child_by_name(obj, "FS_GOTGCTL");
	state->f4.reg.fs_gotgint = cm_object_get_child_by_name(obj, "FS_GOTGINT");
	state->f4.reg.fs_gahbcfg = cm_object_get_child_by_name(obj, "FS_GAHBCFG");
	state->f4.reg.fs_gusbcfg = cm_object_get_child_by_name(obj, "FS_GUSBCFG");
	state->f4.reg.fs_grstctl = cm_object_get_child_by_name(obj, "FS_GRSTCTL");
	state->f4.reg.fs_gintsts = cm_object_get_child_by_name(obj, "FS_GINTSTS");
	state->f4.reg.fs_gintmsk = cm_object_get_child_by_name(obj, "FS_GINTMSK");
	state->f4.reg.fs_grxstsr_device = cm_object_get_child_by_name(obj, "FS_GRXSTSR_Device");
	state->f4.reg.fs_grxstsr_host = cm_object_get_child_by_name(obj, "FS_GRXSTSR_Host");
	state->f4.reg.fs_grxfsiz = cm_object_get_child_by_name(obj, "FS_GRXFSIZ");
	state->f4.reg.fs_gnptxfsiz_device = cm_object_get_child_by_name(obj, "FS_GNPTXFSIZ_Device");
	state->f4.reg.fs_gnptxfsiz_host = cm_object_get_child_by_name(obj, "FS_GNPTXFSIZ_Host");
	state->f4.reg.fs_gnptxsts = cm_object_get_child_by_name(obj, "FS_GNPTXSTS");
	state->f4.reg.fs_gccfg = cm_object_get_child_by_name(obj, "FS_GCCFG");
	state->f4.reg.fs_cid = cm_object_get_child_by_name(obj, "FS_CID");
	state->f4.reg.fs_hptxfsiz = cm_object_get_child_by_name(obj, "FS_HPTXFSIZ");
	state->f4.reg.fs_dieptxf1 = cm_object_get_child_by_name(obj, "FS_DIEPTXF1");
	state->f4.reg.fs_dieptxf2 = cm_object_get_child_by_name(obj, "FS_DIEPTXF2");
	state->f4.reg.fs_dieptxf3 = cm_object_get_child_by_name(obj, "FS_DIEPTXF3");

	// FS_GOTGCTL bitfields.
	state->f4.fld.fs_gotgctl.srqscs = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "SRQSCS");
	state->f4.fld.fs_gotgctl.srq = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "SRQ");
	state->f4.fld.fs_gotgctl.hngscs = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "HNGSCS");
	state->f4.fld.fs_gotgctl.hnprq = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "HNPRQ");
	state->f4.fld.fs_gotgctl.hshnpen = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "HSHNPEN");
	state->f4.fld.fs_gotgctl.dhnpen = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "DHNPEN");
	state->f4.fld.fs_gotgctl.cidsts = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "CIDSTS");
	state->f4.fld.fs_gotgctl.dbct = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "DBCT");
	state->f4.fld.fs_gotgctl.asvld = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "ASVLD");
	state->f4.fld.fs_gotgctl.bsvld = cm_object_get_child_by_name(state->f4.reg.fs_gotgctl, "BSVLD");

	// FS_GOTGINT bitfields.
	state->f4.fld.fs_gotgint.sedet = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "SEDET");
	state->f4.fld.fs_gotgint.srsschg = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "SRSSCHG");
	state->f4.fld.fs_gotgint.hnsschg = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "HNSSCHG");
	state->f4.fld.fs_gotgint.hngdet = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "HNGDET");
	state->f4.fld.fs_gotgint.adtochg = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "ADTOCHG");
	state->f4.fld.fs_gotgint.dbcdne = cm_object_get_child_by_name(state->f4.reg.fs_gotgint, "DBCDNE");

	// FS_GAHBCFG bitfields.
	state->f4.fld.fs_gahbcfg.gint = cm_object_get_child_by_name(state->f4.reg.fs_gahbcfg, "GINT");
	state->f4.fld.fs_gahbcfg.txfelvl = cm_object_get_child_by_name(state->f4.reg.fs_gahbcfg, "TXFELVL");
	state->f4.fld.fs_gahbcfg.ptxfelvl = cm_object_get_child_by_name(state->f4.reg.fs_gahbcfg, "PTXFELVL");

	// FS_GUSBCFG bitfields.
	state->f4.fld.fs_gusbcfg.tocal = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "TOCAL");
	state->f4.fld.fs_gusbcfg.physel = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "PHYSEL");
	state->f4.fld.fs_gusbcfg.srpcap = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "SRPCAP");
	state->f4.fld.fs_gusbcfg.hnpcap = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "HNPCAP");
	state->f4.fld.fs_gusbcfg.trdt = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "TRDT");
	state->f4.fld.fs_gusbcfg.fhmod = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "FHMOD");
	state->f4.fld.fs_gusbcfg.fdmod = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "FDMOD");
	state->f4.fld.fs_gusbcfg.ctxpkt = cm_object_get_child_by_name(state->f4.reg.fs_gusbcfg, "CTXPKT");

	// FS_GRSTCTL bitfields.
	state->f4.fld.fs_grstctl.csrst = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "CSRST");
	state->f4.fld.fs_grstctl.hsrst = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "HSRST");
	state->f4.fld.fs_grstctl.fcrst = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "FCRST");
	state->f4.fld.fs_grstctl.rxfflsh = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "RXFFLSH");
	state->f4.fld.fs_grstctl.txfflsh = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "TXFFLSH");
	state->f4.fld.fs_grstctl.txfnum = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "TXFNUM");
	state->f4.fld.fs_grstctl.ahbidl = cm_object_get_child_by_name(state->f4.reg.fs_grstctl, "AHBIDL");

	// FS_GINTSTS bitfields.
	state->f4.fld.fs_gintsts.cmod = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "CMOD");
	state->f4.fld.fs_gintsts.mmis = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "MMIS");
	state->f4.fld.fs_gintsts.otgint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "OTGINT");
	state->f4.fld.fs_gintsts.sof = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "SOF");
	state->f4.fld.fs_gintsts.rxflvl = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "RXFLVL");
	state->f4.fld.fs_gintsts.nptxfe = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "NPTXFE");
	state->f4.fld.fs_gintsts.ginakeff = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "GINAKEFF");
	state->f4.fld.fs_gintsts.goutnakeff = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "GOUTNAKEFF");
	state->f4.fld.fs_gintsts.esusp = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "ESUSP");
	state->f4.fld.fs_gintsts.usbsusp = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "USBSUSP");
	state->f4.fld.fs_gintsts.usbrst = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "USBRST");
	state->f4.fld.fs_gintsts.enumdne = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "ENUMDNE");
	state->f4.fld.fs_gintsts.isoodrp = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "ISOODRP");
	state->f4.fld.fs_gintsts.eopf = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "EOPF");
	state->f4.fld.fs_gintsts.iepint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "IEPINT");
	state->f4.fld.fs_gintsts.oepint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "OEPINT");
	state->f4.fld.fs_gintsts.iisoixfr = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "IISOIXFR");
	state->f4.fld.fs_gintsts.ipxfr_incompisoout = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "IPXFR_INCOMPISOOUT");
	state->f4.fld.fs_gintsts.hprtint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "HPRTINT");
	state->f4.fld.fs_gintsts.hcint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "HCINT");
	state->f4.fld.fs_gintsts.ptxfe = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "PTXFE");
	state->f4.fld.fs_gintsts.cidschg = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "CIDSCHG");
	state->f4.fld.fs_gintsts.discint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "DISCINT");
	state->f4.fld.fs_gintsts.srqint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "SRQINT");
	state->f4.fld.fs_gintsts.wkupint = cm_object_get_child_by_name(state->f4.reg.fs_gintsts, "WKUPINT");

	// FS_GINTMSK bitfields.
	state->f4.fld.fs_gintmsk.mmism = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "MMISM");
	state->f4.fld.fs_gintmsk.otgint = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "OTGINT");
	state->f4.fld.fs_gintmsk.sofm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "SOFM");
	state->f4.fld.fs_gintmsk.rxflvlm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "RXFLVLM");
	state->f4.fld.fs_gintmsk.nptxfem = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "NPTXFEM");
	state->f4.fld.fs_gintmsk.ginakeffm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "GINAKEFFM");
	state->f4.fld.fs_gintmsk.gonakeffm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "GONAKEFFM");
	state->f4.fld.fs_gintmsk.esuspm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "ESUSPM");
	state->f4.fld.fs_gintmsk.usbsuspm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "USBSUSPM");
	state->f4.fld.fs_gintmsk.usbrst = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "USBRST");
	state->f4.fld.fs_gintmsk.enumdnem = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "ENUMDNEM");
	state->f4.fld.fs_gintmsk.isoodrpm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "ISOODRPM");
	state->f4.fld.fs_gintmsk.eopfm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "EOPFM");
	state->f4.fld.fs_gintmsk.epmism = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "EPMISM");
	state->f4.fld.fs_gintmsk.iepint = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "IEPINT");
	state->f4.fld.fs_gintmsk.oepint = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "OEPINT");
	state->f4.fld.fs_gintmsk.iisoixfrm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "IISOIXFRM");
	state->f4.fld.fs_gintmsk.ipxfrm_iisooxfrm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "IPXFRM_IISOOXFRM");
	state->f4.fld.fs_gintmsk.prtim = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "PRTIM");
	state->f4.fld.fs_gintmsk.hcim = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "HCIM");
	state->f4.fld.fs_gintmsk.ptxfem = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "PTXFEM");
	state->f4.fld.fs_gintmsk.cidschgm = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "CIDSCHGM");
	state->f4.fld.fs_gintmsk.discint = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "DISCINT");
	state->f4.fld.fs_gintmsk.srqim = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "SRQIM");
	state->f4.fld.fs_gintmsk.wuim = cm_object_get_child_by_name(state->f4.reg.fs_gintmsk, "WUIM");

	// FS_GRXSTSR_Device bitfields.
	state->f4.fld.fs_grxstsr_device.epnum = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_device, "EPNUM");
	state->f4.fld.fs_grxstsr_device.bcnt = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_device, "BCNT");
	state->f4.fld.fs_grxstsr_device.dpid = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_device, "DPID");
	state->f4.fld.fs_grxstsr_device.pktsts = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_device, "PKTSTS");
	state->f4.fld.fs_grxstsr_device.frmnum = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_device, "FRMNUM");

	// FS_GRXSTSR_Host bitfields.
	state->f4.fld.fs_grxstsr_host.epnum = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_host, "EPNUM");
	state->f4.fld.fs_grxstsr_host.bcnt = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_host, "BCNT");
	state->f4.fld.fs_grxstsr_host.dpid = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_host, "DPID");
	state->f4.fld.fs_grxstsr_host.pktsts = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_host, "PKTSTS");
	state->f4.fld.fs_grxstsr_host.frmnum = cm_object_get_child_by_name(state->f4.reg.fs_grxstsr_host, "FRMNUM");

	// FS_GRXFSIZ bitfields.
	state->f4.fld.fs_grxfsiz.rxfd = cm_object_get_child_by_name(state->f4.reg.fs_grxfsiz, "RXFD");

	// FS_GNPTXFSIZ_Device bitfields.
	state->f4.fld.fs_gnptxfsiz_device.tx0fsa = cm_object_get_child_by_name(state->f4.reg.fs_gnptxfsiz_device, "TX0FSA");
	state->f4.fld.fs_gnptxfsiz_device.tx0fd = cm_object_get_child_by_name(state->f4.reg.fs_gnptxfsiz_device, "TX0FD");

	// FS_GNPTXFSIZ_Host bitfields.
	state->f4.fld.fs_gnptxfsiz_host.nptxfsa = cm_object_get_child_by_name(state->f4.reg.fs_gnptxfsiz_host, "NPTXFSA");
	state->f4.fld.fs_gnptxfsiz_host.nptxfd = cm_object_get_child_by_name(state->f4.reg.fs_gnptxfsiz_host, "NPTXFD");

	// FS_GNPTXSTS bitfields.
	state->f4.fld.fs_gnptxsts.nptxfsav = cm_object_get_child_by_name(state->f4.reg.fs_gnptxsts, "NPTXFSAV");
	state->f4.fld.fs_gnptxsts.nptqxsav = cm_object_get_child_by_name(state->f4.reg.fs_gnptxsts, "NPTQXSAV");
	state->f4.fld.fs_gnptxsts.nptxqtop = cm_object_get_child_by_name(state->f4.reg.fs_gnptxsts, "NPTXQTOP");

	// FS_GCCFG bitfields.
	state->f4.fld.fs_gccfg.pwrdwn = cm_object_get_child_by_name(state->f4.reg.fs_gccfg, "PWRDWN");
	state->f4.fld.fs_gccfg.vbusasen = cm_object_get_child_by_name(state->f4.reg.fs_gccfg, "VBUSASEN");
	state->f4.fld.fs_gccfg.vbusbsen = cm_object_get_child_by_name(state->f4.reg.fs_gccfg, "VBUSBSEN");
	state->f4.fld.fs_gccfg.sofouten = cm_object_get_child_by_name(state->f4.reg.fs_gccfg, "SOFOUTEN");

	// FS_CID bitfields.
	state->f4.fld.fs_cid.product_id = cm_object_get_child_by_name(state->f4.reg.fs_cid, "PRODUCT_ID");

	// FS_HPTXFSIZ bitfields.
	state->f4.fld.fs_hptxfsiz.ptxsa = cm_object_get_child_by_name(state->f4.reg.fs_hptxfsiz, "PTXSA");
	state->f4.fld.fs_hptxfsiz.ptxfsiz = cm_object_get_child_by_name(state->f4.reg.fs_hptxfsiz, "PTXFSIZ");

	// FS_DIEPTXF1 bitfields.
	state->f4.fld.fs_dieptxf1.ineptxsa = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf1, "INEPTXSA");
	state->f4.fld.fs_dieptxf1.ineptxfd = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf1, "INEPTXFD");

	// FS_DIEPTXF2 bitfields.
	state->f4.fld.fs_dieptxf2.ineptxsa = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf2, "INEPTXSA");
	state->f4.fld.fs_dieptxf2.ineptxfd = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf2, "INEPTXFD");

	// FS_DIEPTXF3 bitfields.
	state->f4.fld.fs_dieptxf3.ineptxsa = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf3, "INEPTXSA");
	state->f4.fld.fs_dieptxf3.ineptxfd = cm_object_get_child_by_name(state->f4.reg.fs_dieptxf3, "INEPTXFD");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_FS_HOST (USB on the go full speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_FS_HOST (USB on the go full speed) registers.
		struct {
			Object *fs_hcfg; // 0x0 OTG_FS host configuration register (OTG_FS_HCFG)
			Object *hfir; // 0x4 OTG_FS Host frame interval register
			Object *fs_hfnum; // 0x8 OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)
			Object *fs_hptxsts; // 0x10 OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)
			Object *haint; // 0x14 OTG_FS Host all channels interrupt register
			Object *haintmsk; // 0x18 OTG_FS host all channels interrupt mask register
			Object *fs_hprt; // 0x40 OTG_FS host port control and status register (OTG_FS_HPRT)
			Object *fs_hcchar0; // 0x100 OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)
			Object *fs_hcchar1; // 0x120 OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)
			Object *fs_hcchar2; // 0x140 OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)
			Object *fs_hcchar3; // 0x160 OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)
			Object *fs_hcchar4; // 0x180 OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)
			Object *fs_hcchar5; // 0x1A0 OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)
			Object *fs_hcchar6; // 0x1C0 OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)
			Object *fs_hcchar7; // 0x1E0 OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)
			Object *fs_hcint0; // 0x108 OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)
			Object *fs_hcint1; // 0x128 OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)
			Object *fs_hcint2; // 0x148 OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)
			Object *fs_hcint3; // 0x168 OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)
			Object *fs_hcint4; // 0x188 OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)
			Object *fs_hcint5; // 0x1A8 OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)
			Object *fs_hcint6; // 0x1C8 OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)
			Object *fs_hcint7; // 0x1E8 OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)
			Object *fs_hcintmsk0; // 0x10C OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)
			Object *fs_hcintmsk1; // 0x12C OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)
			Object *fs_hcintmsk2; // 0x14C OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)
			Object *fs_hcintmsk3; // 0x16C OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)
			Object *fs_hcintmsk4; // 0x18C OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)
			Object *fs_hcintmsk5; // 0x1AC OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)
			Object *fs_hcintmsk6; // 0x1CC OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)
			Object *fs_hcintmsk7; // 0x1EC OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)
			Object *fs_hctsiz0; // 0x110 OTG_FS host channel-0 transfer size register
			Object *fs_hctsiz1; // 0x130 OTG_FS host channel-1 transfer size register
			Object *fs_hctsiz2; // 0x150 OTG_FS host channel-2 transfer size register
			Object *fs_hctsiz3; // 0x170 OTG_FS host channel-3 transfer size register
			Object *fs_hctsiz4; // 0x190 OTG_FS host channel-x transfer size register
			Object *fs_hctsiz5; // 0x1B0 OTG_FS host channel-5 transfer size register
			Object *fs_hctsiz6; // 0x1D0 OTG_FS host channel-6 transfer size register
			Object *fs_hctsiz7; // 0x1F0 OTG_FS host channel-7 transfer size register
		} reg;

		struct {

			// FS_HCFG (OTG_FS host configuration register (OTG_FS_HCFG)) bitfields.
			struct {
				Object *fslspcs; // [0:1] FS/LS PHY clock select
				Object *fslss; // [2:2] FS- and LS-only support
			} fs_hcfg;

			// HFIR (OTG_FS Host frame interval register) bitfields.
			struct {
				Object *frivl; // [0:15] Frame interval
			} hfir;

			// FS_HFNUM (OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)) bitfields.
			struct {
				Object *frnum; // [0:15] Frame number
				Object *ftrem; // [16:31] Frame time remaining
			} fs_hfnum;

			// FS_HPTXSTS (OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)) bitfields.
			struct {
				Object *ptxfsavl; // [0:15] Periodic transmit data FIFO space available
				Object *ptxqsav; // [16:23] Periodic transmit request queue space available
				Object *ptxqtop; // [24:31] Top of the periodic transmit request queue
			} fs_hptxsts;

			// HAINT (OTG_FS Host all channels interrupt register) bitfields.
			struct {
				Object *haint; // [0:15] Channel interrupts
			} haint;

			// HAINTMSK (OTG_FS host all channels interrupt mask register) bitfields.
			struct {
				Object *haintm; // [0:15] Channel interrupt mask
			} haintmsk;

			// FS_HPRT (OTG_FS host port control and status register (OTG_FS_HPRT)) bitfields.
			struct {
				Object *pcsts; // [0:0] Port connect status
				Object *pcdet; // [1:1] Port connect detected
				Object *pena; // [2:2] Port enable
				Object *penchng; // [3:3] Port enable/disable change
				Object *poca; // [4:4] Port overcurrent active
				Object *pocchng; // [5:5] Port overcurrent change
				Object *pres; // [6:6] Port resume
				Object *psusp; // [7:7] Port suspend
				Object *prst; // [8:8] Port reset
				Object *plsts; // [10:11] Port line status
				Object *ppwr; // [12:12] Port power
				Object *ptctl; // [13:16] Port test control
				Object *pspd; // [17:18] Port speed
			} fs_hprt;

			// FS_HCCHAR0 (OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar0;

			// FS_HCCHAR1 (OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar1;

			// FS_HCCHAR2 (OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar2;

			// FS_HCCHAR3 (OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar3;

			// FS_HCCHAR4 (OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar4;

			// FS_HCCHAR5 (OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar5;

			// FS_HCCHAR6 (OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar6;

			// FS_HCCHAR7 (OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mcnt; // [20:21] Multicount
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} fs_hcchar7;

			// FS_HCINT0 (OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint0;

			// FS_HCINT1 (OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint1;

			// FS_HCINT2 (OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint2;

			// FS_HCINT3 (OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint3;

			// FS_HCINT4 (OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint4;

			// FS_HCINT5 (OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint5;

			// FS_HCINT6 (OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint6;

			// FS_HCINT7 (OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} fs_hcint7;

			// FS_HCINTMSK0 (OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk0;

			// FS_HCINTMSK1 (OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk1;

			// FS_HCINTMSK2 (OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk2;

			// FS_HCINTMSK3 (OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk3;

			// FS_HCINTMSK4 (OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk4;

			// FS_HCINTMSK5 (OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk5;

			// FS_HCINTMSK6 (OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk6;

			// FS_HCINTMSK7 (OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} fs_hcintmsk7;

			// FS_HCTSIZ0 (OTG_FS host channel-0 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz0;

			// FS_HCTSIZ1 (OTG_FS host channel-1 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz1;

			// FS_HCTSIZ2 (OTG_FS host channel-2 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz2;

			// FS_HCTSIZ3 (OTG_FS host channel-3 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz3;

			// FS_HCTSIZ4 (OTG_FS host channel-x transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz4;

			// FS_HCTSIZ5 (OTG_FS host channel-5 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz5;

			// FS_HCTSIZ6 (OTG_FS host channel-6 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz6;

			// FS_HCTSIZ7 (OTG_FS host channel-7 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} fs_hctsiz7;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_FS_HOSTState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_fs_host_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_FS_HOSTState *state = STM32_OTG_FS_HOST_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.fs_hcfg = cm_object_get_child_by_name(obj, "FS_HCFG");
	state->f4.reg.hfir = cm_object_get_child_by_name(obj, "HFIR");
	state->f4.reg.fs_hfnum = cm_object_get_child_by_name(obj, "FS_HFNUM");
	state->f4.reg.fs_hptxsts = cm_object_get_child_by_name(obj, "FS_HPTXSTS");
	state->f4.reg.haint = cm_object_get_child_by_name(obj, "HAINT");
	state->f4.reg.haintmsk = cm_object_get_child_by_name(obj, "HAINTMSK");
	state->f4.reg.fs_hprt = cm_object_get_child_by_name(obj, "FS_HPRT");
	state->f4.reg.fs_hcchar0 = cm_object_get_child_by_name(obj, "FS_HCCHAR0");
	state->f4.reg.fs_hcchar1 = cm_object_get_child_by_name(obj, "FS_HCCHAR1");
	state->f4.reg.fs_hcchar2 = cm_object_get_child_by_name(obj, "FS_HCCHAR2");
	state->f4.reg.fs_hcchar3 = cm_object_get_child_by_name(obj, "FS_HCCHAR3");
	state->f4.reg.fs_hcchar4 = cm_object_get_child_by_name(obj, "FS_HCCHAR4");
	state->f4.reg.fs_hcchar5 = cm_object_get_child_by_name(obj, "FS_HCCHAR5");
	state->f4.reg.fs_hcchar6 = cm_object_get_child_by_name(obj, "FS_HCCHAR6");
	state->f4.reg.fs_hcchar7 = cm_object_get_child_by_name(obj, "FS_HCCHAR7");
	state->f4.reg.fs_hcint0 = cm_object_get_child_by_name(obj, "FS_HCINT0");
	state->f4.reg.fs_hcint1 = cm_object_get_child_by_name(obj, "FS_HCINT1");
	state->f4.reg.fs_hcint2 = cm_object_get_child_by_name(obj, "FS_HCINT2");
	state->f4.reg.fs_hcint3 = cm_object_get_child_by_name(obj, "FS_HCINT3");
	state->f4.reg.fs_hcint4 = cm_object_get_child_by_name(obj, "FS_HCINT4");
	state->f4.reg.fs_hcint5 = cm_object_get_child_by_name(obj, "FS_HCINT5");
	state->f4.reg.fs_hcint6 = cm_object_get_child_by_name(obj, "FS_HCINT6");
	state->f4.reg.fs_hcint7 = cm_object_get_child_by_name(obj, "FS_HCINT7");
	state->f4.reg.fs_hcintmsk0 = cm_object_get_child_by_name(obj, "FS_HCINTMSK0");
	state->f4.reg.fs_hcintmsk1 = cm_object_get_child_by_name(obj, "FS_HCINTMSK1");
	state->f4.reg.fs_hcintmsk2 = cm_object_get_child_by_name(obj, "FS_HCINTMSK2");
	state->f4.reg.fs_hcintmsk3 = cm_object_get_child_by_name(obj, "FS_HCINTMSK3");
	state->f4.reg.fs_hcintmsk4 = cm_object_get_child_by_name(obj, "FS_HCINTMSK4");
	state->f4.reg.fs_hcintmsk5 = cm_object_get_child_by_name(obj, "FS_HCINTMSK5");
	state->f4.reg.fs_hcintmsk6 = cm_object_get_child_by_name(obj, "FS_HCINTMSK6");
	state->f4.reg.fs_hcintmsk7 = cm_object_get_child_by_name(obj, "FS_HCINTMSK7");
	state->f4.reg.fs_hctsiz0 = cm_object_get_child_by_name(obj, "FS_HCTSIZ0");
	state->f4.reg.fs_hctsiz1 = cm_object_get_child_by_name(obj, "FS_HCTSIZ1");
	state->f4.reg.fs_hctsiz2 = cm_object_get_child_by_name(obj, "FS_HCTSIZ2");
	state->f4.reg.fs_hctsiz3 = cm_object_get_child_by_name(obj, "FS_HCTSIZ3");
	state->f4.reg.fs_hctsiz4 = cm_object_get_child_by_name(obj, "FS_HCTSIZ4");
	state->f4.reg.fs_hctsiz5 = cm_object_get_child_by_name(obj, "FS_HCTSIZ5");
	state->f4.reg.fs_hctsiz6 = cm_object_get_child_by_name(obj, "FS_HCTSIZ6");
	state->f4.reg.fs_hctsiz7 = cm_object_get_child_by_name(obj, "FS_HCTSIZ7");

	// FS_HCFG bitfields.
	state->f4.fld.fs_hcfg.fslspcs = cm_object_get_child_by_name(state->f4.reg.fs_hcfg, "FSLSPCS");
	state->f4.fld.fs_hcfg.fslss = cm_object_get_child_by_name(state->f4.reg.fs_hcfg, "FSLSS");

	// HFIR bitfields.
	state->f4.fld.hfir.frivl = cm_object_get_child_by_name(state->f4.reg.hfir, "FRIVL");

	// FS_HFNUM bitfields.
	state->f4.fld.fs_hfnum.frnum = cm_object_get_child_by_name(state->f4.reg.fs_hfnum, "FRNUM");
	state->f4.fld.fs_hfnum.ftrem = cm_object_get_child_by_name(state->f4.reg.fs_hfnum, "FTREM");

	// FS_HPTXSTS bitfields.
	state->f4.fld.fs_hptxsts.ptxfsavl = cm_object_get_child_by_name(state->f4.reg.fs_hptxsts, "PTXFSAVL");
	state->f4.fld.fs_hptxsts.ptxqsav = cm_object_get_child_by_name(state->f4.reg.fs_hptxsts, "PTXQSAV");
	state->f4.fld.fs_hptxsts.ptxqtop = cm_object_get_child_by_name(state->f4.reg.fs_hptxsts, "PTXQTOP");

	// HAINT bitfields.
	state->f4.fld.haint.haint = cm_object_get_child_by_name(state->f4.reg.haint, "HAINT");

	// HAINTMSK bitfields.
	state->f4.fld.haintmsk.haintm = cm_object_get_child_by_name(state->f4.reg.haintmsk, "HAINTM");

	// FS_HPRT bitfields.
	state->f4.fld.fs_hprt.pcsts = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PCSTS");
	state->f4.fld.fs_hprt.pcdet = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PCDET");
	state->f4.fld.fs_hprt.pena = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PENA");
	state->f4.fld.fs_hprt.penchng = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PENCHNG");
	state->f4.fld.fs_hprt.poca = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "POCA");
	state->f4.fld.fs_hprt.pocchng = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "POCCHNG");
	state->f4.fld.fs_hprt.pres = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PRES");
	state->f4.fld.fs_hprt.psusp = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PSUSP");
	state->f4.fld.fs_hprt.prst = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PRST");
	state->f4.fld.fs_hprt.plsts = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PLSTS");
	state->f4.fld.fs_hprt.ppwr = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PPWR");
	state->f4.fld.fs_hprt.ptctl = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PTCTL");
	state->f4.fld.fs_hprt.pspd = cm_object_get_child_by_name(state->f4.reg.fs_hprt, "PSPD");

	// FS_HCCHAR0 bitfields.
	state->f4.fld.fs_hcchar0.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "MPSIZ");
	state->f4.fld.fs_hcchar0.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "EPNUM");
	state->f4.fld.fs_hcchar0.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "EPDIR");
	state->f4.fld.fs_hcchar0.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "LSDEV");
	state->f4.fld.fs_hcchar0.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "EPTYP");
	state->f4.fld.fs_hcchar0.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "MCNT");
	state->f4.fld.fs_hcchar0.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "DAD");
	state->f4.fld.fs_hcchar0.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "ODDFRM");
	state->f4.fld.fs_hcchar0.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "CHDIS");
	state->f4.fld.fs_hcchar0.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar0, "CHENA");

	// FS_HCCHAR1 bitfields.
	state->f4.fld.fs_hcchar1.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "MPSIZ");
	state->f4.fld.fs_hcchar1.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "EPNUM");
	state->f4.fld.fs_hcchar1.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "EPDIR");
	state->f4.fld.fs_hcchar1.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "LSDEV");
	state->f4.fld.fs_hcchar1.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "EPTYP");
	state->f4.fld.fs_hcchar1.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "MCNT");
	state->f4.fld.fs_hcchar1.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "DAD");
	state->f4.fld.fs_hcchar1.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "ODDFRM");
	state->f4.fld.fs_hcchar1.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "CHDIS");
	state->f4.fld.fs_hcchar1.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar1, "CHENA");

	// FS_HCCHAR2 bitfields.
	state->f4.fld.fs_hcchar2.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "MPSIZ");
	state->f4.fld.fs_hcchar2.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "EPNUM");
	state->f4.fld.fs_hcchar2.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "EPDIR");
	state->f4.fld.fs_hcchar2.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "LSDEV");
	state->f4.fld.fs_hcchar2.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "EPTYP");
	state->f4.fld.fs_hcchar2.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "MCNT");
	state->f4.fld.fs_hcchar2.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "DAD");
	state->f4.fld.fs_hcchar2.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "ODDFRM");
	state->f4.fld.fs_hcchar2.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "CHDIS");
	state->f4.fld.fs_hcchar2.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar2, "CHENA");

	// FS_HCCHAR3 bitfields.
	state->f4.fld.fs_hcchar3.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "MPSIZ");
	state->f4.fld.fs_hcchar3.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "EPNUM");
	state->f4.fld.fs_hcchar3.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "EPDIR");
	state->f4.fld.fs_hcchar3.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "LSDEV");
	state->f4.fld.fs_hcchar3.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "EPTYP");
	state->f4.fld.fs_hcchar3.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "MCNT");
	state->f4.fld.fs_hcchar3.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "DAD");
	state->f4.fld.fs_hcchar3.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "ODDFRM");
	state->f4.fld.fs_hcchar3.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "CHDIS");
	state->f4.fld.fs_hcchar3.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar3, "CHENA");

	// FS_HCCHAR4 bitfields.
	state->f4.fld.fs_hcchar4.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "MPSIZ");
	state->f4.fld.fs_hcchar4.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "EPNUM");
	state->f4.fld.fs_hcchar4.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "EPDIR");
	state->f4.fld.fs_hcchar4.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "LSDEV");
	state->f4.fld.fs_hcchar4.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "EPTYP");
	state->f4.fld.fs_hcchar4.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "MCNT");
	state->f4.fld.fs_hcchar4.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "DAD");
	state->f4.fld.fs_hcchar4.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "ODDFRM");
	state->f4.fld.fs_hcchar4.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "CHDIS");
	state->f4.fld.fs_hcchar4.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar4, "CHENA");

	// FS_HCCHAR5 bitfields.
	state->f4.fld.fs_hcchar5.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "MPSIZ");
	state->f4.fld.fs_hcchar5.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "EPNUM");
	state->f4.fld.fs_hcchar5.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "EPDIR");
	state->f4.fld.fs_hcchar5.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "LSDEV");
	state->f4.fld.fs_hcchar5.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "EPTYP");
	state->f4.fld.fs_hcchar5.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "MCNT");
	state->f4.fld.fs_hcchar5.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "DAD");
	state->f4.fld.fs_hcchar5.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "ODDFRM");
	state->f4.fld.fs_hcchar5.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "CHDIS");
	state->f4.fld.fs_hcchar5.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar5, "CHENA");

	// FS_HCCHAR6 bitfields.
	state->f4.fld.fs_hcchar6.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "MPSIZ");
	state->f4.fld.fs_hcchar6.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "EPNUM");
	state->f4.fld.fs_hcchar6.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "EPDIR");
	state->f4.fld.fs_hcchar6.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "LSDEV");
	state->f4.fld.fs_hcchar6.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "EPTYP");
	state->f4.fld.fs_hcchar6.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "MCNT");
	state->f4.fld.fs_hcchar6.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "DAD");
	state->f4.fld.fs_hcchar6.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "ODDFRM");
	state->f4.fld.fs_hcchar6.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "CHDIS");
	state->f4.fld.fs_hcchar6.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar6, "CHENA");

	// FS_HCCHAR7 bitfields.
	state->f4.fld.fs_hcchar7.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "MPSIZ");
	state->f4.fld.fs_hcchar7.epnum = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "EPNUM");
	state->f4.fld.fs_hcchar7.epdir = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "EPDIR");
	state->f4.fld.fs_hcchar7.lsdev = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "LSDEV");
	state->f4.fld.fs_hcchar7.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "EPTYP");
	state->f4.fld.fs_hcchar7.mcnt = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "MCNT");
	state->f4.fld.fs_hcchar7.dad = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "DAD");
	state->f4.fld.fs_hcchar7.oddfrm = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "ODDFRM");
	state->f4.fld.fs_hcchar7.chdis = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "CHDIS");
	state->f4.fld.fs_hcchar7.chena = cm_object_get_child_by_name(state->f4.reg.fs_hcchar7, "CHENA");

	// FS_HCINT0 bitfields.
	state->f4.fld.fs_hcint0.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "XFRC");
	state->f4.fld.fs_hcint0.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "CHH");
	state->f4.fld.fs_hcint0.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "STALL");
	state->f4.fld.fs_hcint0.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "NAK");
	state->f4.fld.fs_hcint0.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "ACK");
	state->f4.fld.fs_hcint0.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "TXERR");
	state->f4.fld.fs_hcint0.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "BBERR");
	state->f4.fld.fs_hcint0.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "FRMOR");
	state->f4.fld.fs_hcint0.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint0, "DTERR");

	// FS_HCINT1 bitfields.
	state->f4.fld.fs_hcint1.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "XFRC");
	state->f4.fld.fs_hcint1.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "CHH");
	state->f4.fld.fs_hcint1.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "STALL");
	state->f4.fld.fs_hcint1.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "NAK");
	state->f4.fld.fs_hcint1.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "ACK");
	state->f4.fld.fs_hcint1.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "TXERR");
	state->f4.fld.fs_hcint1.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "BBERR");
	state->f4.fld.fs_hcint1.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "FRMOR");
	state->f4.fld.fs_hcint1.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint1, "DTERR");

	// FS_HCINT2 bitfields.
	state->f4.fld.fs_hcint2.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "XFRC");
	state->f4.fld.fs_hcint2.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "CHH");
	state->f4.fld.fs_hcint2.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "STALL");
	state->f4.fld.fs_hcint2.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "NAK");
	state->f4.fld.fs_hcint2.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "ACK");
	state->f4.fld.fs_hcint2.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "TXERR");
	state->f4.fld.fs_hcint2.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "BBERR");
	state->f4.fld.fs_hcint2.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "FRMOR");
	state->f4.fld.fs_hcint2.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint2, "DTERR");

	// FS_HCINT3 bitfields.
	state->f4.fld.fs_hcint3.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "XFRC");
	state->f4.fld.fs_hcint3.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "CHH");
	state->f4.fld.fs_hcint3.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "STALL");
	state->f4.fld.fs_hcint3.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "NAK");
	state->f4.fld.fs_hcint3.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "ACK");
	state->f4.fld.fs_hcint3.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "TXERR");
	state->f4.fld.fs_hcint3.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "BBERR");
	state->f4.fld.fs_hcint3.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "FRMOR");
	state->f4.fld.fs_hcint3.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint3, "DTERR");

	// FS_HCINT4 bitfields.
	state->f4.fld.fs_hcint4.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "XFRC");
	state->f4.fld.fs_hcint4.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "CHH");
	state->f4.fld.fs_hcint4.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "STALL");
	state->f4.fld.fs_hcint4.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "NAK");
	state->f4.fld.fs_hcint4.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "ACK");
	state->f4.fld.fs_hcint4.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "TXERR");
	state->f4.fld.fs_hcint4.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "BBERR");
	state->f4.fld.fs_hcint4.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "FRMOR");
	state->f4.fld.fs_hcint4.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint4, "DTERR");

	// FS_HCINT5 bitfields.
	state->f4.fld.fs_hcint5.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "XFRC");
	state->f4.fld.fs_hcint5.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "CHH");
	state->f4.fld.fs_hcint5.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "STALL");
	state->f4.fld.fs_hcint5.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "NAK");
	state->f4.fld.fs_hcint5.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "ACK");
	state->f4.fld.fs_hcint5.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "TXERR");
	state->f4.fld.fs_hcint5.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "BBERR");
	state->f4.fld.fs_hcint5.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "FRMOR");
	state->f4.fld.fs_hcint5.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint5, "DTERR");

	// FS_HCINT6 bitfields.
	state->f4.fld.fs_hcint6.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "XFRC");
	state->f4.fld.fs_hcint6.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "CHH");
	state->f4.fld.fs_hcint6.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "STALL");
	state->f4.fld.fs_hcint6.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "NAK");
	state->f4.fld.fs_hcint6.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "ACK");
	state->f4.fld.fs_hcint6.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "TXERR");
	state->f4.fld.fs_hcint6.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "BBERR");
	state->f4.fld.fs_hcint6.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "FRMOR");
	state->f4.fld.fs_hcint6.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint6, "DTERR");

	// FS_HCINT7 bitfields.
	state->f4.fld.fs_hcint7.xfrc = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "XFRC");
	state->f4.fld.fs_hcint7.chh = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "CHH");
	state->f4.fld.fs_hcint7.stall = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "STALL");
	state->f4.fld.fs_hcint7.nak = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "NAK");
	state->f4.fld.fs_hcint7.ack = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "ACK");
	state->f4.fld.fs_hcint7.txerr = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "TXERR");
	state->f4.fld.fs_hcint7.bberr = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "BBERR");
	state->f4.fld.fs_hcint7.frmor = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "FRMOR");
	state->f4.fld.fs_hcint7.dterr = cm_object_get_child_by_name(state->f4.reg.fs_hcint7, "DTERR");

	// FS_HCINTMSK0 bitfields.
	state->f4.fld.fs_hcintmsk0.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "XFRCM");
	state->f4.fld.fs_hcintmsk0.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "CHHM");
	state->f4.fld.fs_hcintmsk0.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "STALLM");
	state->f4.fld.fs_hcintmsk0.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "NAKM");
	state->f4.fld.fs_hcintmsk0.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "ACKM");
	state->f4.fld.fs_hcintmsk0.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "NYET");
	state->f4.fld.fs_hcintmsk0.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "TXERRM");
	state->f4.fld.fs_hcintmsk0.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "BBERRM");
	state->f4.fld.fs_hcintmsk0.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "FRMORM");
	state->f4.fld.fs_hcintmsk0.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk0, "DTERRM");

	// FS_HCINTMSK1 bitfields.
	state->f4.fld.fs_hcintmsk1.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "XFRCM");
	state->f4.fld.fs_hcintmsk1.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "CHHM");
	state->f4.fld.fs_hcintmsk1.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "STALLM");
	state->f4.fld.fs_hcintmsk1.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "NAKM");
	state->f4.fld.fs_hcintmsk1.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "ACKM");
	state->f4.fld.fs_hcintmsk1.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "NYET");
	state->f4.fld.fs_hcintmsk1.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "TXERRM");
	state->f4.fld.fs_hcintmsk1.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "BBERRM");
	state->f4.fld.fs_hcintmsk1.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "FRMORM");
	state->f4.fld.fs_hcintmsk1.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk1, "DTERRM");

	// FS_HCINTMSK2 bitfields.
	state->f4.fld.fs_hcintmsk2.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "XFRCM");
	state->f4.fld.fs_hcintmsk2.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "CHHM");
	state->f4.fld.fs_hcintmsk2.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "STALLM");
	state->f4.fld.fs_hcintmsk2.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "NAKM");
	state->f4.fld.fs_hcintmsk2.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "ACKM");
	state->f4.fld.fs_hcintmsk2.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "NYET");
	state->f4.fld.fs_hcintmsk2.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "TXERRM");
	state->f4.fld.fs_hcintmsk2.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "BBERRM");
	state->f4.fld.fs_hcintmsk2.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "FRMORM");
	state->f4.fld.fs_hcintmsk2.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk2, "DTERRM");

	// FS_HCINTMSK3 bitfields.
	state->f4.fld.fs_hcintmsk3.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "XFRCM");
	state->f4.fld.fs_hcintmsk3.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "CHHM");
	state->f4.fld.fs_hcintmsk3.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "STALLM");
	state->f4.fld.fs_hcintmsk3.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "NAKM");
	state->f4.fld.fs_hcintmsk3.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "ACKM");
	state->f4.fld.fs_hcintmsk3.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "NYET");
	state->f4.fld.fs_hcintmsk3.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "TXERRM");
	state->f4.fld.fs_hcintmsk3.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "BBERRM");
	state->f4.fld.fs_hcintmsk3.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "FRMORM");
	state->f4.fld.fs_hcintmsk3.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk3, "DTERRM");

	// FS_HCINTMSK4 bitfields.
	state->f4.fld.fs_hcintmsk4.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "XFRCM");
	state->f4.fld.fs_hcintmsk4.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "CHHM");
	state->f4.fld.fs_hcintmsk4.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "STALLM");
	state->f4.fld.fs_hcintmsk4.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "NAKM");
	state->f4.fld.fs_hcintmsk4.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "ACKM");
	state->f4.fld.fs_hcintmsk4.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "NYET");
	state->f4.fld.fs_hcintmsk4.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "TXERRM");
	state->f4.fld.fs_hcintmsk4.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "BBERRM");
	state->f4.fld.fs_hcintmsk4.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "FRMORM");
	state->f4.fld.fs_hcintmsk4.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk4, "DTERRM");

	// FS_HCINTMSK5 bitfields.
	state->f4.fld.fs_hcintmsk5.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "XFRCM");
	state->f4.fld.fs_hcintmsk5.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "CHHM");
	state->f4.fld.fs_hcintmsk5.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "STALLM");
	state->f4.fld.fs_hcintmsk5.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "NAKM");
	state->f4.fld.fs_hcintmsk5.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "ACKM");
	state->f4.fld.fs_hcintmsk5.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "NYET");
	state->f4.fld.fs_hcintmsk5.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "TXERRM");
	state->f4.fld.fs_hcintmsk5.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "BBERRM");
	state->f4.fld.fs_hcintmsk5.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "FRMORM");
	state->f4.fld.fs_hcintmsk5.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk5, "DTERRM");

	// FS_HCINTMSK6 bitfields.
	state->f4.fld.fs_hcintmsk6.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "XFRCM");
	state->f4.fld.fs_hcintmsk6.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "CHHM");
	state->f4.fld.fs_hcintmsk6.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "STALLM");
	state->f4.fld.fs_hcintmsk6.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "NAKM");
	state->f4.fld.fs_hcintmsk6.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "ACKM");
	state->f4.fld.fs_hcintmsk6.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "NYET");
	state->f4.fld.fs_hcintmsk6.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "TXERRM");
	state->f4.fld.fs_hcintmsk6.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "BBERRM");
	state->f4.fld.fs_hcintmsk6.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "FRMORM");
	state->f4.fld.fs_hcintmsk6.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk6, "DTERRM");

	// FS_HCINTMSK7 bitfields.
	state->f4.fld.fs_hcintmsk7.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "XFRCM");
	state->f4.fld.fs_hcintmsk7.chhm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "CHHM");
	state->f4.fld.fs_hcintmsk7.stallm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "STALLM");
	state->f4.fld.fs_hcintmsk7.nakm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "NAKM");
	state->f4.fld.fs_hcintmsk7.ackm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "ACKM");
	state->f4.fld.fs_hcintmsk7.nyet = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "NYET");
	state->f4.fld.fs_hcintmsk7.txerrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "TXERRM");
	state->f4.fld.fs_hcintmsk7.bberrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "BBERRM");
	state->f4.fld.fs_hcintmsk7.frmorm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "FRMORM");
	state->f4.fld.fs_hcintmsk7.dterrm = cm_object_get_child_by_name(state->f4.reg.fs_hcintmsk7, "DTERRM");

	// FS_HCTSIZ0 bitfields.
	state->f4.fld.fs_hctsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz0, "XFRSIZ");
	state->f4.fld.fs_hctsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz0, "PKTCNT");
	state->f4.fld.fs_hctsiz0.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz0, "DPID");

	// FS_HCTSIZ1 bitfields.
	state->f4.fld.fs_hctsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz1, "XFRSIZ");
	state->f4.fld.fs_hctsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz1, "PKTCNT");
	state->f4.fld.fs_hctsiz1.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz1, "DPID");

	// FS_HCTSIZ2 bitfields.
	state->f4.fld.fs_hctsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz2, "XFRSIZ");
	state->f4.fld.fs_hctsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz2, "PKTCNT");
	state->f4.fld.fs_hctsiz2.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz2, "DPID");

	// FS_HCTSIZ3 bitfields.
	state->f4.fld.fs_hctsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz3, "XFRSIZ");
	state->f4.fld.fs_hctsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz3, "PKTCNT");
	state->f4.fld.fs_hctsiz3.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz3, "DPID");

	// FS_HCTSIZ4 bitfields.
	state->f4.fld.fs_hctsiz4.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz4, "XFRSIZ");
	state->f4.fld.fs_hctsiz4.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz4, "PKTCNT");
	state->f4.fld.fs_hctsiz4.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz4, "DPID");

	// FS_HCTSIZ5 bitfields.
	state->f4.fld.fs_hctsiz5.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz5, "XFRSIZ");
	state->f4.fld.fs_hctsiz5.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz5, "PKTCNT");
	state->f4.fld.fs_hctsiz5.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz5, "DPID");

	// FS_HCTSIZ6 bitfields.
	state->f4.fld.fs_hctsiz6.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz6, "XFRSIZ");
	state->f4.fld.fs_hctsiz6.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz6, "PKTCNT");
	state->f4.fld.fs_hctsiz6.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz6, "DPID");

	// FS_HCTSIZ7 bitfields.
	state->f4.fld.fs_hctsiz7.xfrsiz = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz7, "XFRSIZ");
	state->f4.fld.fs_hctsiz7.pktcnt = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz7, "PKTCNT");
	state->f4.fld.fs_hctsiz7.dpid = cm_object_get_child_by_name(state->f4.reg.fs_hctsiz7, "DPID");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_FS_DEVICE (USB on the go full speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_FS_DEVICE (USB on the go full speed) registers.
		struct {
			Object *fs_dcfg; // 0x0 OTG_FS device configuration register (OTG_FS_DCFG)
			Object *fs_dctl; // 0x4 OTG_FS device control register (OTG_FS_DCTL)
			Object *fs_dsts; // 0x8 OTG_FS device status register (OTG_FS_DSTS)
			Object *fs_diepmsk; // 0x10 OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)
			Object *fs_doepmsk; // 0x14 OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)
			Object *fs_daint; // 0x18 OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)
			Object *fs_daintmsk; // 0x1C OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)
			Object *dvbusdis; // 0x28 OTG_FS device VBUS discharge time register
			Object *dvbuspulse; // 0x2C OTG_FS device VBUS pulsing time register
			Object *diepempmsk; // 0x34 OTG_FS device IN endpoint FIFO empty interrupt mask register
			Object *fs_diepctl0; // 0x100 OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)
			Object *diepctl1; // 0x120 OTG device endpoint-1 control register
			Object *diepctl2; // 0x140 OTG device endpoint-2 control register
			Object *diepctl3; // 0x160 OTG device endpoint-3 control register
			Object *doepctl0; // 0x300 Device endpoint-0 control register
			Object *doepctl1; // 0x320 Device endpoint-1 control register
			Object *doepctl2; // 0x340 Device endpoint-2 control register
			Object *doepctl3; // 0x360 Device endpoint-3 control register
			Object *diepint0; // 0x108 Device endpoint-x interrupt register
			Object *diepint1; // 0x128 Device endpoint-1 interrupt register
			Object *diepint2; // 0x148 Device endpoint-2 interrupt register
			Object *diepint3; // 0x168 Device endpoint-3 interrupt register
			Object *doepint0; // 0x308 Device endpoint-0 interrupt register
			Object *doepint1; // 0x328 Device endpoint-1 interrupt register
			Object *doepint2; // 0x348 Device endpoint-2 interrupt register
			Object *doepint3; // 0x368 Device endpoint-3 interrupt register
			Object *dieptsiz0; // 0x110 Device endpoint-0 transfer size register
			Object *doeptsiz0; // 0x310 Device OUT endpoint-0 transfer size register
			Object *dieptsiz1; // 0x130 Device endpoint-1 transfer size register
			Object *dieptsiz2; // 0x150 Device endpoint-2 transfer size register
			Object *dieptsiz3; // 0x170 Device endpoint-3 transfer size register
			Object *dtxfsts0; // 0x118 OTG_FS device IN endpoint transmit FIFO status register
			Object *dtxfsts1; // 0x138 OTG_FS device IN endpoint transmit FIFO status register
			Object *dtxfsts2; // 0x158 OTG_FS device IN endpoint transmit FIFO status register
			Object *dtxfsts3; // 0x178 OTG_FS device IN endpoint transmit FIFO status register
			Object *doeptsiz1; // 0x330 Device OUT endpoint-1 transfer size register
			Object *doeptsiz2; // 0x350 Device OUT endpoint-2 transfer size register
			Object *doeptsiz3; // 0x370 Device OUT endpoint-3 transfer size register
		} reg;

		struct {

			// FS_DCFG (OTG_FS device configuration register (OTG_FS_DCFG)) bitfields.
			struct {
				Object *dspd; // [0:1] Device speed
				Object *nzlsohsk; // [2:2] Non-zero-length status OUT handshake
				Object *dad; // [4:10] Device address
				Object *pfivl; // [11:12] Periodic frame interval
			} fs_dcfg;

			// FS_DCTL (OTG_FS device control register (OTG_FS_DCTL)) bitfields.
			struct {
				Object *rwusig; // [0:0] Remote wakeup signaling
				Object *sdis; // [1:1] Soft disconnect
				Object *ginsts; // [2:2] Global IN NAK status
				Object *gonsts; // [3:3] Global OUT NAK status
				Object *tctl; // [4:6] Test control
				Object *sginak; // [7:7] Set global IN NAK
				Object *cginak; // [8:8] Clear global IN NAK
				Object *sgonak; // [9:9] Set global OUT NAK
				Object *cgonak; // [10:10] Clear global OUT NAK
				Object *poprgdne; // [11:11] Power-on programming done
			} fs_dctl;

			// FS_DSTS (OTG_FS device status register (OTG_FS_DSTS)) bitfields.
			struct {
				Object *suspsts; // [0:0] Suspend status
				Object *enumspd; // [1:2] Enumerated speed
				Object *eerr; // [3:3] Erratic error
				Object *fnsof; // [8:21] Frame number of the received SOF
			} fs_dsts;

			// FS_DIEPMSK (OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *tom; // [3:3] Timeout condition mask (Non-isochronous endpoints)
				Object *ittxfemsk; // [4:4] IN token received when TxFIFO empty mask
				Object *inepnmm; // [5:5] IN token received with EP mismatch mask
				Object *inepnem; // [6:6] IN endpoint NAK effective mask
			} fs_diepmsk;

			// FS_DOEPMSK (OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *stupm; // [3:3] SETUP phase done mask
				Object *otepdm; // [4:4] OUT token received when endpoint disabled mask
			} fs_doepmsk;

			// FS_DAINT (OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)) bitfields.
			struct {
				Object *iepint; // [0:15] IN endpoint interrupt bits
				Object *oepint; // [16:31] OUT endpoint interrupt bits
			} fs_daint;

			// FS_DAINTMSK (OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)) bitfields.
			struct {
				Object *iepm; // [0:15] IN EP interrupt mask bits
				Object *oepint; // [16:31] OUT endpoint interrupt bits
			} fs_daintmsk;

			// DVBUSDIS (OTG_FS device VBUS discharge time register) bitfields.
			struct {
				Object *vbusdt; // [0:15] Device VBUS discharge time
			} dvbusdis;

			// DVBUSPULSE (OTG_FS device VBUS pulsing time register) bitfields.
			struct {
				Object *dvbusp; // [0:11] Device VBUS pulsing time
			} dvbuspulse;

			// DIEPEMPMSK (OTG_FS device IN endpoint FIFO empty interrupt mask register) bitfields.
			struct {
				Object *ineptxfem; // [0:15] IN EP Tx FIFO empty interrupt mask bits
			} diepempmsk;

			// FS_DIEPCTL0 (OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)) bitfields.
			struct {
				Object *mpsiz; // [0:1] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} fs_diepctl0;

			// DIEPCTL1 (OTG device endpoint-1 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *stall; // [21:21] Stall
				Object *txfnum; // [22:25] TXFNUM
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm_sd1pid; // [29:29] SODDFRM/SD1PID
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} diepctl1;

			// DIEPCTL2 (OTG device endpoint-2 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *stall; // [21:21] Stall
				Object *txfnum; // [22:25] TXFNUM
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm; // [29:29] SODDFRM
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} diepctl2;

			// DIEPCTL3 (OTG device endpoint-3 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *stall; // [21:21] Stall
				Object *txfnum; // [22:25] TXFNUM
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm; // [29:29] SODDFRM
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} diepctl3;

			// DOEPCTL0 (Device endpoint-0 control register) bitfields.
			struct {
				Object *mpsiz; // [0:1] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *snpm; // [20:20] SNPM
				Object *stall; // [21:21] Stall
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} doepctl0;

			// DOEPCTL1 (Device endpoint-1 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *snpm; // [20:20] SNPM
				Object *stall; // [21:21] Stall
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm; // [29:29] SODDFRM
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} doepctl1;

			// DOEPCTL2 (Device endpoint-2 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *snpm; // [20:20] SNPM
				Object *stall; // [21:21] Stall
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm; // [29:29] SODDFRM
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} doepctl2;

			// DOEPCTL3 (Device endpoint-3 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] MPSIZ
				Object *usbaep; // [15:15] USBAEP
				Object *eonum_dpid; // [16:16] EONUM/DPID
				Object *naksts; // [17:17] NAKSTS
				Object *eptyp; // [18:19] EPTYP
				Object *snpm; // [20:20] SNPM
				Object *stall; // [21:21] Stall
				Object *cnak; // [26:26] CNAK
				Object *snak; // [27:27] SNAK
				Object *sd0pid_sevnfrm; // [28:28] SD0PID/SEVNFRM
				Object *soddfrm; // [29:29] SODDFRM
				Object *epdis; // [30:30] EPDIS
				Object *epena; // [31:31] EPENA
			} doepctl3;

			// DIEPINT0 (Device endpoint-x interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *toc; // [3:3] TOC
				Object *ittxfe; // [4:4] ITTXFE
				Object *inepne; // [6:6] INEPNE
				Object *txfe; // [7:7] TXFE
			} diepint0;

			// DIEPINT1 (Device endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *toc; // [3:3] TOC
				Object *ittxfe; // [4:4] ITTXFE
				Object *inepne; // [6:6] INEPNE
				Object *txfe; // [7:7] TXFE
			} diepint1;

			// DIEPINT2 (Device endpoint-2 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *toc; // [3:3] TOC
				Object *ittxfe; // [4:4] ITTXFE
				Object *inepne; // [6:6] INEPNE
				Object *txfe; // [7:7] TXFE
			} diepint2;

			// DIEPINT3 (Device endpoint-3 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *toc; // [3:3] TOC
				Object *ittxfe; // [4:4] ITTXFE
				Object *inepne; // [6:6] INEPNE
				Object *txfe; // [7:7] TXFE
			} diepint3;

			// DOEPINT0 (Device endpoint-0 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *stup; // [3:3] STUP
				Object *otepdis; // [4:4] OTEPDIS
				Object *b2bstup; // [6:6] B2BSTUP
			} doepint0;

			// DOEPINT1 (Device endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *stup; // [3:3] STUP
				Object *otepdis; // [4:4] OTEPDIS
				Object *b2bstup; // [6:6] B2BSTUP
			} doepint1;

			// DOEPINT2 (Device endpoint-2 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *stup; // [3:3] STUP
				Object *otepdis; // [4:4] OTEPDIS
				Object *b2bstup; // [6:6] B2BSTUP
			} doepint2;

			// DOEPINT3 (Device endpoint-3 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] XFRC
				Object *epdisd; // [1:1] EPDISD
				Object *stup; // [3:3] STUP
				Object *otepdis; // [4:4] OTEPDIS
				Object *b2bstup; // [6:6] B2BSTUP
			} doepint3;

			// DIEPTSIZ0 (Device endpoint-0 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:6] Transfer size
				Object *pktcnt; // [19:20] Packet count
			} dieptsiz0;

			// DOEPTSIZ0 (Device OUT endpoint-0 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:6] Transfer size
				Object *pktcnt; // [19:19] Packet count
				Object *stupcnt; // [29:30] SETUP packet count
			} doeptsiz0;

			// DIEPTSIZ1 (Device endpoint-1 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} dieptsiz1;

			// DIEPTSIZ2 (Device endpoint-2 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} dieptsiz2;

			// DIEPTSIZ3 (Device endpoint-3 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} dieptsiz3;

			// DTXFSTS0 (OTG_FS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space available
			} dtxfsts0;

			// DTXFSTS1 (OTG_FS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space available
			} dtxfsts1;

			// DTXFSTS2 (OTG_FS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space available
			} dtxfsts2;

			// DTXFSTS3 (OTG_FS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space available
			} dtxfsts3;

			// DOEPTSIZ1 (Device OUT endpoint-1 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} doeptsiz1;

			// DOEPTSIZ2 (Device OUT endpoint-2 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} doeptsiz2;

			// DOEPTSIZ3 (Device OUT endpoint-3 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} doeptsiz3;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_FS_DEVICEState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_fs_device_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_FS_DEVICEState *state = STM32_OTG_FS_DEVICE_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.fs_dcfg = cm_object_get_child_by_name(obj, "FS_DCFG");
	state->f4.reg.fs_dctl = cm_object_get_child_by_name(obj, "FS_DCTL");
	state->f4.reg.fs_dsts = cm_object_get_child_by_name(obj, "FS_DSTS");
	state->f4.reg.fs_diepmsk = cm_object_get_child_by_name(obj, "FS_DIEPMSK");
	state->f4.reg.fs_doepmsk = cm_object_get_child_by_name(obj, "FS_DOEPMSK");
	state->f4.reg.fs_daint = cm_object_get_child_by_name(obj, "FS_DAINT");
	state->f4.reg.fs_daintmsk = cm_object_get_child_by_name(obj, "FS_DAINTMSK");
	state->f4.reg.dvbusdis = cm_object_get_child_by_name(obj, "DVBUSDIS");
	state->f4.reg.dvbuspulse = cm_object_get_child_by_name(obj, "DVBUSPULSE");
	state->f4.reg.diepempmsk = cm_object_get_child_by_name(obj, "DIEPEMPMSK");
	state->f4.reg.fs_diepctl0 = cm_object_get_child_by_name(obj, "FS_DIEPCTL0");
	state->f4.reg.diepctl1 = cm_object_get_child_by_name(obj, "DIEPCTL1");
	state->f4.reg.diepctl2 = cm_object_get_child_by_name(obj, "DIEPCTL2");
	state->f4.reg.diepctl3 = cm_object_get_child_by_name(obj, "DIEPCTL3");
	state->f4.reg.doepctl0 = cm_object_get_child_by_name(obj, "DOEPCTL0");
	state->f4.reg.doepctl1 = cm_object_get_child_by_name(obj, "DOEPCTL1");
	state->f4.reg.doepctl2 = cm_object_get_child_by_name(obj, "DOEPCTL2");
	state->f4.reg.doepctl3 = cm_object_get_child_by_name(obj, "DOEPCTL3");
	state->f4.reg.diepint0 = cm_object_get_child_by_name(obj, "DIEPINT0");
	state->f4.reg.diepint1 = cm_object_get_child_by_name(obj, "DIEPINT1");
	state->f4.reg.diepint2 = cm_object_get_child_by_name(obj, "DIEPINT2");
	state->f4.reg.diepint3 = cm_object_get_child_by_name(obj, "DIEPINT3");
	state->f4.reg.doepint0 = cm_object_get_child_by_name(obj, "DOEPINT0");
	state->f4.reg.doepint1 = cm_object_get_child_by_name(obj, "DOEPINT1");
	state->f4.reg.doepint2 = cm_object_get_child_by_name(obj, "DOEPINT2");
	state->f4.reg.doepint3 = cm_object_get_child_by_name(obj, "DOEPINT3");
	state->f4.reg.dieptsiz0 = cm_object_get_child_by_name(obj, "DIEPTSIZ0");
	state->f4.reg.doeptsiz0 = cm_object_get_child_by_name(obj, "DOEPTSIZ0");
	state->f4.reg.dieptsiz1 = cm_object_get_child_by_name(obj, "DIEPTSIZ1");
	state->f4.reg.dieptsiz2 = cm_object_get_child_by_name(obj, "DIEPTSIZ2");
	state->f4.reg.dieptsiz3 = cm_object_get_child_by_name(obj, "DIEPTSIZ3");
	state->f4.reg.dtxfsts0 = cm_object_get_child_by_name(obj, "DTXFSTS0");
	state->f4.reg.dtxfsts1 = cm_object_get_child_by_name(obj, "DTXFSTS1");
	state->f4.reg.dtxfsts2 = cm_object_get_child_by_name(obj, "DTXFSTS2");
	state->f4.reg.dtxfsts3 = cm_object_get_child_by_name(obj, "DTXFSTS3");
	state->f4.reg.doeptsiz1 = cm_object_get_child_by_name(obj, "DOEPTSIZ1");
	state->f4.reg.doeptsiz2 = cm_object_get_child_by_name(obj, "DOEPTSIZ2");
	state->f4.reg.doeptsiz3 = cm_object_get_child_by_name(obj, "DOEPTSIZ3");

	// FS_DCFG bitfields.
	state->f4.fld.fs_dcfg.dspd = cm_object_get_child_by_name(state->f4.reg.fs_dcfg, "DSPD");
	state->f4.fld.fs_dcfg.nzlsohsk = cm_object_get_child_by_name(state->f4.reg.fs_dcfg, "NZLSOHSK");
	state->f4.fld.fs_dcfg.dad = cm_object_get_child_by_name(state->f4.reg.fs_dcfg, "DAD");
	state->f4.fld.fs_dcfg.pfivl = cm_object_get_child_by_name(state->f4.reg.fs_dcfg, "PFIVL");

	// FS_DCTL bitfields.
	state->f4.fld.fs_dctl.rwusig = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "RWUSIG");
	state->f4.fld.fs_dctl.sdis = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "SDIS");
	state->f4.fld.fs_dctl.ginsts = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "GINSTS");
	state->f4.fld.fs_dctl.gonsts = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "GONSTS");
	state->f4.fld.fs_dctl.tctl = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "TCTL");
	state->f4.fld.fs_dctl.sginak = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "SGINAK");
	state->f4.fld.fs_dctl.cginak = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "CGINAK");
	state->f4.fld.fs_dctl.sgonak = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "SGONAK");
	state->f4.fld.fs_dctl.cgonak = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "CGONAK");
	state->f4.fld.fs_dctl.poprgdne = cm_object_get_child_by_name(state->f4.reg.fs_dctl, "POPRGDNE");

	// FS_DSTS bitfields.
	state->f4.fld.fs_dsts.suspsts = cm_object_get_child_by_name(state->f4.reg.fs_dsts, "SUSPSTS");
	state->f4.fld.fs_dsts.enumspd = cm_object_get_child_by_name(state->f4.reg.fs_dsts, "ENUMSPD");
	state->f4.fld.fs_dsts.eerr = cm_object_get_child_by_name(state->f4.reg.fs_dsts, "EERR");
	state->f4.fld.fs_dsts.fnsof = cm_object_get_child_by_name(state->f4.reg.fs_dsts, "FNSOF");

	// FS_DIEPMSK bitfields.
	state->f4.fld.fs_diepmsk.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "XFRCM");
	state->f4.fld.fs_diepmsk.epdm = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "EPDM");
	state->f4.fld.fs_diepmsk.tom = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "TOM");
	state->f4.fld.fs_diepmsk.ittxfemsk = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "ITTXFEMSK");
	state->f4.fld.fs_diepmsk.inepnmm = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "INEPNMM");
	state->f4.fld.fs_diepmsk.inepnem = cm_object_get_child_by_name(state->f4.reg.fs_diepmsk, "INEPNEM");

	// FS_DOEPMSK bitfields.
	state->f4.fld.fs_doepmsk.xfrcm = cm_object_get_child_by_name(state->f4.reg.fs_doepmsk, "XFRCM");
	state->f4.fld.fs_doepmsk.epdm = cm_object_get_child_by_name(state->f4.reg.fs_doepmsk, "EPDM");
	state->f4.fld.fs_doepmsk.stupm = cm_object_get_child_by_name(state->f4.reg.fs_doepmsk, "STUPM");
	state->f4.fld.fs_doepmsk.otepdm = cm_object_get_child_by_name(state->f4.reg.fs_doepmsk, "OTEPDM");

	// FS_DAINT bitfields.
	state->f4.fld.fs_daint.iepint = cm_object_get_child_by_name(state->f4.reg.fs_daint, "IEPINT");
	state->f4.fld.fs_daint.oepint = cm_object_get_child_by_name(state->f4.reg.fs_daint, "OEPINT");

	// FS_DAINTMSK bitfields.
	state->f4.fld.fs_daintmsk.iepm = cm_object_get_child_by_name(state->f4.reg.fs_daintmsk, "IEPM");
	state->f4.fld.fs_daintmsk.oepint = cm_object_get_child_by_name(state->f4.reg.fs_daintmsk, "OEPINT");

	// DVBUSDIS bitfields.
	state->f4.fld.dvbusdis.vbusdt = cm_object_get_child_by_name(state->f4.reg.dvbusdis, "VBUSDT");

	// DVBUSPULSE bitfields.
	state->f4.fld.dvbuspulse.dvbusp = cm_object_get_child_by_name(state->f4.reg.dvbuspulse, "DVBUSP");

	// DIEPEMPMSK bitfields.
	state->f4.fld.diepempmsk.ineptxfem = cm_object_get_child_by_name(state->f4.reg.diepempmsk, "INEPTXFEM");

	// FS_DIEPCTL0 bitfields.
	state->f4.fld.fs_diepctl0.mpsiz = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "MPSIZ");
	state->f4.fld.fs_diepctl0.usbaep = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "USBAEP");
	state->f4.fld.fs_diepctl0.naksts = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "NAKSTS");
	state->f4.fld.fs_diepctl0.eptyp = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "EPTYP");
	state->f4.fld.fs_diepctl0.stall = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "STALL");
	state->f4.fld.fs_diepctl0.txfnum = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "TXFNUM");
	state->f4.fld.fs_diepctl0.cnak = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "CNAK");
	state->f4.fld.fs_diepctl0.snak = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "SNAK");
	state->f4.fld.fs_diepctl0.epdis = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "EPDIS");
	state->f4.fld.fs_diepctl0.epena = cm_object_get_child_by_name(state->f4.reg.fs_diepctl0, "EPENA");

	// DIEPCTL1 bitfields.
	state->f4.fld.diepctl1.mpsiz = cm_object_get_child_by_name(state->f4.reg.diepctl1, "MPSIZ");
	state->f4.fld.diepctl1.usbaep = cm_object_get_child_by_name(state->f4.reg.diepctl1, "USBAEP");
	state->f4.fld.diepctl1.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.diepctl1, "EONUM_DPID");
	state->f4.fld.diepctl1.naksts = cm_object_get_child_by_name(state->f4.reg.diepctl1, "NAKSTS");
	state->f4.fld.diepctl1.eptyp = cm_object_get_child_by_name(state->f4.reg.diepctl1, "EPTYP");
	state->f4.fld.diepctl1.stall = cm_object_get_child_by_name(state->f4.reg.diepctl1, "Stall");
	state->f4.fld.diepctl1.txfnum = cm_object_get_child_by_name(state->f4.reg.diepctl1, "TXFNUM");
	state->f4.fld.diepctl1.cnak = cm_object_get_child_by_name(state->f4.reg.diepctl1, "CNAK");
	state->f4.fld.diepctl1.snak = cm_object_get_child_by_name(state->f4.reg.diepctl1, "SNAK");
	state->f4.fld.diepctl1.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.diepctl1, "SD0PID_SEVNFRM");
	state->f4.fld.diepctl1.soddfrm_sd1pid = cm_object_get_child_by_name(state->f4.reg.diepctl1, "SODDFRM_SD1PID");
	state->f4.fld.diepctl1.epdis = cm_object_get_child_by_name(state->f4.reg.diepctl1, "EPDIS");
	state->f4.fld.diepctl1.epena = cm_object_get_child_by_name(state->f4.reg.diepctl1, "EPENA");

	// DIEPCTL2 bitfields.
	state->f4.fld.diepctl2.mpsiz = cm_object_get_child_by_name(state->f4.reg.diepctl2, "MPSIZ");
	state->f4.fld.diepctl2.usbaep = cm_object_get_child_by_name(state->f4.reg.diepctl2, "USBAEP");
	state->f4.fld.diepctl2.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.diepctl2, "EONUM_DPID");
	state->f4.fld.diepctl2.naksts = cm_object_get_child_by_name(state->f4.reg.diepctl2, "NAKSTS");
	state->f4.fld.diepctl2.eptyp = cm_object_get_child_by_name(state->f4.reg.diepctl2, "EPTYP");
	state->f4.fld.diepctl2.stall = cm_object_get_child_by_name(state->f4.reg.diepctl2, "Stall");
	state->f4.fld.diepctl2.txfnum = cm_object_get_child_by_name(state->f4.reg.diepctl2, "TXFNUM");
	state->f4.fld.diepctl2.cnak = cm_object_get_child_by_name(state->f4.reg.diepctl2, "CNAK");
	state->f4.fld.diepctl2.snak = cm_object_get_child_by_name(state->f4.reg.diepctl2, "SNAK");
	state->f4.fld.diepctl2.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.diepctl2, "SD0PID_SEVNFRM");
	state->f4.fld.diepctl2.soddfrm = cm_object_get_child_by_name(state->f4.reg.diepctl2, "SODDFRM");
	state->f4.fld.diepctl2.epdis = cm_object_get_child_by_name(state->f4.reg.diepctl2, "EPDIS");
	state->f4.fld.diepctl2.epena = cm_object_get_child_by_name(state->f4.reg.diepctl2, "EPENA");

	// DIEPCTL3 bitfields.
	state->f4.fld.diepctl3.mpsiz = cm_object_get_child_by_name(state->f4.reg.diepctl3, "MPSIZ");
	state->f4.fld.diepctl3.usbaep = cm_object_get_child_by_name(state->f4.reg.diepctl3, "USBAEP");
	state->f4.fld.diepctl3.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.diepctl3, "EONUM_DPID");
	state->f4.fld.diepctl3.naksts = cm_object_get_child_by_name(state->f4.reg.diepctl3, "NAKSTS");
	state->f4.fld.diepctl3.eptyp = cm_object_get_child_by_name(state->f4.reg.diepctl3, "EPTYP");
	state->f4.fld.diepctl3.stall = cm_object_get_child_by_name(state->f4.reg.diepctl3, "Stall");
	state->f4.fld.diepctl3.txfnum = cm_object_get_child_by_name(state->f4.reg.diepctl3, "TXFNUM");
	state->f4.fld.diepctl3.cnak = cm_object_get_child_by_name(state->f4.reg.diepctl3, "CNAK");
	state->f4.fld.diepctl3.snak = cm_object_get_child_by_name(state->f4.reg.diepctl3, "SNAK");
	state->f4.fld.diepctl3.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.diepctl3, "SD0PID_SEVNFRM");
	state->f4.fld.diepctl3.soddfrm = cm_object_get_child_by_name(state->f4.reg.diepctl3, "SODDFRM");
	state->f4.fld.diepctl3.epdis = cm_object_get_child_by_name(state->f4.reg.diepctl3, "EPDIS");
	state->f4.fld.diepctl3.epena = cm_object_get_child_by_name(state->f4.reg.diepctl3, "EPENA");

	// DOEPCTL0 bitfields.
	state->f4.fld.doepctl0.mpsiz = cm_object_get_child_by_name(state->f4.reg.doepctl0, "MPSIZ");
	state->f4.fld.doepctl0.usbaep = cm_object_get_child_by_name(state->f4.reg.doepctl0, "USBAEP");
	state->f4.fld.doepctl0.naksts = cm_object_get_child_by_name(state->f4.reg.doepctl0, "NAKSTS");
	state->f4.fld.doepctl0.eptyp = cm_object_get_child_by_name(state->f4.reg.doepctl0, "EPTYP");
	state->f4.fld.doepctl0.snpm = cm_object_get_child_by_name(state->f4.reg.doepctl0, "SNPM");
	state->f4.fld.doepctl0.stall = cm_object_get_child_by_name(state->f4.reg.doepctl0, "Stall");
	state->f4.fld.doepctl0.cnak = cm_object_get_child_by_name(state->f4.reg.doepctl0, "CNAK");
	state->f4.fld.doepctl0.snak = cm_object_get_child_by_name(state->f4.reg.doepctl0, "SNAK");
	state->f4.fld.doepctl0.epdis = cm_object_get_child_by_name(state->f4.reg.doepctl0, "EPDIS");
	state->f4.fld.doepctl0.epena = cm_object_get_child_by_name(state->f4.reg.doepctl0, "EPENA");

	// DOEPCTL1 bitfields.
	state->f4.fld.doepctl1.mpsiz = cm_object_get_child_by_name(state->f4.reg.doepctl1, "MPSIZ");
	state->f4.fld.doepctl1.usbaep = cm_object_get_child_by_name(state->f4.reg.doepctl1, "USBAEP");
	state->f4.fld.doepctl1.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.doepctl1, "EONUM_DPID");
	state->f4.fld.doepctl1.naksts = cm_object_get_child_by_name(state->f4.reg.doepctl1, "NAKSTS");
	state->f4.fld.doepctl1.eptyp = cm_object_get_child_by_name(state->f4.reg.doepctl1, "EPTYP");
	state->f4.fld.doepctl1.snpm = cm_object_get_child_by_name(state->f4.reg.doepctl1, "SNPM");
	state->f4.fld.doepctl1.stall = cm_object_get_child_by_name(state->f4.reg.doepctl1, "Stall");
	state->f4.fld.doepctl1.cnak = cm_object_get_child_by_name(state->f4.reg.doepctl1, "CNAK");
	state->f4.fld.doepctl1.snak = cm_object_get_child_by_name(state->f4.reg.doepctl1, "SNAK");
	state->f4.fld.doepctl1.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.doepctl1, "SD0PID_SEVNFRM");
	state->f4.fld.doepctl1.soddfrm = cm_object_get_child_by_name(state->f4.reg.doepctl1, "SODDFRM");
	state->f4.fld.doepctl1.epdis = cm_object_get_child_by_name(state->f4.reg.doepctl1, "EPDIS");
	state->f4.fld.doepctl1.epena = cm_object_get_child_by_name(state->f4.reg.doepctl1, "EPENA");

	// DOEPCTL2 bitfields.
	state->f4.fld.doepctl2.mpsiz = cm_object_get_child_by_name(state->f4.reg.doepctl2, "MPSIZ");
	state->f4.fld.doepctl2.usbaep = cm_object_get_child_by_name(state->f4.reg.doepctl2, "USBAEP");
	state->f4.fld.doepctl2.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.doepctl2, "EONUM_DPID");
	state->f4.fld.doepctl2.naksts = cm_object_get_child_by_name(state->f4.reg.doepctl2, "NAKSTS");
	state->f4.fld.doepctl2.eptyp = cm_object_get_child_by_name(state->f4.reg.doepctl2, "EPTYP");
	state->f4.fld.doepctl2.snpm = cm_object_get_child_by_name(state->f4.reg.doepctl2, "SNPM");
	state->f4.fld.doepctl2.stall = cm_object_get_child_by_name(state->f4.reg.doepctl2, "Stall");
	state->f4.fld.doepctl2.cnak = cm_object_get_child_by_name(state->f4.reg.doepctl2, "CNAK");
	state->f4.fld.doepctl2.snak = cm_object_get_child_by_name(state->f4.reg.doepctl2, "SNAK");
	state->f4.fld.doepctl2.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.doepctl2, "SD0PID_SEVNFRM");
	state->f4.fld.doepctl2.soddfrm = cm_object_get_child_by_name(state->f4.reg.doepctl2, "SODDFRM");
	state->f4.fld.doepctl2.epdis = cm_object_get_child_by_name(state->f4.reg.doepctl2, "EPDIS");
	state->f4.fld.doepctl2.epena = cm_object_get_child_by_name(state->f4.reg.doepctl2, "EPENA");

	// DOEPCTL3 bitfields.
	state->f4.fld.doepctl3.mpsiz = cm_object_get_child_by_name(state->f4.reg.doepctl3, "MPSIZ");
	state->f4.fld.doepctl3.usbaep = cm_object_get_child_by_name(state->f4.reg.doepctl3, "USBAEP");
	state->f4.fld.doepctl3.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.doepctl3, "EONUM_DPID");
	state->f4.fld.doepctl3.naksts = cm_object_get_child_by_name(state->f4.reg.doepctl3, "NAKSTS");
	state->f4.fld.doepctl3.eptyp = cm_object_get_child_by_name(state->f4.reg.doepctl3, "EPTYP");
	state->f4.fld.doepctl3.snpm = cm_object_get_child_by_name(state->f4.reg.doepctl3, "SNPM");
	state->f4.fld.doepctl3.stall = cm_object_get_child_by_name(state->f4.reg.doepctl3, "Stall");
	state->f4.fld.doepctl3.cnak = cm_object_get_child_by_name(state->f4.reg.doepctl3, "CNAK");
	state->f4.fld.doepctl3.snak = cm_object_get_child_by_name(state->f4.reg.doepctl3, "SNAK");
	state->f4.fld.doepctl3.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.doepctl3, "SD0PID_SEVNFRM");
	state->f4.fld.doepctl3.soddfrm = cm_object_get_child_by_name(state->f4.reg.doepctl3, "SODDFRM");
	state->f4.fld.doepctl3.epdis = cm_object_get_child_by_name(state->f4.reg.doepctl3, "EPDIS");
	state->f4.fld.doepctl3.epena = cm_object_get_child_by_name(state->f4.reg.doepctl3, "EPENA");

	// DIEPINT0 bitfields.
	state->f4.fld.diepint0.xfrc = cm_object_get_child_by_name(state->f4.reg.diepint0, "XFRC");
	state->f4.fld.diepint0.epdisd = cm_object_get_child_by_name(state->f4.reg.diepint0, "EPDISD");
	state->f4.fld.diepint0.toc = cm_object_get_child_by_name(state->f4.reg.diepint0, "TOC");
	state->f4.fld.diepint0.ittxfe = cm_object_get_child_by_name(state->f4.reg.diepint0, "ITTXFE");
	state->f4.fld.diepint0.inepne = cm_object_get_child_by_name(state->f4.reg.diepint0, "INEPNE");
	state->f4.fld.diepint0.txfe = cm_object_get_child_by_name(state->f4.reg.diepint0, "TXFE");

	// DIEPINT1 bitfields.
	state->f4.fld.diepint1.xfrc = cm_object_get_child_by_name(state->f4.reg.diepint1, "XFRC");
	state->f4.fld.diepint1.epdisd = cm_object_get_child_by_name(state->f4.reg.diepint1, "EPDISD");
	state->f4.fld.diepint1.toc = cm_object_get_child_by_name(state->f4.reg.diepint1, "TOC");
	state->f4.fld.diepint1.ittxfe = cm_object_get_child_by_name(state->f4.reg.diepint1, "ITTXFE");
	state->f4.fld.diepint1.inepne = cm_object_get_child_by_name(state->f4.reg.diepint1, "INEPNE");
	state->f4.fld.diepint1.txfe = cm_object_get_child_by_name(state->f4.reg.diepint1, "TXFE");

	// DIEPINT2 bitfields.
	state->f4.fld.diepint2.xfrc = cm_object_get_child_by_name(state->f4.reg.diepint2, "XFRC");
	state->f4.fld.diepint2.epdisd = cm_object_get_child_by_name(state->f4.reg.diepint2, "EPDISD");
	state->f4.fld.diepint2.toc = cm_object_get_child_by_name(state->f4.reg.diepint2, "TOC");
	state->f4.fld.diepint2.ittxfe = cm_object_get_child_by_name(state->f4.reg.diepint2, "ITTXFE");
	state->f4.fld.diepint2.inepne = cm_object_get_child_by_name(state->f4.reg.diepint2, "INEPNE");
	state->f4.fld.diepint2.txfe = cm_object_get_child_by_name(state->f4.reg.diepint2, "TXFE");

	// DIEPINT3 bitfields.
	state->f4.fld.diepint3.xfrc = cm_object_get_child_by_name(state->f4.reg.diepint3, "XFRC");
	state->f4.fld.diepint3.epdisd = cm_object_get_child_by_name(state->f4.reg.diepint3, "EPDISD");
	state->f4.fld.diepint3.toc = cm_object_get_child_by_name(state->f4.reg.diepint3, "TOC");
	state->f4.fld.diepint3.ittxfe = cm_object_get_child_by_name(state->f4.reg.diepint3, "ITTXFE");
	state->f4.fld.diepint3.inepne = cm_object_get_child_by_name(state->f4.reg.diepint3, "INEPNE");
	state->f4.fld.diepint3.txfe = cm_object_get_child_by_name(state->f4.reg.diepint3, "TXFE");

	// DOEPINT0 bitfields.
	state->f4.fld.doepint0.xfrc = cm_object_get_child_by_name(state->f4.reg.doepint0, "XFRC");
	state->f4.fld.doepint0.epdisd = cm_object_get_child_by_name(state->f4.reg.doepint0, "EPDISD");
	state->f4.fld.doepint0.stup = cm_object_get_child_by_name(state->f4.reg.doepint0, "STUP");
	state->f4.fld.doepint0.otepdis = cm_object_get_child_by_name(state->f4.reg.doepint0, "OTEPDIS");
	state->f4.fld.doepint0.b2bstup = cm_object_get_child_by_name(state->f4.reg.doepint0, "B2BSTUP");

	// DOEPINT1 bitfields.
	state->f4.fld.doepint1.xfrc = cm_object_get_child_by_name(state->f4.reg.doepint1, "XFRC");
	state->f4.fld.doepint1.epdisd = cm_object_get_child_by_name(state->f4.reg.doepint1, "EPDISD");
	state->f4.fld.doepint1.stup = cm_object_get_child_by_name(state->f4.reg.doepint1, "STUP");
	state->f4.fld.doepint1.otepdis = cm_object_get_child_by_name(state->f4.reg.doepint1, "OTEPDIS");
	state->f4.fld.doepint1.b2bstup = cm_object_get_child_by_name(state->f4.reg.doepint1, "B2BSTUP");

	// DOEPINT2 bitfields.
	state->f4.fld.doepint2.xfrc = cm_object_get_child_by_name(state->f4.reg.doepint2, "XFRC");
	state->f4.fld.doepint2.epdisd = cm_object_get_child_by_name(state->f4.reg.doepint2, "EPDISD");
	state->f4.fld.doepint2.stup = cm_object_get_child_by_name(state->f4.reg.doepint2, "STUP");
	state->f4.fld.doepint2.otepdis = cm_object_get_child_by_name(state->f4.reg.doepint2, "OTEPDIS");
	state->f4.fld.doepint2.b2bstup = cm_object_get_child_by_name(state->f4.reg.doepint2, "B2BSTUP");

	// DOEPINT3 bitfields.
	state->f4.fld.doepint3.xfrc = cm_object_get_child_by_name(state->f4.reg.doepint3, "XFRC");
	state->f4.fld.doepint3.epdisd = cm_object_get_child_by_name(state->f4.reg.doepint3, "EPDISD");
	state->f4.fld.doepint3.stup = cm_object_get_child_by_name(state->f4.reg.doepint3, "STUP");
	state->f4.fld.doepint3.otepdis = cm_object_get_child_by_name(state->f4.reg.doepint3, "OTEPDIS");
	state->f4.fld.doepint3.b2bstup = cm_object_get_child_by_name(state->f4.reg.doepint3, "B2BSTUP");

	// DIEPTSIZ0 bitfields.
	state->f4.fld.dieptsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.dieptsiz0, "XFRSIZ");
	state->f4.fld.dieptsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz0, "PKTCNT");

	// DOEPTSIZ0 bitfields.
	state->f4.fld.doeptsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.doeptsiz0, "XFRSIZ");
	state->f4.fld.doeptsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz0, "PKTCNT");
	state->f4.fld.doeptsiz0.stupcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz0, "STUPCNT");

	// DIEPTSIZ1 bitfields.
	state->f4.fld.dieptsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.dieptsiz1, "XFRSIZ");
	state->f4.fld.dieptsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz1, "PKTCNT");
	state->f4.fld.dieptsiz1.mcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz1, "MCNT");

	// DIEPTSIZ2 bitfields.
	state->f4.fld.dieptsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.dieptsiz2, "XFRSIZ");
	state->f4.fld.dieptsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz2, "PKTCNT");
	state->f4.fld.dieptsiz2.mcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz2, "MCNT");

	// DIEPTSIZ3 bitfields.
	state->f4.fld.dieptsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.dieptsiz3, "XFRSIZ");
	state->f4.fld.dieptsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz3, "PKTCNT");
	state->f4.fld.dieptsiz3.mcnt = cm_object_get_child_by_name(state->f4.reg.dieptsiz3, "MCNT");

	// DTXFSTS0 bitfields.
	state->f4.fld.dtxfsts0.ineptfsav = cm_object_get_child_by_name(state->f4.reg.dtxfsts0, "INEPTFSAV");

	// DTXFSTS1 bitfields.
	state->f4.fld.dtxfsts1.ineptfsav = cm_object_get_child_by_name(state->f4.reg.dtxfsts1, "INEPTFSAV");

	// DTXFSTS2 bitfields.
	state->f4.fld.dtxfsts2.ineptfsav = cm_object_get_child_by_name(state->f4.reg.dtxfsts2, "INEPTFSAV");

	// DTXFSTS3 bitfields.
	state->f4.fld.dtxfsts3.ineptfsav = cm_object_get_child_by_name(state->f4.reg.dtxfsts3, "INEPTFSAV");

	// DOEPTSIZ1 bitfields.
	state->f4.fld.doeptsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.doeptsiz1, "XFRSIZ");
	state->f4.fld.doeptsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz1, "PKTCNT");
	state->f4.fld.doeptsiz1.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz1, "RXDPID_STUPCNT");

	// DOEPTSIZ2 bitfields.
	state->f4.fld.doeptsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.doeptsiz2, "XFRSIZ");
	state->f4.fld.doeptsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz2, "PKTCNT");
	state->f4.fld.doeptsiz2.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz2, "RXDPID_STUPCNT");

	// DOEPTSIZ3 bitfields.
	state->f4.fld.doeptsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.doeptsiz3, "XFRSIZ");
	state->f4.fld.doeptsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz3, "PKTCNT");
	state->f4.fld.doeptsiz3.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.doeptsiz3, "RXDPID_STUPCNT");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_FS_PWRCLK (USB on the go full speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_FS_PWRCLK (USB on the go full speed) registers.
		struct {
			Object *fs_pcgcctl; // 0x0 OTG_FS power and clock gating control register
		} reg;

		struct {

			// FS_PCGCCTL (OTG_FS power and clock gating control register) bitfields.
			struct {
				Object *stppclk; // [0:0] Stop PHY clock
				Object *gatehclk; // [1:1] Gate HCLK
				Object *physusp; // [4:4] PHY Suspended
			} fs_pcgcctl;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_FS_PWRCLKState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_fs_pwrclk_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_FS_PWRCLKState *state = STM32_OTG_FS_PWRCLK_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.fs_pcgcctl = cm_object_get_child_by_name(obj, "FS_PCGCCTL");

	// FS_PCGCCTL bitfields.
	state->f4.fld.fs_pcgcctl.stppclk = cm_object_get_child_by_name(state->f4.reg.fs_pcgcctl, "STPPCLK");
	state->f4.fld.fs_pcgcctl.gatehclk = cm_object_get_child_by_name(state->f4.reg.fs_pcgcctl, "GATEHCLK");
	state->f4.fld.fs_pcgcctl.physusp = cm_object_get_child_by_name(state->f4.reg.fs_pcgcctl, "PHYSUSP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// CAN1 (Controller area network) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 CAN1 (Controller area network) registers.
		struct {
			Object *mcr; // 0x0 Master control register
			Object *msr; // 0x4 Master status register
			Object *tsr; // 0x8 Transmit status register
			Object *rf0r; // 0xC Receive FIFO 0 register
			Object *rf1r; // 0x10 Receive FIFO 1 register
			Object *ier; // 0x14 Interrupt enable register
			Object *esr; // 0x18 Interrupt enable register
			Object *btr; // 0x1C Bit timing register
			Object *ti0r; // 0x180 TX mailbox identifier register
			Object *tdt0r; // 0x184 Mailbox data length control and time stamp register
			Object *tdl0r; // 0x188 Mailbox data low register
			Object *tdh0r; // 0x18C Mailbox data high register
			Object *ti1r; // 0x190 Mailbox identifier register
			Object *tdt1r; // 0x194 Mailbox data length control and time stamp register
			Object *tdl1r; // 0x198 Mailbox data low register
			Object *tdh1r; // 0x19C Mailbox data high register
			Object *ti2r; // 0x1A0 Mailbox identifier register
			Object *tdt2r; // 0x1A4 Mailbox data length control and time stamp register
			Object *tdl2r; // 0x1A8 Mailbox data low register
			Object *tdh2r; // 0x1AC Mailbox data high register
			Object *ri0r; // 0x1B0 Receive FIFO mailbox identifier register
			Object *rdt0r; // 0x1B4 Mailbox data high register
			Object *rdl0r; // 0x1B8 Mailbox data high register
			Object *rdh0r; // 0x1BC Receive FIFO mailbox data high register
			Object *ri1r; // 0x1C0 Mailbox data high register
			Object *rdt1r; // 0x1C4 Mailbox data high register
			Object *rdl1r; // 0x1C8 Mailbox data high register
			Object *rdh1r; // 0x1CC Mailbox data high register
			Object *fmr; // 0x200 Filter master register
			Object *fm1r; // 0x204 Filter mode register
			Object *fs1r; // 0x20C Filter scale register
			Object *ffa1r; // 0x214 Filter FIFO assignment register
			Object *fa1r; // 0x21C Filter activation register
			Object *f0r1; // 0x240 Filter bank 0 register 1
			Object *f0r2; // 0x244 Filter bank 0 register 2
			Object *f1r1; // 0x248 Filter bank 1 register 1
			Object *f1r2; // 0x24C Filter bank 1 register 2
			Object *f2r1; // 0x250 Filter bank 2 register 1
			Object *f2r2; // 0x254 Filter bank 2 register 2
			Object *f3r1; // 0x258 Filter bank 3 register 1
			Object *f3r2; // 0x25C Filter bank 3 register 2
			Object *f4r1; // 0x260 Filter bank 4 register 1
			Object *f4r2; // 0x264 Filter bank 4 register 2
			Object *f5r1; // 0x268 Filter bank 5 register 1
			Object *f5r2; // 0x26C Filter bank 5 register 2
			Object *f6r1; // 0x270 Filter bank 6 register 1
			Object *f6r2; // 0x274 Filter bank 6 register 2
			Object *f7r1; // 0x278 Filter bank 7 register 1
			Object *f7r2; // 0x27C Filter bank 7 register 2
			Object *f8r1; // 0x280 Filter bank 8 register 1
			Object *f8r2; // 0x284 Filter bank 8 register 2
			Object *f9r1; // 0x288 Filter bank 9 register 1
			Object *f9r2; // 0x28C Filter bank 9 register 2
			Object *f10r1; // 0x290 Filter bank 10 register 1
			Object *f10r2; // 0x294 Filter bank 10 register 2
			Object *f11r1; // 0x298 Filter bank 11 register 1
			Object *f11r2; // 0x29C Filter bank 11 register 2
			Object *f12r1; // 0x2A0 Filter bank 4 register 1
			Object *f12r2; // 0x2A4 Filter bank 12 register 2
			Object *f13r1; // 0x2A8 Filter bank 13 register 1
			Object *f13r2; // 0x2AC Filter bank 13 register 2
			Object *f14r1; // 0x2B0 Filter bank 14 register 1
			Object *f14r2; // 0x2B4 Filter bank 14 register 2
			Object *f15r1; // 0x2B8 Filter bank 15 register 1
			Object *f15r2; // 0x2BC Filter bank 15 register 2
			Object *f16r1; // 0x2C0 Filter bank 16 register 1
			Object *f16r2; // 0x2C4 Filter bank 16 register 2
			Object *f17r1; // 0x2C8 Filter bank 17 register 1
			Object *f17r2; // 0x2CC Filter bank 17 register 2
			Object *f18r1; // 0x2D0 Filter bank 18 register 1
			Object *f18r2; // 0x2D4 Filter bank 18 register 2
			Object *f19r1; // 0x2D8 Filter bank 19 register 1
			Object *f19r2; // 0x2DC Filter bank 19 register 2
			Object *f20r1; // 0x2E0 Filter bank 20 register 1
			Object *f20r2; // 0x2E4 Filter bank 20 register 2
			Object *f21r1; // 0x2E8 Filter bank 21 register 1
			Object *f21r2; // 0x2EC Filter bank 21 register 2
			Object *f22r1; // 0x2F0 Filter bank 22 register 1
			Object *f22r2; // 0x2F4 Filter bank 22 register 2
			Object *f23r1; // 0x2F8 Filter bank 23 register 1
			Object *f23r2; // 0x2FC Filter bank 23 register 2
			Object *f24r1; // 0x300 Filter bank 24 register 1
			Object *f24r2; // 0x304 Filter bank 24 register 2
			Object *f25r1; // 0x308 Filter bank 25 register 1
			Object *f25r2; // 0x30C Filter bank 25 register 2
			Object *f26r1; // 0x310 Filter bank 26 register 1
			Object *f26r2; // 0x314 Filter bank 26 register 2
			Object *f27r1; // 0x318 Filter bank 27 register 1
			Object *f27r2; // 0x31C Filter bank 27 register 2
		} reg;

		struct {

			// MCR (Master control register) bitfields.
			struct {
				Object *inrq; // [0:0] INRQ
				Object *sleep; // [1:1] SLEEP
				Object *txfp; // [2:2] TXFP
				Object *rflm; // [3:3] RFLM
				Object *nart; // [4:4] NART
				Object *awum; // [5:5] AWUM
				Object *abom; // [6:6] ABOM
				Object *ttcm; // [7:7] TTCM
				Object *reset; // [15:15] RESET
				Object *dbf; // [16:16] DBF
			} mcr;

			// MSR (Master status register) bitfields.
			struct {
				Object *inak; // [0:0] INAK
				Object *slak; // [1:1] SLAK
				Object *erri; // [2:2] ERRI
				Object *wkui; // [3:3] WKUI
				Object *slaki; // [4:4] SLAKI
				Object *txm; // [8:8] TXM
				Object *rxm; // [9:9] RXM
				Object *samp; // [10:10] SAMP
				Object *rx; // [11:11] RX
			} msr;

			// TSR (Transmit status register) bitfields.
			struct {
				Object *rqcp0; // [0:0] RQCP0
				Object *txok0; // [1:1] TXOK0
				Object *alst0; // [2:2] ALST0
				Object *terr0; // [3:3] TERR0
				Object *abrq0; // [7:7] ABRQ0
				Object *rqcp1; // [8:8] RQCP1
				Object *txok1; // [9:9] TXOK1
				Object *alst1; // [10:10] ALST1
				Object *terr1; // [11:11] TERR1
				Object *abrq1; // [15:15] ABRQ1
				Object *rqcp2; // [16:16] RQCP2
				Object *txok2; // [17:17] TXOK2
				Object *alst2; // [18:18] ALST2
				Object *terr2; // [19:19] TERR2
				Object *abrq2; // [23:23] ABRQ2
				Object *code; // [24:25] CODE
				Object *tme0; // [26:26] Lowest priority flag for mailbox 0
				Object *tme1; // [27:27] Lowest priority flag for mailbox 1
				Object *tme2; // [28:28] Lowest priority flag for mailbox 2
				Object *low0; // [29:29] Lowest priority flag for mailbox 0
				Object *low1; // [30:30] Lowest priority flag for mailbox 1
				Object *low2; // [31:31] Lowest priority flag for mailbox 2
			} tsr;

			// RF0R (Receive FIFO 0 register) bitfields.
			struct {
				Object *fmp0; // [0:1] FMP0
				Object *full0; // [3:3] FULL0
				Object *fovr0; // [4:4] FOVR0
				Object *rfom0; // [5:5] RFOM0
			} rf0r;

			// RF1R (Receive FIFO 1 register) bitfields.
			struct {
				Object *fmp1; // [0:1] FMP1
				Object *full1; // [3:3] FULL1
				Object *fovr1; // [4:4] FOVR1
				Object *rfom1; // [5:5] RFOM1
			} rf1r;

			// IER (Interrupt enable register) bitfields.
			struct {
				Object *tmeie; // [0:0] TMEIE
				Object *fmpie0; // [1:1] FMPIE0
				Object *ffie0; // [2:2] FFIE0
				Object *fovie0; // [3:3] FOVIE0
				Object *fmpie1; // [4:4] FMPIE1
				Object *ffie1; // [5:5] FFIE1
				Object *fovie1; // [6:6] FOVIE1
				Object *ewgie; // [8:8] EWGIE
				Object *epvie; // [9:9] EPVIE
				Object *bofie; // [10:10] BOFIE
				Object *lecie; // [11:11] LECIE
				Object *errie; // [15:15] ERRIE
				Object *wkuie; // [16:16] WKUIE
				Object *slkie; // [17:17] SLKIE
			} ier;

			// ESR (Interrupt enable register) bitfields.
			struct {
				Object *ewgf; // [0:0] EWGF
				Object *epvf; // [1:1] EPVF
				Object *boff; // [2:2] BOFF
				Object *lec; // [4:6] LEC
				Object *tec; // [16:23] TEC
				Object *rec; // [24:31] REC
			} esr;

			// BTR (Bit timing register) bitfields.
			struct {
				Object *brp; // [0:9] BRP
				Object *ts1; // [16:19] TS1
				Object *ts2; // [20:22] TS2
				Object *sjw; // [24:25] SJW
				Object *lbkm; // [30:30] LBKM
				Object *silm; // [31:31] SILM
			} btr;

			// TI0R (TX mailbox identifier register) bitfields.
			struct {
				Object *txrq; // [0:0] TXRQ
				Object *rtr; // [1:1] RTR
				Object *ide; // [2:2] IDE
				Object *exid; // [3:20] EXID
				Object *stid; // [21:31] STID
			} ti0r;

			// TDT0R (Mailbox data length control and time stamp register) bitfields.
			struct {
				Object *dlc; // [0:3] DLC
				Object *tgt; // [8:8] TGT
				Object *time; // [16:31] TIME
			} tdt0r;

			// TDL0R (Mailbox data low register) bitfields.
			struct {
				Object *data0; // [0:7] DATA0
				Object *data1; // [8:15] DATA1
				Object *data2; // [16:23] DATA2
				Object *data3; // [24:31] DATA3
			} tdl0r;

			// TDH0R (Mailbox data high register) bitfields.
			struct {
				Object *data4; // [0:7] DATA4
				Object *data5; // [8:15] DATA5
				Object *data6; // [16:23] DATA6
				Object *data7; // [24:31] DATA7
			} tdh0r;

			// TI1R (Mailbox identifier register) bitfields.
			struct {
				Object *txrq; // [0:0] TXRQ
				Object *rtr; // [1:1] RTR
				Object *ide; // [2:2] IDE
				Object *exid; // [3:20] EXID
				Object *stid; // [21:31] STID
			} ti1r;

			// TDT1R (Mailbox data length control and time stamp register) bitfields.
			struct {
				Object *dlc; // [0:3] DLC
				Object *tgt; // [8:8] TGT
				Object *time; // [16:31] TIME
			} tdt1r;

			// TDL1R (Mailbox data low register) bitfields.
			struct {
				Object *data0; // [0:7] DATA0
				Object *data1; // [8:15] DATA1
				Object *data2; // [16:23] DATA2
				Object *data3; // [24:31] DATA3
			} tdl1r;

			// TDH1R (Mailbox data high register) bitfields.
			struct {
				Object *data4; // [0:7] DATA4
				Object *data5; // [8:15] DATA5
				Object *data6; // [16:23] DATA6
				Object *data7; // [24:31] DATA7
			} tdh1r;

			// TI2R (Mailbox identifier register) bitfields.
			struct {
				Object *txrq; // [0:0] TXRQ
				Object *rtr; // [1:1] RTR
				Object *ide; // [2:2] IDE
				Object *exid; // [3:20] EXID
				Object *stid; // [21:31] STID
			} ti2r;

			// TDT2R (Mailbox data length control and time stamp register) bitfields.
			struct {
				Object *dlc; // [0:3] DLC
				Object *tgt; // [8:8] TGT
				Object *time; // [16:31] TIME
			} tdt2r;

			// TDL2R (Mailbox data low register) bitfields.
			struct {
				Object *data0; // [0:7] DATA0
				Object *data1; // [8:15] DATA1
				Object *data2; // [16:23] DATA2
				Object *data3; // [24:31] DATA3
			} tdl2r;

			// TDH2R (Mailbox data high register) bitfields.
			struct {
				Object *data4; // [0:7] DATA4
				Object *data5; // [8:15] DATA5
				Object *data6; // [16:23] DATA6
				Object *data7; // [24:31] DATA7
			} tdh2r;

			// RI0R (Receive FIFO mailbox identifier register) bitfields.
			struct {
				Object *rtr; // [1:1] RTR
				Object *ide; // [2:2] IDE
				Object *exid; // [3:20] EXID
				Object *stid; // [21:31] STID
			} ri0r;

			// RDT0R (Mailbox data high register) bitfields.
			struct {
				Object *dlc; // [0:3] DLC
				Object *fmi; // [8:15] FMI
				Object *time; // [16:31] TIME
			} rdt0r;

			// RDL0R (Mailbox data high register) bitfields.
			struct {
				Object *data0; // [0:7] DATA0
				Object *data1; // [8:15] DATA1
				Object *data2; // [16:23] DATA2
				Object *data3; // [24:31] DATA3
			} rdl0r;

			// RDH0R (Receive FIFO mailbox data high register) bitfields.
			struct {
				Object *data4; // [0:7] DATA4
				Object *data5; // [8:15] DATA5
				Object *data6; // [16:23] DATA6
				Object *data7; // [24:31] DATA7
			} rdh0r;

			// RI1R (Mailbox data high register) bitfields.
			struct {
				Object *rtr; // [1:1] RTR
				Object *ide; // [2:2] IDE
				Object *exid; // [3:20] EXID
				Object *stid; // [21:31] STID
			} ri1r;

			// RDT1R (Mailbox data high register) bitfields.
			struct {
				Object *dlc; // [0:3] DLC
				Object *fmi; // [8:15] FMI
				Object *time; // [16:31] TIME
			} rdt1r;

			// RDL1R (Mailbox data high register) bitfields.
			struct {
				Object *data0; // [0:7] DATA0
				Object *data1; // [8:15] DATA1
				Object *data2; // [16:23] DATA2
				Object *data3; // [24:31] DATA3
			} rdl1r;

			// RDH1R (Mailbox data high register) bitfields.
			struct {
				Object *data4; // [0:7] DATA4
				Object *data5; // [8:15] DATA5
				Object *data6; // [16:23] DATA6
				Object *data7; // [24:31] DATA7
			} rdh1r;

			// FMR (Filter master register) bitfields.
			struct {
				Object *finit; // [0:0] FINIT
				Object *can2sb; // [8:13] CAN2SB
			} fmr;

			// FM1R (Filter mode register) bitfields.
			struct {
				Object *fbm0; // [0:0] Filter mode
				Object *fbm1; // [1:1] Filter mode
				Object *fbm2; // [2:2] Filter mode
				Object *fbm3; // [3:3] Filter mode
				Object *fbm4; // [4:4] Filter mode
				Object *fbm5; // [5:5] Filter mode
				Object *fbm6; // [6:6] Filter mode
				Object *fbm7; // [7:7] Filter mode
				Object *fbm8; // [8:8] Filter mode
				Object *fbm9; // [9:9] Filter mode
				Object *fbm10; // [10:10] Filter mode
				Object *fbm11; // [11:11] Filter mode
				Object *fbm12; // [12:12] Filter mode
				Object *fbm13; // [13:13] Filter mode
				Object *fbm14; // [14:14] Filter mode
				Object *fbm15; // [15:15] Filter mode
				Object *fbm16; // [16:16] Filter mode
				Object *fbm17; // [17:17] Filter mode
				Object *fbm18; // [18:18] Filter mode
				Object *fbm19; // [19:19] Filter mode
				Object *fbm20; // [20:20] Filter mode
				Object *fbm21; // [21:21] Filter mode
				Object *fbm22; // [22:22] Filter mode
				Object *fbm23; // [23:23] Filter mode
				Object *fbm24; // [24:24] Filter mode
				Object *fbm25; // [25:25] Filter mode
				Object *fbm26; // [26:26] Filter mode
				Object *fbm27; // [27:27] Filter mode
			} fm1r;

			// FS1R (Filter scale register) bitfields.
			struct {
				Object *fsc0; // [0:0] Filter scale configuration
				Object *fsc1; // [1:1] Filter scale configuration
				Object *fsc2; // [2:2] Filter scale configuration
				Object *fsc3; // [3:3] Filter scale configuration
				Object *fsc4; // [4:4] Filter scale configuration
				Object *fsc5; // [5:5] Filter scale configuration
				Object *fsc6; // [6:6] Filter scale configuration
				Object *fsc7; // [7:7] Filter scale configuration
				Object *fsc8; // [8:8] Filter scale configuration
				Object *fsc9; // [9:9] Filter scale configuration
				Object *fsc10; // [10:10] Filter scale configuration
				Object *fsc11; // [11:11] Filter scale configuration
				Object *fsc12; // [12:12] Filter scale configuration
				Object *fsc13; // [13:13] Filter scale configuration
				Object *fsc14; // [14:14] Filter scale configuration
				Object *fsc15; // [15:15] Filter scale configuration
				Object *fsc16; // [16:16] Filter scale configuration
				Object *fsc17; // [17:17] Filter scale configuration
				Object *fsc18; // [18:18] Filter scale configuration
				Object *fsc19; // [19:19] Filter scale configuration
				Object *fsc20; // [20:20] Filter scale configuration
				Object *fsc21; // [21:21] Filter scale configuration
				Object *fsc22; // [22:22] Filter scale configuration
				Object *fsc23; // [23:23] Filter scale configuration
				Object *fsc24; // [24:24] Filter scale configuration
				Object *fsc25; // [25:25] Filter scale configuration
				Object *fsc26; // [26:26] Filter scale configuration
				Object *fsc27; // [27:27] Filter scale configuration
			} fs1r;

			// FFA1R (Filter FIFO assignment register) bitfields.
			struct {
				Object *ffa0; // [0:0] Filter FIFO assignment for filter 0
				Object *ffa1; // [1:1] Filter FIFO assignment for filter 1
				Object *ffa2; // [2:2] Filter FIFO assignment for filter 2
				Object *ffa3; // [3:3] Filter FIFO assignment for filter 3
				Object *ffa4; // [4:4] Filter FIFO assignment for filter 4
				Object *ffa5; // [5:5] Filter FIFO assignment for filter 5
				Object *ffa6; // [6:6] Filter FIFO assignment for filter 6
				Object *ffa7; // [7:7] Filter FIFO assignment for filter 7
				Object *ffa8; // [8:8] Filter FIFO assignment for filter 8
				Object *ffa9; // [9:9] Filter FIFO assignment for filter 9
				Object *ffa10; // [10:10] Filter FIFO assignment for filter 10
				Object *ffa11; // [11:11] Filter FIFO assignment for filter 11
				Object *ffa12; // [12:12] Filter FIFO assignment for filter 12
				Object *ffa13; // [13:13] Filter FIFO assignment for filter 13
				Object *ffa14; // [14:14] Filter FIFO assignment for filter 14
				Object *ffa15; // [15:15] Filter FIFO assignment for filter 15
				Object *ffa16; // [16:16] Filter FIFO assignment for filter 16
				Object *ffa17; // [17:17] Filter FIFO assignment for filter 17
				Object *ffa18; // [18:18] Filter FIFO assignment for filter 18
				Object *ffa19; // [19:19] Filter FIFO assignment for filter 19
				Object *ffa20; // [20:20] Filter FIFO assignment for filter 20
				Object *ffa21; // [21:21] Filter FIFO assignment for filter 21
				Object *ffa22; // [22:22] Filter FIFO assignment for filter 22
				Object *ffa23; // [23:23] Filter FIFO assignment for filter 23
				Object *ffa24; // [24:24] Filter FIFO assignment for filter 24
				Object *ffa25; // [25:25] Filter FIFO assignment for filter 25
				Object *ffa26; // [26:26] Filter FIFO assignment for filter 26
				Object *ffa27; // [27:27] Filter FIFO assignment for filter 27
			} ffa1r;

			// FA1R (Filter activation register) bitfields.
			struct {
				Object *fact0; // [0:0] Filter active
				Object *fact1; // [1:1] Filter active
				Object *fact2; // [2:2] Filter active
				Object *fact3; // [3:3] Filter active
				Object *fact4; // [4:4] Filter active
				Object *fact5; // [5:5] Filter active
				Object *fact6; // [6:6] Filter active
				Object *fact7; // [7:7] Filter active
				Object *fact8; // [8:8] Filter active
				Object *fact9; // [9:9] Filter active
				Object *fact10; // [10:10] Filter active
				Object *fact11; // [11:11] Filter active
				Object *fact12; // [12:12] Filter active
				Object *fact13; // [13:13] Filter active
				Object *fact14; // [14:14] Filter active
				Object *fact15; // [15:15] Filter active
				Object *fact16; // [16:16] Filter active
				Object *fact17; // [17:17] Filter active
				Object *fact18; // [18:18] Filter active
				Object *fact19; // [19:19] Filter active
				Object *fact20; // [20:20] Filter active
				Object *fact21; // [21:21] Filter active
				Object *fact22; // [22:22] Filter active
				Object *fact23; // [23:23] Filter active
				Object *fact24; // [24:24] Filter active
				Object *fact25; // [25:25] Filter active
				Object *fact26; // [26:26] Filter active
				Object *fact27; // [27:27] Filter active
			} fa1r;

			// F0R1 (Filter bank 0 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f0r1;

			// F0R2 (Filter bank 0 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f0r2;

			// F1R1 (Filter bank 1 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f1r1;

			// F1R2 (Filter bank 1 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f1r2;

			// F2R1 (Filter bank 2 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f2r1;

			// F2R2 (Filter bank 2 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f2r2;

			// F3R1 (Filter bank 3 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f3r1;

			// F3R2 (Filter bank 3 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f3r2;

			// F4R1 (Filter bank 4 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f4r1;

			// F4R2 (Filter bank 4 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f4r2;

			// F5R1 (Filter bank 5 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f5r1;

			// F5R2 (Filter bank 5 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f5r2;

			// F6R1 (Filter bank 6 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f6r1;

			// F6R2 (Filter bank 6 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f6r2;

			// F7R1 (Filter bank 7 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f7r1;

			// F7R2 (Filter bank 7 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f7r2;

			// F8R1 (Filter bank 8 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f8r1;

			// F8R2 (Filter bank 8 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f8r2;

			// F9R1 (Filter bank 9 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f9r1;

			// F9R2 (Filter bank 9 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f9r2;

			// F10R1 (Filter bank 10 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f10r1;

			// F10R2 (Filter bank 10 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f10r2;

			// F11R1 (Filter bank 11 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f11r1;

			// F11R2 (Filter bank 11 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f11r2;

			// F12R1 (Filter bank 4 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f12r1;

			// F12R2 (Filter bank 12 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f12r2;

			// F13R1 (Filter bank 13 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f13r1;

			// F13R2 (Filter bank 13 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f13r2;

			// F14R1 (Filter bank 14 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f14r1;

			// F14R2 (Filter bank 14 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f14r2;

			// F15R1 (Filter bank 15 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f15r1;

			// F15R2 (Filter bank 15 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f15r2;

			// F16R1 (Filter bank 16 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f16r1;

			// F16R2 (Filter bank 16 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f16r2;

			// F17R1 (Filter bank 17 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f17r1;

			// F17R2 (Filter bank 17 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f17r2;

			// F18R1 (Filter bank 18 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f18r1;

			// F18R2 (Filter bank 18 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f18r2;

			// F19R1 (Filter bank 19 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f19r1;

			// F19R2 (Filter bank 19 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f19r2;

			// F20R1 (Filter bank 20 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f20r1;

			// F20R2 (Filter bank 20 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f20r2;

			// F21R1 (Filter bank 21 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f21r1;

			// F21R2 (Filter bank 21 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f21r2;

			// F22R1 (Filter bank 22 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f22r1;

			// F22R2 (Filter bank 22 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f22r2;

			// F23R1 (Filter bank 23 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f23r1;

			// F23R2 (Filter bank 23 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f23r2;

			// F24R1 (Filter bank 24 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f24r1;

			// F24R2 (Filter bank 24 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f24r2;

			// F25R1 (Filter bank 25 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f25r1;

			// F25R2 (Filter bank 25 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f25r2;

			// F26R1 (Filter bank 26 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f26r1;

			// F26R2 (Filter bank 26 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f26r2;

			// F27R1 (Filter bank 27 register 1) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f27r1;

			// F27R2 (Filter bank 27 register 2) bitfields.
			struct {
				Object *fb0; // [0:0] Filter bits
				Object *fb1; // [1:1] Filter bits
				Object *fb2; // [2:2] Filter bits
				Object *fb3; // [3:3] Filter bits
				Object *fb4; // [4:4] Filter bits
				Object *fb5; // [5:5] Filter bits
				Object *fb6; // [6:6] Filter bits
				Object *fb7; // [7:7] Filter bits
				Object *fb8; // [8:8] Filter bits
				Object *fb9; // [9:9] Filter bits
				Object *fb10; // [10:10] Filter bits
				Object *fb11; // [11:11] Filter bits
				Object *fb12; // [12:12] Filter bits
				Object *fb13; // [13:13] Filter bits
				Object *fb14; // [14:14] Filter bits
				Object *fb15; // [15:15] Filter bits
				Object *fb16; // [16:16] Filter bits
				Object *fb17; // [17:17] Filter bits
				Object *fb18; // [18:18] Filter bits
				Object *fb19; // [19:19] Filter bits
				Object *fb20; // [20:20] Filter bits
				Object *fb21; // [21:21] Filter bits
				Object *fb22; // [22:22] Filter bits
				Object *fb23; // [23:23] Filter bits
				Object *fb24; // [24:24] Filter bits
				Object *fb25; // [25:25] Filter bits
				Object *fb26; // [26:26] Filter bits
				Object *fb27; // [27:27] Filter bits
				Object *fb28; // [28:28] Filter bits
				Object *fb29; // [29:29] Filter bits
				Object *fb30; // [30:30] Filter bits
				Object *fb31; // [31:31] Filter bits
			} f27r2;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32CAN1State;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_can1_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32CAN1State *state = STM32_CAN1_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.mcr = cm_object_get_child_by_name(obj, "MCR");
	state->f4.reg.msr = cm_object_get_child_by_name(obj, "MSR");
	state->f4.reg.tsr = cm_object_get_child_by_name(obj, "TSR");
	state->f4.reg.rf0r = cm_object_get_child_by_name(obj, "RF0R");
	state->f4.reg.rf1r = cm_object_get_child_by_name(obj, "RF1R");
	state->f4.reg.ier = cm_object_get_child_by_name(obj, "IER");
	state->f4.reg.esr = cm_object_get_child_by_name(obj, "ESR");
	state->f4.reg.btr = cm_object_get_child_by_name(obj, "BTR");
	state->f4.reg.ti0r = cm_object_get_child_by_name(obj, "TI0R");
	state->f4.reg.tdt0r = cm_object_get_child_by_name(obj, "TDT0R");
	state->f4.reg.tdl0r = cm_object_get_child_by_name(obj, "TDL0R");
	state->f4.reg.tdh0r = cm_object_get_child_by_name(obj, "TDH0R");
	state->f4.reg.ti1r = cm_object_get_child_by_name(obj, "TI1R");
	state->f4.reg.tdt1r = cm_object_get_child_by_name(obj, "TDT1R");
	state->f4.reg.tdl1r = cm_object_get_child_by_name(obj, "TDL1R");
	state->f4.reg.tdh1r = cm_object_get_child_by_name(obj, "TDH1R");
	state->f4.reg.ti2r = cm_object_get_child_by_name(obj, "TI2R");
	state->f4.reg.tdt2r = cm_object_get_child_by_name(obj, "TDT2R");
	state->f4.reg.tdl2r = cm_object_get_child_by_name(obj, "TDL2R");
	state->f4.reg.tdh2r = cm_object_get_child_by_name(obj, "TDH2R");
	state->f4.reg.ri0r = cm_object_get_child_by_name(obj, "RI0R");
	state->f4.reg.rdt0r = cm_object_get_child_by_name(obj, "RDT0R");
	state->f4.reg.rdl0r = cm_object_get_child_by_name(obj, "RDL0R");
	state->f4.reg.rdh0r = cm_object_get_child_by_name(obj, "RDH0R");
	state->f4.reg.ri1r = cm_object_get_child_by_name(obj, "RI1R");
	state->f4.reg.rdt1r = cm_object_get_child_by_name(obj, "RDT1R");
	state->f4.reg.rdl1r = cm_object_get_child_by_name(obj, "RDL1R");
	state->f4.reg.rdh1r = cm_object_get_child_by_name(obj, "RDH1R");
	state->f4.reg.fmr = cm_object_get_child_by_name(obj, "FMR");
	state->f4.reg.fm1r = cm_object_get_child_by_name(obj, "FM1R");
	state->f4.reg.fs1r = cm_object_get_child_by_name(obj, "FS1R");
	state->f4.reg.ffa1r = cm_object_get_child_by_name(obj, "FFA1R");
	state->f4.reg.fa1r = cm_object_get_child_by_name(obj, "FA1R");
	state->f4.reg.f0r1 = cm_object_get_child_by_name(obj, "F0R1");
	state->f4.reg.f0r2 = cm_object_get_child_by_name(obj, "F0R2");
	state->f4.reg.f1r1 = cm_object_get_child_by_name(obj, "F1R1");
	state->f4.reg.f1r2 = cm_object_get_child_by_name(obj, "F1R2");
	state->f4.reg.f2r1 = cm_object_get_child_by_name(obj, "F2R1");
	state->f4.reg.f2r2 = cm_object_get_child_by_name(obj, "F2R2");
	state->f4.reg.f3r1 = cm_object_get_child_by_name(obj, "F3R1");
	state->f4.reg.f3r2 = cm_object_get_child_by_name(obj, "F3R2");
	state->f4.reg.f4r1 = cm_object_get_child_by_name(obj, "F4R1");
	state->f4.reg.f4r2 = cm_object_get_child_by_name(obj, "F4R2");
	state->f4.reg.f5r1 = cm_object_get_child_by_name(obj, "F5R1");
	state->f4.reg.f5r2 = cm_object_get_child_by_name(obj, "F5R2");
	state->f4.reg.f6r1 = cm_object_get_child_by_name(obj, "F6R1");
	state->f4.reg.f6r2 = cm_object_get_child_by_name(obj, "F6R2");
	state->f4.reg.f7r1 = cm_object_get_child_by_name(obj, "F7R1");
	state->f4.reg.f7r2 = cm_object_get_child_by_name(obj, "F7R2");
	state->f4.reg.f8r1 = cm_object_get_child_by_name(obj, "F8R1");
	state->f4.reg.f8r2 = cm_object_get_child_by_name(obj, "F8R2");
	state->f4.reg.f9r1 = cm_object_get_child_by_name(obj, "F9R1");
	state->f4.reg.f9r2 = cm_object_get_child_by_name(obj, "F9R2");
	state->f4.reg.f10r1 = cm_object_get_child_by_name(obj, "F10R1");
	state->f4.reg.f10r2 = cm_object_get_child_by_name(obj, "F10R2");
	state->f4.reg.f11r1 = cm_object_get_child_by_name(obj, "F11R1");
	state->f4.reg.f11r2 = cm_object_get_child_by_name(obj, "F11R2");
	state->f4.reg.f12r1 = cm_object_get_child_by_name(obj, "F12R1");
	state->f4.reg.f12r2 = cm_object_get_child_by_name(obj, "F12R2");
	state->f4.reg.f13r1 = cm_object_get_child_by_name(obj, "F13R1");
	state->f4.reg.f13r2 = cm_object_get_child_by_name(obj, "F13R2");
	state->f4.reg.f14r1 = cm_object_get_child_by_name(obj, "F14R1");
	state->f4.reg.f14r2 = cm_object_get_child_by_name(obj, "F14R2");
	state->f4.reg.f15r1 = cm_object_get_child_by_name(obj, "F15R1");
	state->f4.reg.f15r2 = cm_object_get_child_by_name(obj, "F15R2");
	state->f4.reg.f16r1 = cm_object_get_child_by_name(obj, "F16R1");
	state->f4.reg.f16r2 = cm_object_get_child_by_name(obj, "F16R2");
	state->f4.reg.f17r1 = cm_object_get_child_by_name(obj, "F17R1");
	state->f4.reg.f17r2 = cm_object_get_child_by_name(obj, "F17R2");
	state->f4.reg.f18r1 = cm_object_get_child_by_name(obj, "F18R1");
	state->f4.reg.f18r2 = cm_object_get_child_by_name(obj, "F18R2");
	state->f4.reg.f19r1 = cm_object_get_child_by_name(obj, "F19R1");
	state->f4.reg.f19r2 = cm_object_get_child_by_name(obj, "F19R2");
	state->f4.reg.f20r1 = cm_object_get_child_by_name(obj, "F20R1");
	state->f4.reg.f20r2 = cm_object_get_child_by_name(obj, "F20R2");
	state->f4.reg.f21r1 = cm_object_get_child_by_name(obj, "F21R1");
	state->f4.reg.f21r2 = cm_object_get_child_by_name(obj, "F21R2");
	state->f4.reg.f22r1 = cm_object_get_child_by_name(obj, "F22R1");
	state->f4.reg.f22r2 = cm_object_get_child_by_name(obj, "F22R2");
	state->f4.reg.f23r1 = cm_object_get_child_by_name(obj, "F23R1");
	state->f4.reg.f23r2 = cm_object_get_child_by_name(obj, "F23R2");
	state->f4.reg.f24r1 = cm_object_get_child_by_name(obj, "F24R1");
	state->f4.reg.f24r2 = cm_object_get_child_by_name(obj, "F24R2");
	state->f4.reg.f25r1 = cm_object_get_child_by_name(obj, "F25R1");
	state->f4.reg.f25r2 = cm_object_get_child_by_name(obj, "F25R2");
	state->f4.reg.f26r1 = cm_object_get_child_by_name(obj, "F26R1");
	state->f4.reg.f26r2 = cm_object_get_child_by_name(obj, "F26R2");
	state->f4.reg.f27r1 = cm_object_get_child_by_name(obj, "F27R1");
	state->f4.reg.f27r2 = cm_object_get_child_by_name(obj, "F27R2");

	// MCR bitfields.
	state->f4.fld.mcr.inrq = cm_object_get_child_by_name(state->f4.reg.mcr, "INRQ");
	state->f4.fld.mcr.sleep = cm_object_get_child_by_name(state->f4.reg.mcr, "SLEEP");
	state->f4.fld.mcr.txfp = cm_object_get_child_by_name(state->f4.reg.mcr, "TXFP");
	state->f4.fld.mcr.rflm = cm_object_get_child_by_name(state->f4.reg.mcr, "RFLM");
	state->f4.fld.mcr.nart = cm_object_get_child_by_name(state->f4.reg.mcr, "NART");
	state->f4.fld.mcr.awum = cm_object_get_child_by_name(state->f4.reg.mcr, "AWUM");
	state->f4.fld.mcr.abom = cm_object_get_child_by_name(state->f4.reg.mcr, "ABOM");
	state->f4.fld.mcr.ttcm = cm_object_get_child_by_name(state->f4.reg.mcr, "TTCM");
	state->f4.fld.mcr.reset = cm_object_get_child_by_name(state->f4.reg.mcr, "RESET");
	state->f4.fld.mcr.dbf = cm_object_get_child_by_name(state->f4.reg.mcr, "DBF");

	// MSR bitfields.
	state->f4.fld.msr.inak = cm_object_get_child_by_name(state->f4.reg.msr, "INAK");
	state->f4.fld.msr.slak = cm_object_get_child_by_name(state->f4.reg.msr, "SLAK");
	state->f4.fld.msr.erri = cm_object_get_child_by_name(state->f4.reg.msr, "ERRI");
	state->f4.fld.msr.wkui = cm_object_get_child_by_name(state->f4.reg.msr, "WKUI");
	state->f4.fld.msr.slaki = cm_object_get_child_by_name(state->f4.reg.msr, "SLAKI");
	state->f4.fld.msr.txm = cm_object_get_child_by_name(state->f4.reg.msr, "TXM");
	state->f4.fld.msr.rxm = cm_object_get_child_by_name(state->f4.reg.msr, "RXM");
	state->f4.fld.msr.samp = cm_object_get_child_by_name(state->f4.reg.msr, "SAMP");
	state->f4.fld.msr.rx = cm_object_get_child_by_name(state->f4.reg.msr, "RX");

	// TSR bitfields.
	state->f4.fld.tsr.rqcp0 = cm_object_get_child_by_name(state->f4.reg.tsr, "RQCP0");
	state->f4.fld.tsr.txok0 = cm_object_get_child_by_name(state->f4.reg.tsr, "TXOK0");
	state->f4.fld.tsr.alst0 = cm_object_get_child_by_name(state->f4.reg.tsr, "ALST0");
	state->f4.fld.tsr.terr0 = cm_object_get_child_by_name(state->f4.reg.tsr, "TERR0");
	state->f4.fld.tsr.abrq0 = cm_object_get_child_by_name(state->f4.reg.tsr, "ABRQ0");
	state->f4.fld.tsr.rqcp1 = cm_object_get_child_by_name(state->f4.reg.tsr, "RQCP1");
	state->f4.fld.tsr.txok1 = cm_object_get_child_by_name(state->f4.reg.tsr, "TXOK1");
	state->f4.fld.tsr.alst1 = cm_object_get_child_by_name(state->f4.reg.tsr, "ALST1");
	state->f4.fld.tsr.terr1 = cm_object_get_child_by_name(state->f4.reg.tsr, "TERR1");
	state->f4.fld.tsr.abrq1 = cm_object_get_child_by_name(state->f4.reg.tsr, "ABRQ1");
	state->f4.fld.tsr.rqcp2 = cm_object_get_child_by_name(state->f4.reg.tsr, "RQCP2");
	state->f4.fld.tsr.txok2 = cm_object_get_child_by_name(state->f4.reg.tsr, "TXOK2");
	state->f4.fld.tsr.alst2 = cm_object_get_child_by_name(state->f4.reg.tsr, "ALST2");
	state->f4.fld.tsr.terr2 = cm_object_get_child_by_name(state->f4.reg.tsr, "TERR2");
	state->f4.fld.tsr.abrq2 = cm_object_get_child_by_name(state->f4.reg.tsr, "ABRQ2");
	state->f4.fld.tsr.code = cm_object_get_child_by_name(state->f4.reg.tsr, "CODE");
	state->f4.fld.tsr.tme0 = cm_object_get_child_by_name(state->f4.reg.tsr, "TME0");
	state->f4.fld.tsr.tme1 = cm_object_get_child_by_name(state->f4.reg.tsr, "TME1");
	state->f4.fld.tsr.tme2 = cm_object_get_child_by_name(state->f4.reg.tsr, "TME2");
	state->f4.fld.tsr.low0 = cm_object_get_child_by_name(state->f4.reg.tsr, "LOW0");
	state->f4.fld.tsr.low1 = cm_object_get_child_by_name(state->f4.reg.tsr, "LOW1");
	state->f4.fld.tsr.low2 = cm_object_get_child_by_name(state->f4.reg.tsr, "LOW2");

	// RF0R bitfields.
	state->f4.fld.rf0r.fmp0 = cm_object_get_child_by_name(state->f4.reg.rf0r, "FMP0");
	state->f4.fld.rf0r.full0 = cm_object_get_child_by_name(state->f4.reg.rf0r, "FULL0");
	state->f4.fld.rf0r.fovr0 = cm_object_get_child_by_name(state->f4.reg.rf0r, "FOVR0");
	state->f4.fld.rf0r.rfom0 = cm_object_get_child_by_name(state->f4.reg.rf0r, "RFOM0");

	// RF1R bitfields.
	state->f4.fld.rf1r.fmp1 = cm_object_get_child_by_name(state->f4.reg.rf1r, "FMP1");
	state->f4.fld.rf1r.full1 = cm_object_get_child_by_name(state->f4.reg.rf1r, "FULL1");
	state->f4.fld.rf1r.fovr1 = cm_object_get_child_by_name(state->f4.reg.rf1r, "FOVR1");
	state->f4.fld.rf1r.rfom1 = cm_object_get_child_by_name(state->f4.reg.rf1r, "RFOM1");

	// IER bitfields.
	state->f4.fld.ier.tmeie = cm_object_get_child_by_name(state->f4.reg.ier, "TMEIE");
	state->f4.fld.ier.fmpie0 = cm_object_get_child_by_name(state->f4.reg.ier, "FMPIE0");
	state->f4.fld.ier.ffie0 = cm_object_get_child_by_name(state->f4.reg.ier, "FFIE0");
	state->f4.fld.ier.fovie0 = cm_object_get_child_by_name(state->f4.reg.ier, "FOVIE0");
	state->f4.fld.ier.fmpie1 = cm_object_get_child_by_name(state->f4.reg.ier, "FMPIE1");
	state->f4.fld.ier.ffie1 = cm_object_get_child_by_name(state->f4.reg.ier, "FFIE1");
	state->f4.fld.ier.fovie1 = cm_object_get_child_by_name(state->f4.reg.ier, "FOVIE1");
	state->f4.fld.ier.ewgie = cm_object_get_child_by_name(state->f4.reg.ier, "EWGIE");
	state->f4.fld.ier.epvie = cm_object_get_child_by_name(state->f4.reg.ier, "EPVIE");
	state->f4.fld.ier.bofie = cm_object_get_child_by_name(state->f4.reg.ier, "BOFIE");
	state->f4.fld.ier.lecie = cm_object_get_child_by_name(state->f4.reg.ier, "LECIE");
	state->f4.fld.ier.errie = cm_object_get_child_by_name(state->f4.reg.ier, "ERRIE");
	state->f4.fld.ier.wkuie = cm_object_get_child_by_name(state->f4.reg.ier, "WKUIE");
	state->f4.fld.ier.slkie = cm_object_get_child_by_name(state->f4.reg.ier, "SLKIE");

	// ESR bitfields.
	state->f4.fld.esr.ewgf = cm_object_get_child_by_name(state->f4.reg.esr, "EWGF");
	state->f4.fld.esr.epvf = cm_object_get_child_by_name(state->f4.reg.esr, "EPVF");
	state->f4.fld.esr.boff = cm_object_get_child_by_name(state->f4.reg.esr, "BOFF");
	state->f4.fld.esr.lec = cm_object_get_child_by_name(state->f4.reg.esr, "LEC");
	state->f4.fld.esr.tec = cm_object_get_child_by_name(state->f4.reg.esr, "TEC");
	state->f4.fld.esr.rec = cm_object_get_child_by_name(state->f4.reg.esr, "REC");

	// BTR bitfields.
	state->f4.fld.btr.brp = cm_object_get_child_by_name(state->f4.reg.btr, "BRP");
	state->f4.fld.btr.ts1 = cm_object_get_child_by_name(state->f4.reg.btr, "TS1");
	state->f4.fld.btr.ts2 = cm_object_get_child_by_name(state->f4.reg.btr, "TS2");
	state->f4.fld.btr.sjw = cm_object_get_child_by_name(state->f4.reg.btr, "SJW");
	state->f4.fld.btr.lbkm = cm_object_get_child_by_name(state->f4.reg.btr, "LBKM");
	state->f4.fld.btr.silm = cm_object_get_child_by_name(state->f4.reg.btr, "SILM");

	// TI0R bitfields.
	state->f4.fld.ti0r.txrq = cm_object_get_child_by_name(state->f4.reg.ti0r, "TXRQ");
	state->f4.fld.ti0r.rtr = cm_object_get_child_by_name(state->f4.reg.ti0r, "RTR");
	state->f4.fld.ti0r.ide = cm_object_get_child_by_name(state->f4.reg.ti0r, "IDE");
	state->f4.fld.ti0r.exid = cm_object_get_child_by_name(state->f4.reg.ti0r, "EXID");
	state->f4.fld.ti0r.stid = cm_object_get_child_by_name(state->f4.reg.ti0r, "STID");

	// TDT0R bitfields.
	state->f4.fld.tdt0r.dlc = cm_object_get_child_by_name(state->f4.reg.tdt0r, "DLC");
	state->f4.fld.tdt0r.tgt = cm_object_get_child_by_name(state->f4.reg.tdt0r, "TGT");
	state->f4.fld.tdt0r.time = cm_object_get_child_by_name(state->f4.reg.tdt0r, "TIME");

	// TDL0R bitfields.
	state->f4.fld.tdl0r.data0 = cm_object_get_child_by_name(state->f4.reg.tdl0r, "DATA0");
	state->f4.fld.tdl0r.data1 = cm_object_get_child_by_name(state->f4.reg.tdl0r, "DATA1");
	state->f4.fld.tdl0r.data2 = cm_object_get_child_by_name(state->f4.reg.tdl0r, "DATA2");
	state->f4.fld.tdl0r.data3 = cm_object_get_child_by_name(state->f4.reg.tdl0r, "DATA3");

	// TDH0R bitfields.
	state->f4.fld.tdh0r.data4 = cm_object_get_child_by_name(state->f4.reg.tdh0r, "DATA4");
	state->f4.fld.tdh0r.data5 = cm_object_get_child_by_name(state->f4.reg.tdh0r, "DATA5");
	state->f4.fld.tdh0r.data6 = cm_object_get_child_by_name(state->f4.reg.tdh0r, "DATA6");
	state->f4.fld.tdh0r.data7 = cm_object_get_child_by_name(state->f4.reg.tdh0r, "DATA7");

	// TI1R bitfields.
	state->f4.fld.ti1r.txrq = cm_object_get_child_by_name(state->f4.reg.ti1r, "TXRQ");
	state->f4.fld.ti1r.rtr = cm_object_get_child_by_name(state->f4.reg.ti1r, "RTR");
	state->f4.fld.ti1r.ide = cm_object_get_child_by_name(state->f4.reg.ti1r, "IDE");
	state->f4.fld.ti1r.exid = cm_object_get_child_by_name(state->f4.reg.ti1r, "EXID");
	state->f4.fld.ti1r.stid = cm_object_get_child_by_name(state->f4.reg.ti1r, "STID");

	// TDT1R bitfields.
	state->f4.fld.tdt1r.dlc = cm_object_get_child_by_name(state->f4.reg.tdt1r, "DLC");
	state->f4.fld.tdt1r.tgt = cm_object_get_child_by_name(state->f4.reg.tdt1r, "TGT");
	state->f4.fld.tdt1r.time = cm_object_get_child_by_name(state->f4.reg.tdt1r, "TIME");

	// TDL1R bitfields.
	state->f4.fld.tdl1r.data0 = cm_object_get_child_by_name(state->f4.reg.tdl1r, "DATA0");
	state->f4.fld.tdl1r.data1 = cm_object_get_child_by_name(state->f4.reg.tdl1r, "DATA1");
	state->f4.fld.tdl1r.data2 = cm_object_get_child_by_name(state->f4.reg.tdl1r, "DATA2");
	state->f4.fld.tdl1r.data3 = cm_object_get_child_by_name(state->f4.reg.tdl1r, "DATA3");

	// TDH1R bitfields.
	state->f4.fld.tdh1r.data4 = cm_object_get_child_by_name(state->f4.reg.tdh1r, "DATA4");
	state->f4.fld.tdh1r.data5 = cm_object_get_child_by_name(state->f4.reg.tdh1r, "DATA5");
	state->f4.fld.tdh1r.data6 = cm_object_get_child_by_name(state->f4.reg.tdh1r, "DATA6");
	state->f4.fld.tdh1r.data7 = cm_object_get_child_by_name(state->f4.reg.tdh1r, "DATA7");

	// TI2R bitfields.
	state->f4.fld.ti2r.txrq = cm_object_get_child_by_name(state->f4.reg.ti2r, "TXRQ");
	state->f4.fld.ti2r.rtr = cm_object_get_child_by_name(state->f4.reg.ti2r, "RTR");
	state->f4.fld.ti2r.ide = cm_object_get_child_by_name(state->f4.reg.ti2r, "IDE");
	state->f4.fld.ti2r.exid = cm_object_get_child_by_name(state->f4.reg.ti2r, "EXID");
	state->f4.fld.ti2r.stid = cm_object_get_child_by_name(state->f4.reg.ti2r, "STID");

	// TDT2R bitfields.
	state->f4.fld.tdt2r.dlc = cm_object_get_child_by_name(state->f4.reg.tdt2r, "DLC");
	state->f4.fld.tdt2r.tgt = cm_object_get_child_by_name(state->f4.reg.tdt2r, "TGT");
	state->f4.fld.tdt2r.time = cm_object_get_child_by_name(state->f4.reg.tdt2r, "TIME");

	// TDL2R bitfields.
	state->f4.fld.tdl2r.data0 = cm_object_get_child_by_name(state->f4.reg.tdl2r, "DATA0");
	state->f4.fld.tdl2r.data1 = cm_object_get_child_by_name(state->f4.reg.tdl2r, "DATA1");
	state->f4.fld.tdl2r.data2 = cm_object_get_child_by_name(state->f4.reg.tdl2r, "DATA2");
	state->f4.fld.tdl2r.data3 = cm_object_get_child_by_name(state->f4.reg.tdl2r, "DATA3");

	// TDH2R bitfields.
	state->f4.fld.tdh2r.data4 = cm_object_get_child_by_name(state->f4.reg.tdh2r, "DATA4");
	state->f4.fld.tdh2r.data5 = cm_object_get_child_by_name(state->f4.reg.tdh2r, "DATA5");
	state->f4.fld.tdh2r.data6 = cm_object_get_child_by_name(state->f4.reg.tdh2r, "DATA6");
	state->f4.fld.tdh2r.data7 = cm_object_get_child_by_name(state->f4.reg.tdh2r, "DATA7");

	// RI0R bitfields.
	state->f4.fld.ri0r.rtr = cm_object_get_child_by_name(state->f4.reg.ri0r, "RTR");
	state->f4.fld.ri0r.ide = cm_object_get_child_by_name(state->f4.reg.ri0r, "IDE");
	state->f4.fld.ri0r.exid = cm_object_get_child_by_name(state->f4.reg.ri0r, "EXID");
	state->f4.fld.ri0r.stid = cm_object_get_child_by_name(state->f4.reg.ri0r, "STID");

	// RDT0R bitfields.
	state->f4.fld.rdt0r.dlc = cm_object_get_child_by_name(state->f4.reg.rdt0r, "DLC");
	state->f4.fld.rdt0r.fmi = cm_object_get_child_by_name(state->f4.reg.rdt0r, "FMI");
	state->f4.fld.rdt0r.time = cm_object_get_child_by_name(state->f4.reg.rdt0r, "TIME");

	// RDL0R bitfields.
	state->f4.fld.rdl0r.data0 = cm_object_get_child_by_name(state->f4.reg.rdl0r, "DATA0");
	state->f4.fld.rdl0r.data1 = cm_object_get_child_by_name(state->f4.reg.rdl0r, "DATA1");
	state->f4.fld.rdl0r.data2 = cm_object_get_child_by_name(state->f4.reg.rdl0r, "DATA2");
	state->f4.fld.rdl0r.data3 = cm_object_get_child_by_name(state->f4.reg.rdl0r, "DATA3");

	// RDH0R bitfields.
	state->f4.fld.rdh0r.data4 = cm_object_get_child_by_name(state->f4.reg.rdh0r, "DATA4");
	state->f4.fld.rdh0r.data5 = cm_object_get_child_by_name(state->f4.reg.rdh0r, "DATA5");
	state->f4.fld.rdh0r.data6 = cm_object_get_child_by_name(state->f4.reg.rdh0r, "DATA6");
	state->f4.fld.rdh0r.data7 = cm_object_get_child_by_name(state->f4.reg.rdh0r, "DATA7");

	// RI1R bitfields.
	state->f4.fld.ri1r.rtr = cm_object_get_child_by_name(state->f4.reg.ri1r, "RTR");
	state->f4.fld.ri1r.ide = cm_object_get_child_by_name(state->f4.reg.ri1r, "IDE");
	state->f4.fld.ri1r.exid = cm_object_get_child_by_name(state->f4.reg.ri1r, "EXID");
	state->f4.fld.ri1r.stid = cm_object_get_child_by_name(state->f4.reg.ri1r, "STID");

	// RDT1R bitfields.
	state->f4.fld.rdt1r.dlc = cm_object_get_child_by_name(state->f4.reg.rdt1r, "DLC");
	state->f4.fld.rdt1r.fmi = cm_object_get_child_by_name(state->f4.reg.rdt1r, "FMI");
	state->f4.fld.rdt1r.time = cm_object_get_child_by_name(state->f4.reg.rdt1r, "TIME");

	// RDL1R bitfields.
	state->f4.fld.rdl1r.data0 = cm_object_get_child_by_name(state->f4.reg.rdl1r, "DATA0");
	state->f4.fld.rdl1r.data1 = cm_object_get_child_by_name(state->f4.reg.rdl1r, "DATA1");
	state->f4.fld.rdl1r.data2 = cm_object_get_child_by_name(state->f4.reg.rdl1r, "DATA2");
	state->f4.fld.rdl1r.data3 = cm_object_get_child_by_name(state->f4.reg.rdl1r, "DATA3");

	// RDH1R bitfields.
	state->f4.fld.rdh1r.data4 = cm_object_get_child_by_name(state->f4.reg.rdh1r, "DATA4");
	state->f4.fld.rdh1r.data5 = cm_object_get_child_by_name(state->f4.reg.rdh1r, "DATA5");
	state->f4.fld.rdh1r.data6 = cm_object_get_child_by_name(state->f4.reg.rdh1r, "DATA6");
	state->f4.fld.rdh1r.data7 = cm_object_get_child_by_name(state->f4.reg.rdh1r, "DATA7");

	// FMR bitfields.
	state->f4.fld.fmr.finit = cm_object_get_child_by_name(state->f4.reg.fmr, "FINIT");
	state->f4.fld.fmr.can2sb = cm_object_get_child_by_name(state->f4.reg.fmr, "CAN2SB");

	// FM1R bitfields.
	state->f4.fld.fm1r.fbm0 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM0");
	state->f4.fld.fm1r.fbm1 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM1");
	state->f4.fld.fm1r.fbm2 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM2");
	state->f4.fld.fm1r.fbm3 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM3");
	state->f4.fld.fm1r.fbm4 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM4");
	state->f4.fld.fm1r.fbm5 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM5");
	state->f4.fld.fm1r.fbm6 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM6");
	state->f4.fld.fm1r.fbm7 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM7");
	state->f4.fld.fm1r.fbm8 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM8");
	state->f4.fld.fm1r.fbm9 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM9");
	state->f4.fld.fm1r.fbm10 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM10");
	state->f4.fld.fm1r.fbm11 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM11");
	state->f4.fld.fm1r.fbm12 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM12");
	state->f4.fld.fm1r.fbm13 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM13");
	state->f4.fld.fm1r.fbm14 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM14");
	state->f4.fld.fm1r.fbm15 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM15");
	state->f4.fld.fm1r.fbm16 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM16");
	state->f4.fld.fm1r.fbm17 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM17");
	state->f4.fld.fm1r.fbm18 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM18");
	state->f4.fld.fm1r.fbm19 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM19");
	state->f4.fld.fm1r.fbm20 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM20");
	state->f4.fld.fm1r.fbm21 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM21");
	state->f4.fld.fm1r.fbm22 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM22");
	state->f4.fld.fm1r.fbm23 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM23");
	state->f4.fld.fm1r.fbm24 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM24");
	state->f4.fld.fm1r.fbm25 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM25");
	state->f4.fld.fm1r.fbm26 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM26");
	state->f4.fld.fm1r.fbm27 = cm_object_get_child_by_name(state->f4.reg.fm1r, "FBM27");

	// FS1R bitfields.
	state->f4.fld.fs1r.fsc0 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC0");
	state->f4.fld.fs1r.fsc1 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC1");
	state->f4.fld.fs1r.fsc2 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC2");
	state->f4.fld.fs1r.fsc3 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC3");
	state->f4.fld.fs1r.fsc4 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC4");
	state->f4.fld.fs1r.fsc5 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC5");
	state->f4.fld.fs1r.fsc6 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC6");
	state->f4.fld.fs1r.fsc7 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC7");
	state->f4.fld.fs1r.fsc8 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC8");
	state->f4.fld.fs1r.fsc9 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC9");
	state->f4.fld.fs1r.fsc10 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC10");
	state->f4.fld.fs1r.fsc11 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC11");
	state->f4.fld.fs1r.fsc12 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC12");
	state->f4.fld.fs1r.fsc13 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC13");
	state->f4.fld.fs1r.fsc14 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC14");
	state->f4.fld.fs1r.fsc15 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC15");
	state->f4.fld.fs1r.fsc16 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC16");
	state->f4.fld.fs1r.fsc17 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC17");
	state->f4.fld.fs1r.fsc18 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC18");
	state->f4.fld.fs1r.fsc19 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC19");
	state->f4.fld.fs1r.fsc20 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC20");
	state->f4.fld.fs1r.fsc21 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC21");
	state->f4.fld.fs1r.fsc22 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC22");
	state->f4.fld.fs1r.fsc23 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC23");
	state->f4.fld.fs1r.fsc24 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC24");
	state->f4.fld.fs1r.fsc25 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC25");
	state->f4.fld.fs1r.fsc26 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC26");
	state->f4.fld.fs1r.fsc27 = cm_object_get_child_by_name(state->f4.reg.fs1r, "FSC27");

	// FFA1R bitfields.
	state->f4.fld.ffa1r.ffa0 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA0");
	state->f4.fld.ffa1r.ffa1 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA1");
	state->f4.fld.ffa1r.ffa2 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA2");
	state->f4.fld.ffa1r.ffa3 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA3");
	state->f4.fld.ffa1r.ffa4 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA4");
	state->f4.fld.ffa1r.ffa5 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA5");
	state->f4.fld.ffa1r.ffa6 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA6");
	state->f4.fld.ffa1r.ffa7 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA7");
	state->f4.fld.ffa1r.ffa8 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA8");
	state->f4.fld.ffa1r.ffa9 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA9");
	state->f4.fld.ffa1r.ffa10 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA10");
	state->f4.fld.ffa1r.ffa11 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA11");
	state->f4.fld.ffa1r.ffa12 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA12");
	state->f4.fld.ffa1r.ffa13 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA13");
	state->f4.fld.ffa1r.ffa14 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA14");
	state->f4.fld.ffa1r.ffa15 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA15");
	state->f4.fld.ffa1r.ffa16 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA16");
	state->f4.fld.ffa1r.ffa17 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA17");
	state->f4.fld.ffa1r.ffa18 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA18");
	state->f4.fld.ffa1r.ffa19 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA19");
	state->f4.fld.ffa1r.ffa20 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA20");
	state->f4.fld.ffa1r.ffa21 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA21");
	state->f4.fld.ffa1r.ffa22 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA22");
	state->f4.fld.ffa1r.ffa23 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA23");
	state->f4.fld.ffa1r.ffa24 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA24");
	state->f4.fld.ffa1r.ffa25 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA25");
	state->f4.fld.ffa1r.ffa26 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA26");
	state->f4.fld.ffa1r.ffa27 = cm_object_get_child_by_name(state->f4.reg.ffa1r, "FFA27");

	// FA1R bitfields.
	state->f4.fld.fa1r.fact0 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT0");
	state->f4.fld.fa1r.fact1 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT1");
	state->f4.fld.fa1r.fact2 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT2");
	state->f4.fld.fa1r.fact3 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT3");
	state->f4.fld.fa1r.fact4 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT4");
	state->f4.fld.fa1r.fact5 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT5");
	state->f4.fld.fa1r.fact6 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT6");
	state->f4.fld.fa1r.fact7 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT7");
	state->f4.fld.fa1r.fact8 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT8");
	state->f4.fld.fa1r.fact9 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT9");
	state->f4.fld.fa1r.fact10 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT10");
	state->f4.fld.fa1r.fact11 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT11");
	state->f4.fld.fa1r.fact12 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT12");
	state->f4.fld.fa1r.fact13 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT13");
	state->f4.fld.fa1r.fact14 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT14");
	state->f4.fld.fa1r.fact15 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT15");
	state->f4.fld.fa1r.fact16 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT16");
	state->f4.fld.fa1r.fact17 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT17");
	state->f4.fld.fa1r.fact18 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT18");
	state->f4.fld.fa1r.fact19 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT19");
	state->f4.fld.fa1r.fact20 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT20");
	state->f4.fld.fa1r.fact21 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT21");
	state->f4.fld.fa1r.fact22 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT22");
	state->f4.fld.fa1r.fact23 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT23");
	state->f4.fld.fa1r.fact24 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT24");
	state->f4.fld.fa1r.fact25 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT25");
	state->f4.fld.fa1r.fact26 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT26");
	state->f4.fld.fa1r.fact27 = cm_object_get_child_by_name(state->f4.reg.fa1r, "FACT27");

	// F0R1 bitfields.
	state->f4.fld.f0r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB0");
	state->f4.fld.f0r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB1");
	state->f4.fld.f0r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB2");
	state->f4.fld.f0r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB3");
	state->f4.fld.f0r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB4");
	state->f4.fld.f0r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB5");
	state->f4.fld.f0r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB6");
	state->f4.fld.f0r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB7");
	state->f4.fld.f0r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB8");
	state->f4.fld.f0r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB9");
	state->f4.fld.f0r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB10");
	state->f4.fld.f0r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB11");
	state->f4.fld.f0r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB12");
	state->f4.fld.f0r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB13");
	state->f4.fld.f0r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB14");
	state->f4.fld.f0r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB15");
	state->f4.fld.f0r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB16");
	state->f4.fld.f0r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB17");
	state->f4.fld.f0r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB18");
	state->f4.fld.f0r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB19");
	state->f4.fld.f0r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB20");
	state->f4.fld.f0r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB21");
	state->f4.fld.f0r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB22");
	state->f4.fld.f0r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB23");
	state->f4.fld.f0r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB24");
	state->f4.fld.f0r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB25");
	state->f4.fld.f0r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB26");
	state->f4.fld.f0r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB27");
	state->f4.fld.f0r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB28");
	state->f4.fld.f0r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB29");
	state->f4.fld.f0r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB30");
	state->f4.fld.f0r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f0r1, "FB31");

	// F0R2 bitfields.
	state->f4.fld.f0r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB0");
	state->f4.fld.f0r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB1");
	state->f4.fld.f0r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB2");
	state->f4.fld.f0r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB3");
	state->f4.fld.f0r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB4");
	state->f4.fld.f0r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB5");
	state->f4.fld.f0r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB6");
	state->f4.fld.f0r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB7");
	state->f4.fld.f0r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB8");
	state->f4.fld.f0r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB9");
	state->f4.fld.f0r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB10");
	state->f4.fld.f0r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB11");
	state->f4.fld.f0r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB12");
	state->f4.fld.f0r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB13");
	state->f4.fld.f0r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB14");
	state->f4.fld.f0r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB15");
	state->f4.fld.f0r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB16");
	state->f4.fld.f0r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB17");
	state->f4.fld.f0r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB18");
	state->f4.fld.f0r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB19");
	state->f4.fld.f0r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB20");
	state->f4.fld.f0r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB21");
	state->f4.fld.f0r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB22");
	state->f4.fld.f0r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB23");
	state->f4.fld.f0r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB24");
	state->f4.fld.f0r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB25");
	state->f4.fld.f0r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB26");
	state->f4.fld.f0r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB27");
	state->f4.fld.f0r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB28");
	state->f4.fld.f0r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB29");
	state->f4.fld.f0r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB30");
	state->f4.fld.f0r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f0r2, "FB31");

	// F1R1 bitfields.
	state->f4.fld.f1r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB0");
	state->f4.fld.f1r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB1");
	state->f4.fld.f1r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB2");
	state->f4.fld.f1r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB3");
	state->f4.fld.f1r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB4");
	state->f4.fld.f1r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB5");
	state->f4.fld.f1r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB6");
	state->f4.fld.f1r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB7");
	state->f4.fld.f1r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB8");
	state->f4.fld.f1r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB9");
	state->f4.fld.f1r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB10");
	state->f4.fld.f1r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB11");
	state->f4.fld.f1r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB12");
	state->f4.fld.f1r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB13");
	state->f4.fld.f1r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB14");
	state->f4.fld.f1r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB15");
	state->f4.fld.f1r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB16");
	state->f4.fld.f1r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB17");
	state->f4.fld.f1r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB18");
	state->f4.fld.f1r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB19");
	state->f4.fld.f1r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB20");
	state->f4.fld.f1r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB21");
	state->f4.fld.f1r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB22");
	state->f4.fld.f1r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB23");
	state->f4.fld.f1r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB24");
	state->f4.fld.f1r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB25");
	state->f4.fld.f1r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB26");
	state->f4.fld.f1r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB27");
	state->f4.fld.f1r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB28");
	state->f4.fld.f1r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB29");
	state->f4.fld.f1r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB30");
	state->f4.fld.f1r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f1r1, "FB31");

	// F1R2 bitfields.
	state->f4.fld.f1r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB0");
	state->f4.fld.f1r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB1");
	state->f4.fld.f1r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB2");
	state->f4.fld.f1r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB3");
	state->f4.fld.f1r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB4");
	state->f4.fld.f1r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB5");
	state->f4.fld.f1r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB6");
	state->f4.fld.f1r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB7");
	state->f4.fld.f1r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB8");
	state->f4.fld.f1r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB9");
	state->f4.fld.f1r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB10");
	state->f4.fld.f1r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB11");
	state->f4.fld.f1r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB12");
	state->f4.fld.f1r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB13");
	state->f4.fld.f1r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB14");
	state->f4.fld.f1r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB15");
	state->f4.fld.f1r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB16");
	state->f4.fld.f1r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB17");
	state->f4.fld.f1r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB18");
	state->f4.fld.f1r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB19");
	state->f4.fld.f1r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB20");
	state->f4.fld.f1r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB21");
	state->f4.fld.f1r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB22");
	state->f4.fld.f1r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB23");
	state->f4.fld.f1r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB24");
	state->f4.fld.f1r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB25");
	state->f4.fld.f1r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB26");
	state->f4.fld.f1r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB27");
	state->f4.fld.f1r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB28");
	state->f4.fld.f1r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB29");
	state->f4.fld.f1r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB30");
	state->f4.fld.f1r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f1r2, "FB31");

	// F2R1 bitfields.
	state->f4.fld.f2r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB0");
	state->f4.fld.f2r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB1");
	state->f4.fld.f2r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB2");
	state->f4.fld.f2r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB3");
	state->f4.fld.f2r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB4");
	state->f4.fld.f2r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB5");
	state->f4.fld.f2r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB6");
	state->f4.fld.f2r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB7");
	state->f4.fld.f2r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB8");
	state->f4.fld.f2r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB9");
	state->f4.fld.f2r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB10");
	state->f4.fld.f2r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB11");
	state->f4.fld.f2r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB12");
	state->f4.fld.f2r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB13");
	state->f4.fld.f2r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB14");
	state->f4.fld.f2r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB15");
	state->f4.fld.f2r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB16");
	state->f4.fld.f2r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB17");
	state->f4.fld.f2r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB18");
	state->f4.fld.f2r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB19");
	state->f4.fld.f2r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB20");
	state->f4.fld.f2r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB21");
	state->f4.fld.f2r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB22");
	state->f4.fld.f2r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB23");
	state->f4.fld.f2r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB24");
	state->f4.fld.f2r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB25");
	state->f4.fld.f2r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB26");
	state->f4.fld.f2r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB27");
	state->f4.fld.f2r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB28");
	state->f4.fld.f2r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB29");
	state->f4.fld.f2r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB30");
	state->f4.fld.f2r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f2r1, "FB31");

	// F2R2 bitfields.
	state->f4.fld.f2r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB0");
	state->f4.fld.f2r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB1");
	state->f4.fld.f2r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB2");
	state->f4.fld.f2r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB3");
	state->f4.fld.f2r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB4");
	state->f4.fld.f2r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB5");
	state->f4.fld.f2r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB6");
	state->f4.fld.f2r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB7");
	state->f4.fld.f2r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB8");
	state->f4.fld.f2r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB9");
	state->f4.fld.f2r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB10");
	state->f4.fld.f2r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB11");
	state->f4.fld.f2r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB12");
	state->f4.fld.f2r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB13");
	state->f4.fld.f2r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB14");
	state->f4.fld.f2r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB15");
	state->f4.fld.f2r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB16");
	state->f4.fld.f2r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB17");
	state->f4.fld.f2r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB18");
	state->f4.fld.f2r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB19");
	state->f4.fld.f2r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB20");
	state->f4.fld.f2r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB21");
	state->f4.fld.f2r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB22");
	state->f4.fld.f2r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB23");
	state->f4.fld.f2r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB24");
	state->f4.fld.f2r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB25");
	state->f4.fld.f2r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB26");
	state->f4.fld.f2r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB27");
	state->f4.fld.f2r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB28");
	state->f4.fld.f2r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB29");
	state->f4.fld.f2r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB30");
	state->f4.fld.f2r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f2r2, "FB31");

	// F3R1 bitfields.
	state->f4.fld.f3r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB0");
	state->f4.fld.f3r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB1");
	state->f4.fld.f3r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB2");
	state->f4.fld.f3r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB3");
	state->f4.fld.f3r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB4");
	state->f4.fld.f3r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB5");
	state->f4.fld.f3r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB6");
	state->f4.fld.f3r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB7");
	state->f4.fld.f3r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB8");
	state->f4.fld.f3r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB9");
	state->f4.fld.f3r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB10");
	state->f4.fld.f3r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB11");
	state->f4.fld.f3r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB12");
	state->f4.fld.f3r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB13");
	state->f4.fld.f3r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB14");
	state->f4.fld.f3r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB15");
	state->f4.fld.f3r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB16");
	state->f4.fld.f3r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB17");
	state->f4.fld.f3r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB18");
	state->f4.fld.f3r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB19");
	state->f4.fld.f3r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB20");
	state->f4.fld.f3r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB21");
	state->f4.fld.f3r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB22");
	state->f4.fld.f3r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB23");
	state->f4.fld.f3r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB24");
	state->f4.fld.f3r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB25");
	state->f4.fld.f3r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB26");
	state->f4.fld.f3r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB27");
	state->f4.fld.f3r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB28");
	state->f4.fld.f3r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB29");
	state->f4.fld.f3r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB30");
	state->f4.fld.f3r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f3r1, "FB31");

	// F3R2 bitfields.
	state->f4.fld.f3r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB0");
	state->f4.fld.f3r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB1");
	state->f4.fld.f3r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB2");
	state->f4.fld.f3r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB3");
	state->f4.fld.f3r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB4");
	state->f4.fld.f3r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB5");
	state->f4.fld.f3r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB6");
	state->f4.fld.f3r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB7");
	state->f4.fld.f3r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB8");
	state->f4.fld.f3r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB9");
	state->f4.fld.f3r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB10");
	state->f4.fld.f3r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB11");
	state->f4.fld.f3r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB12");
	state->f4.fld.f3r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB13");
	state->f4.fld.f3r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB14");
	state->f4.fld.f3r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB15");
	state->f4.fld.f3r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB16");
	state->f4.fld.f3r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB17");
	state->f4.fld.f3r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB18");
	state->f4.fld.f3r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB19");
	state->f4.fld.f3r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB20");
	state->f4.fld.f3r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB21");
	state->f4.fld.f3r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB22");
	state->f4.fld.f3r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB23");
	state->f4.fld.f3r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB24");
	state->f4.fld.f3r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB25");
	state->f4.fld.f3r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB26");
	state->f4.fld.f3r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB27");
	state->f4.fld.f3r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB28");
	state->f4.fld.f3r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB29");
	state->f4.fld.f3r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB30");
	state->f4.fld.f3r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f3r2, "FB31");

	// F4R1 bitfields.
	state->f4.fld.f4r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB0");
	state->f4.fld.f4r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB1");
	state->f4.fld.f4r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB2");
	state->f4.fld.f4r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB3");
	state->f4.fld.f4r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB4");
	state->f4.fld.f4r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB5");
	state->f4.fld.f4r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB6");
	state->f4.fld.f4r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB7");
	state->f4.fld.f4r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB8");
	state->f4.fld.f4r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB9");
	state->f4.fld.f4r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB10");
	state->f4.fld.f4r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB11");
	state->f4.fld.f4r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB12");
	state->f4.fld.f4r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB13");
	state->f4.fld.f4r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB14");
	state->f4.fld.f4r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB15");
	state->f4.fld.f4r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB16");
	state->f4.fld.f4r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB17");
	state->f4.fld.f4r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB18");
	state->f4.fld.f4r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB19");
	state->f4.fld.f4r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB20");
	state->f4.fld.f4r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB21");
	state->f4.fld.f4r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB22");
	state->f4.fld.f4r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB23");
	state->f4.fld.f4r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB24");
	state->f4.fld.f4r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB25");
	state->f4.fld.f4r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB26");
	state->f4.fld.f4r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB27");
	state->f4.fld.f4r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB28");
	state->f4.fld.f4r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB29");
	state->f4.fld.f4r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB30");
	state->f4.fld.f4r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f4r1, "FB31");

	// F4R2 bitfields.
	state->f4.fld.f4r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB0");
	state->f4.fld.f4r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB1");
	state->f4.fld.f4r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB2");
	state->f4.fld.f4r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB3");
	state->f4.fld.f4r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB4");
	state->f4.fld.f4r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB5");
	state->f4.fld.f4r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB6");
	state->f4.fld.f4r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB7");
	state->f4.fld.f4r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB8");
	state->f4.fld.f4r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB9");
	state->f4.fld.f4r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB10");
	state->f4.fld.f4r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB11");
	state->f4.fld.f4r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB12");
	state->f4.fld.f4r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB13");
	state->f4.fld.f4r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB14");
	state->f4.fld.f4r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB15");
	state->f4.fld.f4r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB16");
	state->f4.fld.f4r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB17");
	state->f4.fld.f4r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB18");
	state->f4.fld.f4r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB19");
	state->f4.fld.f4r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB20");
	state->f4.fld.f4r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB21");
	state->f4.fld.f4r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB22");
	state->f4.fld.f4r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB23");
	state->f4.fld.f4r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB24");
	state->f4.fld.f4r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB25");
	state->f4.fld.f4r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB26");
	state->f4.fld.f4r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB27");
	state->f4.fld.f4r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB28");
	state->f4.fld.f4r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB29");
	state->f4.fld.f4r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB30");
	state->f4.fld.f4r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f4r2, "FB31");

	// F5R1 bitfields.
	state->f4.fld.f5r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB0");
	state->f4.fld.f5r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB1");
	state->f4.fld.f5r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB2");
	state->f4.fld.f5r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB3");
	state->f4.fld.f5r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB4");
	state->f4.fld.f5r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB5");
	state->f4.fld.f5r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB6");
	state->f4.fld.f5r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB7");
	state->f4.fld.f5r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB8");
	state->f4.fld.f5r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB9");
	state->f4.fld.f5r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB10");
	state->f4.fld.f5r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB11");
	state->f4.fld.f5r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB12");
	state->f4.fld.f5r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB13");
	state->f4.fld.f5r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB14");
	state->f4.fld.f5r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB15");
	state->f4.fld.f5r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB16");
	state->f4.fld.f5r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB17");
	state->f4.fld.f5r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB18");
	state->f4.fld.f5r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB19");
	state->f4.fld.f5r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB20");
	state->f4.fld.f5r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB21");
	state->f4.fld.f5r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB22");
	state->f4.fld.f5r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB23");
	state->f4.fld.f5r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB24");
	state->f4.fld.f5r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB25");
	state->f4.fld.f5r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB26");
	state->f4.fld.f5r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB27");
	state->f4.fld.f5r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB28");
	state->f4.fld.f5r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB29");
	state->f4.fld.f5r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB30");
	state->f4.fld.f5r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f5r1, "FB31");

	// F5R2 bitfields.
	state->f4.fld.f5r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB0");
	state->f4.fld.f5r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB1");
	state->f4.fld.f5r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB2");
	state->f4.fld.f5r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB3");
	state->f4.fld.f5r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB4");
	state->f4.fld.f5r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB5");
	state->f4.fld.f5r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB6");
	state->f4.fld.f5r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB7");
	state->f4.fld.f5r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB8");
	state->f4.fld.f5r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB9");
	state->f4.fld.f5r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB10");
	state->f4.fld.f5r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB11");
	state->f4.fld.f5r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB12");
	state->f4.fld.f5r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB13");
	state->f4.fld.f5r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB14");
	state->f4.fld.f5r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB15");
	state->f4.fld.f5r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB16");
	state->f4.fld.f5r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB17");
	state->f4.fld.f5r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB18");
	state->f4.fld.f5r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB19");
	state->f4.fld.f5r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB20");
	state->f4.fld.f5r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB21");
	state->f4.fld.f5r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB22");
	state->f4.fld.f5r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB23");
	state->f4.fld.f5r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB24");
	state->f4.fld.f5r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB25");
	state->f4.fld.f5r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB26");
	state->f4.fld.f5r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB27");
	state->f4.fld.f5r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB28");
	state->f4.fld.f5r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB29");
	state->f4.fld.f5r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB30");
	state->f4.fld.f5r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f5r2, "FB31");

	// F6R1 bitfields.
	state->f4.fld.f6r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB0");
	state->f4.fld.f6r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB1");
	state->f4.fld.f6r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB2");
	state->f4.fld.f6r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB3");
	state->f4.fld.f6r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB4");
	state->f4.fld.f6r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB5");
	state->f4.fld.f6r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB6");
	state->f4.fld.f6r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB7");
	state->f4.fld.f6r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB8");
	state->f4.fld.f6r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB9");
	state->f4.fld.f6r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB10");
	state->f4.fld.f6r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB11");
	state->f4.fld.f6r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB12");
	state->f4.fld.f6r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB13");
	state->f4.fld.f6r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB14");
	state->f4.fld.f6r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB15");
	state->f4.fld.f6r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB16");
	state->f4.fld.f6r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB17");
	state->f4.fld.f6r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB18");
	state->f4.fld.f6r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB19");
	state->f4.fld.f6r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB20");
	state->f4.fld.f6r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB21");
	state->f4.fld.f6r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB22");
	state->f4.fld.f6r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB23");
	state->f4.fld.f6r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB24");
	state->f4.fld.f6r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB25");
	state->f4.fld.f6r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB26");
	state->f4.fld.f6r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB27");
	state->f4.fld.f6r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB28");
	state->f4.fld.f6r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB29");
	state->f4.fld.f6r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB30");
	state->f4.fld.f6r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f6r1, "FB31");

	// F6R2 bitfields.
	state->f4.fld.f6r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB0");
	state->f4.fld.f6r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB1");
	state->f4.fld.f6r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB2");
	state->f4.fld.f6r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB3");
	state->f4.fld.f6r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB4");
	state->f4.fld.f6r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB5");
	state->f4.fld.f6r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB6");
	state->f4.fld.f6r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB7");
	state->f4.fld.f6r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB8");
	state->f4.fld.f6r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB9");
	state->f4.fld.f6r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB10");
	state->f4.fld.f6r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB11");
	state->f4.fld.f6r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB12");
	state->f4.fld.f6r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB13");
	state->f4.fld.f6r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB14");
	state->f4.fld.f6r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB15");
	state->f4.fld.f6r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB16");
	state->f4.fld.f6r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB17");
	state->f4.fld.f6r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB18");
	state->f4.fld.f6r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB19");
	state->f4.fld.f6r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB20");
	state->f4.fld.f6r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB21");
	state->f4.fld.f6r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB22");
	state->f4.fld.f6r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB23");
	state->f4.fld.f6r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB24");
	state->f4.fld.f6r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB25");
	state->f4.fld.f6r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB26");
	state->f4.fld.f6r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB27");
	state->f4.fld.f6r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB28");
	state->f4.fld.f6r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB29");
	state->f4.fld.f6r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB30");
	state->f4.fld.f6r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f6r2, "FB31");

	// F7R1 bitfields.
	state->f4.fld.f7r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB0");
	state->f4.fld.f7r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB1");
	state->f4.fld.f7r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB2");
	state->f4.fld.f7r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB3");
	state->f4.fld.f7r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB4");
	state->f4.fld.f7r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB5");
	state->f4.fld.f7r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB6");
	state->f4.fld.f7r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB7");
	state->f4.fld.f7r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB8");
	state->f4.fld.f7r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB9");
	state->f4.fld.f7r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB10");
	state->f4.fld.f7r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB11");
	state->f4.fld.f7r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB12");
	state->f4.fld.f7r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB13");
	state->f4.fld.f7r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB14");
	state->f4.fld.f7r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB15");
	state->f4.fld.f7r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB16");
	state->f4.fld.f7r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB17");
	state->f4.fld.f7r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB18");
	state->f4.fld.f7r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB19");
	state->f4.fld.f7r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB20");
	state->f4.fld.f7r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB21");
	state->f4.fld.f7r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB22");
	state->f4.fld.f7r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB23");
	state->f4.fld.f7r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB24");
	state->f4.fld.f7r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB25");
	state->f4.fld.f7r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB26");
	state->f4.fld.f7r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB27");
	state->f4.fld.f7r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB28");
	state->f4.fld.f7r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB29");
	state->f4.fld.f7r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB30");
	state->f4.fld.f7r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f7r1, "FB31");

	// F7R2 bitfields.
	state->f4.fld.f7r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB0");
	state->f4.fld.f7r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB1");
	state->f4.fld.f7r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB2");
	state->f4.fld.f7r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB3");
	state->f4.fld.f7r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB4");
	state->f4.fld.f7r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB5");
	state->f4.fld.f7r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB6");
	state->f4.fld.f7r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB7");
	state->f4.fld.f7r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB8");
	state->f4.fld.f7r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB9");
	state->f4.fld.f7r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB10");
	state->f4.fld.f7r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB11");
	state->f4.fld.f7r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB12");
	state->f4.fld.f7r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB13");
	state->f4.fld.f7r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB14");
	state->f4.fld.f7r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB15");
	state->f4.fld.f7r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB16");
	state->f4.fld.f7r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB17");
	state->f4.fld.f7r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB18");
	state->f4.fld.f7r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB19");
	state->f4.fld.f7r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB20");
	state->f4.fld.f7r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB21");
	state->f4.fld.f7r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB22");
	state->f4.fld.f7r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB23");
	state->f4.fld.f7r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB24");
	state->f4.fld.f7r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB25");
	state->f4.fld.f7r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB26");
	state->f4.fld.f7r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB27");
	state->f4.fld.f7r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB28");
	state->f4.fld.f7r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB29");
	state->f4.fld.f7r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB30");
	state->f4.fld.f7r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f7r2, "FB31");

	// F8R1 bitfields.
	state->f4.fld.f8r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB0");
	state->f4.fld.f8r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB1");
	state->f4.fld.f8r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB2");
	state->f4.fld.f8r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB3");
	state->f4.fld.f8r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB4");
	state->f4.fld.f8r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB5");
	state->f4.fld.f8r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB6");
	state->f4.fld.f8r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB7");
	state->f4.fld.f8r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB8");
	state->f4.fld.f8r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB9");
	state->f4.fld.f8r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB10");
	state->f4.fld.f8r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB11");
	state->f4.fld.f8r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB12");
	state->f4.fld.f8r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB13");
	state->f4.fld.f8r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB14");
	state->f4.fld.f8r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB15");
	state->f4.fld.f8r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB16");
	state->f4.fld.f8r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB17");
	state->f4.fld.f8r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB18");
	state->f4.fld.f8r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB19");
	state->f4.fld.f8r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB20");
	state->f4.fld.f8r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB21");
	state->f4.fld.f8r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB22");
	state->f4.fld.f8r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB23");
	state->f4.fld.f8r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB24");
	state->f4.fld.f8r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB25");
	state->f4.fld.f8r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB26");
	state->f4.fld.f8r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB27");
	state->f4.fld.f8r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB28");
	state->f4.fld.f8r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB29");
	state->f4.fld.f8r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB30");
	state->f4.fld.f8r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f8r1, "FB31");

	// F8R2 bitfields.
	state->f4.fld.f8r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB0");
	state->f4.fld.f8r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB1");
	state->f4.fld.f8r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB2");
	state->f4.fld.f8r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB3");
	state->f4.fld.f8r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB4");
	state->f4.fld.f8r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB5");
	state->f4.fld.f8r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB6");
	state->f4.fld.f8r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB7");
	state->f4.fld.f8r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB8");
	state->f4.fld.f8r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB9");
	state->f4.fld.f8r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB10");
	state->f4.fld.f8r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB11");
	state->f4.fld.f8r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB12");
	state->f4.fld.f8r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB13");
	state->f4.fld.f8r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB14");
	state->f4.fld.f8r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB15");
	state->f4.fld.f8r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB16");
	state->f4.fld.f8r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB17");
	state->f4.fld.f8r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB18");
	state->f4.fld.f8r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB19");
	state->f4.fld.f8r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB20");
	state->f4.fld.f8r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB21");
	state->f4.fld.f8r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB22");
	state->f4.fld.f8r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB23");
	state->f4.fld.f8r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB24");
	state->f4.fld.f8r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB25");
	state->f4.fld.f8r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB26");
	state->f4.fld.f8r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB27");
	state->f4.fld.f8r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB28");
	state->f4.fld.f8r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB29");
	state->f4.fld.f8r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB30");
	state->f4.fld.f8r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f8r2, "FB31");

	// F9R1 bitfields.
	state->f4.fld.f9r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB0");
	state->f4.fld.f9r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB1");
	state->f4.fld.f9r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB2");
	state->f4.fld.f9r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB3");
	state->f4.fld.f9r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB4");
	state->f4.fld.f9r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB5");
	state->f4.fld.f9r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB6");
	state->f4.fld.f9r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB7");
	state->f4.fld.f9r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB8");
	state->f4.fld.f9r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB9");
	state->f4.fld.f9r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB10");
	state->f4.fld.f9r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB11");
	state->f4.fld.f9r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB12");
	state->f4.fld.f9r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB13");
	state->f4.fld.f9r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB14");
	state->f4.fld.f9r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB15");
	state->f4.fld.f9r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB16");
	state->f4.fld.f9r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB17");
	state->f4.fld.f9r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB18");
	state->f4.fld.f9r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB19");
	state->f4.fld.f9r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB20");
	state->f4.fld.f9r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB21");
	state->f4.fld.f9r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB22");
	state->f4.fld.f9r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB23");
	state->f4.fld.f9r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB24");
	state->f4.fld.f9r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB25");
	state->f4.fld.f9r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB26");
	state->f4.fld.f9r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB27");
	state->f4.fld.f9r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB28");
	state->f4.fld.f9r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB29");
	state->f4.fld.f9r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB30");
	state->f4.fld.f9r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f9r1, "FB31");

	// F9R2 bitfields.
	state->f4.fld.f9r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB0");
	state->f4.fld.f9r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB1");
	state->f4.fld.f9r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB2");
	state->f4.fld.f9r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB3");
	state->f4.fld.f9r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB4");
	state->f4.fld.f9r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB5");
	state->f4.fld.f9r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB6");
	state->f4.fld.f9r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB7");
	state->f4.fld.f9r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB8");
	state->f4.fld.f9r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB9");
	state->f4.fld.f9r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB10");
	state->f4.fld.f9r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB11");
	state->f4.fld.f9r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB12");
	state->f4.fld.f9r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB13");
	state->f4.fld.f9r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB14");
	state->f4.fld.f9r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB15");
	state->f4.fld.f9r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB16");
	state->f4.fld.f9r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB17");
	state->f4.fld.f9r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB18");
	state->f4.fld.f9r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB19");
	state->f4.fld.f9r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB20");
	state->f4.fld.f9r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB21");
	state->f4.fld.f9r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB22");
	state->f4.fld.f9r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB23");
	state->f4.fld.f9r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB24");
	state->f4.fld.f9r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB25");
	state->f4.fld.f9r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB26");
	state->f4.fld.f9r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB27");
	state->f4.fld.f9r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB28");
	state->f4.fld.f9r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB29");
	state->f4.fld.f9r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB30");
	state->f4.fld.f9r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f9r2, "FB31");

	// F10R1 bitfields.
	state->f4.fld.f10r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB0");
	state->f4.fld.f10r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB1");
	state->f4.fld.f10r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB2");
	state->f4.fld.f10r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB3");
	state->f4.fld.f10r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB4");
	state->f4.fld.f10r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB5");
	state->f4.fld.f10r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB6");
	state->f4.fld.f10r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB7");
	state->f4.fld.f10r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB8");
	state->f4.fld.f10r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB9");
	state->f4.fld.f10r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB10");
	state->f4.fld.f10r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB11");
	state->f4.fld.f10r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB12");
	state->f4.fld.f10r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB13");
	state->f4.fld.f10r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB14");
	state->f4.fld.f10r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB15");
	state->f4.fld.f10r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB16");
	state->f4.fld.f10r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB17");
	state->f4.fld.f10r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB18");
	state->f4.fld.f10r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB19");
	state->f4.fld.f10r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB20");
	state->f4.fld.f10r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB21");
	state->f4.fld.f10r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB22");
	state->f4.fld.f10r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB23");
	state->f4.fld.f10r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB24");
	state->f4.fld.f10r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB25");
	state->f4.fld.f10r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB26");
	state->f4.fld.f10r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB27");
	state->f4.fld.f10r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB28");
	state->f4.fld.f10r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB29");
	state->f4.fld.f10r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB30");
	state->f4.fld.f10r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f10r1, "FB31");

	// F10R2 bitfields.
	state->f4.fld.f10r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB0");
	state->f4.fld.f10r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB1");
	state->f4.fld.f10r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB2");
	state->f4.fld.f10r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB3");
	state->f4.fld.f10r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB4");
	state->f4.fld.f10r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB5");
	state->f4.fld.f10r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB6");
	state->f4.fld.f10r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB7");
	state->f4.fld.f10r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB8");
	state->f4.fld.f10r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB9");
	state->f4.fld.f10r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB10");
	state->f4.fld.f10r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB11");
	state->f4.fld.f10r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB12");
	state->f4.fld.f10r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB13");
	state->f4.fld.f10r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB14");
	state->f4.fld.f10r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB15");
	state->f4.fld.f10r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB16");
	state->f4.fld.f10r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB17");
	state->f4.fld.f10r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB18");
	state->f4.fld.f10r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB19");
	state->f4.fld.f10r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB20");
	state->f4.fld.f10r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB21");
	state->f4.fld.f10r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB22");
	state->f4.fld.f10r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB23");
	state->f4.fld.f10r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB24");
	state->f4.fld.f10r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB25");
	state->f4.fld.f10r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB26");
	state->f4.fld.f10r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB27");
	state->f4.fld.f10r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB28");
	state->f4.fld.f10r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB29");
	state->f4.fld.f10r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB30");
	state->f4.fld.f10r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f10r2, "FB31");

	// F11R1 bitfields.
	state->f4.fld.f11r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB0");
	state->f4.fld.f11r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB1");
	state->f4.fld.f11r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB2");
	state->f4.fld.f11r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB3");
	state->f4.fld.f11r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB4");
	state->f4.fld.f11r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB5");
	state->f4.fld.f11r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB6");
	state->f4.fld.f11r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB7");
	state->f4.fld.f11r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB8");
	state->f4.fld.f11r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB9");
	state->f4.fld.f11r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB10");
	state->f4.fld.f11r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB11");
	state->f4.fld.f11r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB12");
	state->f4.fld.f11r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB13");
	state->f4.fld.f11r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB14");
	state->f4.fld.f11r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB15");
	state->f4.fld.f11r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB16");
	state->f4.fld.f11r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB17");
	state->f4.fld.f11r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB18");
	state->f4.fld.f11r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB19");
	state->f4.fld.f11r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB20");
	state->f4.fld.f11r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB21");
	state->f4.fld.f11r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB22");
	state->f4.fld.f11r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB23");
	state->f4.fld.f11r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB24");
	state->f4.fld.f11r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB25");
	state->f4.fld.f11r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB26");
	state->f4.fld.f11r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB27");
	state->f4.fld.f11r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB28");
	state->f4.fld.f11r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB29");
	state->f4.fld.f11r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB30");
	state->f4.fld.f11r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f11r1, "FB31");

	// F11R2 bitfields.
	state->f4.fld.f11r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB0");
	state->f4.fld.f11r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB1");
	state->f4.fld.f11r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB2");
	state->f4.fld.f11r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB3");
	state->f4.fld.f11r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB4");
	state->f4.fld.f11r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB5");
	state->f4.fld.f11r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB6");
	state->f4.fld.f11r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB7");
	state->f4.fld.f11r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB8");
	state->f4.fld.f11r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB9");
	state->f4.fld.f11r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB10");
	state->f4.fld.f11r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB11");
	state->f4.fld.f11r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB12");
	state->f4.fld.f11r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB13");
	state->f4.fld.f11r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB14");
	state->f4.fld.f11r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB15");
	state->f4.fld.f11r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB16");
	state->f4.fld.f11r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB17");
	state->f4.fld.f11r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB18");
	state->f4.fld.f11r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB19");
	state->f4.fld.f11r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB20");
	state->f4.fld.f11r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB21");
	state->f4.fld.f11r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB22");
	state->f4.fld.f11r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB23");
	state->f4.fld.f11r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB24");
	state->f4.fld.f11r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB25");
	state->f4.fld.f11r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB26");
	state->f4.fld.f11r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB27");
	state->f4.fld.f11r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB28");
	state->f4.fld.f11r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB29");
	state->f4.fld.f11r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB30");
	state->f4.fld.f11r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f11r2, "FB31");

	// F12R1 bitfields.
	state->f4.fld.f12r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB0");
	state->f4.fld.f12r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB1");
	state->f4.fld.f12r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB2");
	state->f4.fld.f12r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB3");
	state->f4.fld.f12r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB4");
	state->f4.fld.f12r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB5");
	state->f4.fld.f12r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB6");
	state->f4.fld.f12r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB7");
	state->f4.fld.f12r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB8");
	state->f4.fld.f12r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB9");
	state->f4.fld.f12r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB10");
	state->f4.fld.f12r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB11");
	state->f4.fld.f12r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB12");
	state->f4.fld.f12r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB13");
	state->f4.fld.f12r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB14");
	state->f4.fld.f12r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB15");
	state->f4.fld.f12r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB16");
	state->f4.fld.f12r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB17");
	state->f4.fld.f12r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB18");
	state->f4.fld.f12r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB19");
	state->f4.fld.f12r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB20");
	state->f4.fld.f12r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB21");
	state->f4.fld.f12r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB22");
	state->f4.fld.f12r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB23");
	state->f4.fld.f12r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB24");
	state->f4.fld.f12r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB25");
	state->f4.fld.f12r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB26");
	state->f4.fld.f12r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB27");
	state->f4.fld.f12r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB28");
	state->f4.fld.f12r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB29");
	state->f4.fld.f12r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB30");
	state->f4.fld.f12r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f12r1, "FB31");

	// F12R2 bitfields.
	state->f4.fld.f12r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB0");
	state->f4.fld.f12r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB1");
	state->f4.fld.f12r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB2");
	state->f4.fld.f12r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB3");
	state->f4.fld.f12r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB4");
	state->f4.fld.f12r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB5");
	state->f4.fld.f12r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB6");
	state->f4.fld.f12r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB7");
	state->f4.fld.f12r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB8");
	state->f4.fld.f12r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB9");
	state->f4.fld.f12r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB10");
	state->f4.fld.f12r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB11");
	state->f4.fld.f12r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB12");
	state->f4.fld.f12r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB13");
	state->f4.fld.f12r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB14");
	state->f4.fld.f12r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB15");
	state->f4.fld.f12r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB16");
	state->f4.fld.f12r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB17");
	state->f4.fld.f12r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB18");
	state->f4.fld.f12r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB19");
	state->f4.fld.f12r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB20");
	state->f4.fld.f12r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB21");
	state->f4.fld.f12r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB22");
	state->f4.fld.f12r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB23");
	state->f4.fld.f12r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB24");
	state->f4.fld.f12r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB25");
	state->f4.fld.f12r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB26");
	state->f4.fld.f12r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB27");
	state->f4.fld.f12r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB28");
	state->f4.fld.f12r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB29");
	state->f4.fld.f12r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB30");
	state->f4.fld.f12r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f12r2, "FB31");

	// F13R1 bitfields.
	state->f4.fld.f13r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB0");
	state->f4.fld.f13r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB1");
	state->f4.fld.f13r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB2");
	state->f4.fld.f13r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB3");
	state->f4.fld.f13r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB4");
	state->f4.fld.f13r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB5");
	state->f4.fld.f13r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB6");
	state->f4.fld.f13r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB7");
	state->f4.fld.f13r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB8");
	state->f4.fld.f13r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB9");
	state->f4.fld.f13r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB10");
	state->f4.fld.f13r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB11");
	state->f4.fld.f13r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB12");
	state->f4.fld.f13r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB13");
	state->f4.fld.f13r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB14");
	state->f4.fld.f13r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB15");
	state->f4.fld.f13r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB16");
	state->f4.fld.f13r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB17");
	state->f4.fld.f13r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB18");
	state->f4.fld.f13r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB19");
	state->f4.fld.f13r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB20");
	state->f4.fld.f13r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB21");
	state->f4.fld.f13r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB22");
	state->f4.fld.f13r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB23");
	state->f4.fld.f13r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB24");
	state->f4.fld.f13r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB25");
	state->f4.fld.f13r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB26");
	state->f4.fld.f13r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB27");
	state->f4.fld.f13r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB28");
	state->f4.fld.f13r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB29");
	state->f4.fld.f13r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB30");
	state->f4.fld.f13r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f13r1, "FB31");

	// F13R2 bitfields.
	state->f4.fld.f13r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB0");
	state->f4.fld.f13r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB1");
	state->f4.fld.f13r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB2");
	state->f4.fld.f13r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB3");
	state->f4.fld.f13r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB4");
	state->f4.fld.f13r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB5");
	state->f4.fld.f13r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB6");
	state->f4.fld.f13r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB7");
	state->f4.fld.f13r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB8");
	state->f4.fld.f13r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB9");
	state->f4.fld.f13r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB10");
	state->f4.fld.f13r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB11");
	state->f4.fld.f13r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB12");
	state->f4.fld.f13r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB13");
	state->f4.fld.f13r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB14");
	state->f4.fld.f13r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB15");
	state->f4.fld.f13r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB16");
	state->f4.fld.f13r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB17");
	state->f4.fld.f13r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB18");
	state->f4.fld.f13r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB19");
	state->f4.fld.f13r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB20");
	state->f4.fld.f13r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB21");
	state->f4.fld.f13r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB22");
	state->f4.fld.f13r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB23");
	state->f4.fld.f13r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB24");
	state->f4.fld.f13r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB25");
	state->f4.fld.f13r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB26");
	state->f4.fld.f13r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB27");
	state->f4.fld.f13r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB28");
	state->f4.fld.f13r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB29");
	state->f4.fld.f13r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB30");
	state->f4.fld.f13r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f13r2, "FB31");

	// F14R1 bitfields.
	state->f4.fld.f14r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB0");
	state->f4.fld.f14r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB1");
	state->f4.fld.f14r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB2");
	state->f4.fld.f14r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB3");
	state->f4.fld.f14r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB4");
	state->f4.fld.f14r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB5");
	state->f4.fld.f14r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB6");
	state->f4.fld.f14r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB7");
	state->f4.fld.f14r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB8");
	state->f4.fld.f14r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB9");
	state->f4.fld.f14r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB10");
	state->f4.fld.f14r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB11");
	state->f4.fld.f14r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB12");
	state->f4.fld.f14r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB13");
	state->f4.fld.f14r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB14");
	state->f4.fld.f14r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB15");
	state->f4.fld.f14r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB16");
	state->f4.fld.f14r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB17");
	state->f4.fld.f14r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB18");
	state->f4.fld.f14r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB19");
	state->f4.fld.f14r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB20");
	state->f4.fld.f14r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB21");
	state->f4.fld.f14r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB22");
	state->f4.fld.f14r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB23");
	state->f4.fld.f14r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB24");
	state->f4.fld.f14r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB25");
	state->f4.fld.f14r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB26");
	state->f4.fld.f14r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB27");
	state->f4.fld.f14r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB28");
	state->f4.fld.f14r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB29");
	state->f4.fld.f14r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB30");
	state->f4.fld.f14r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f14r1, "FB31");

	// F14R2 bitfields.
	state->f4.fld.f14r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB0");
	state->f4.fld.f14r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB1");
	state->f4.fld.f14r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB2");
	state->f4.fld.f14r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB3");
	state->f4.fld.f14r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB4");
	state->f4.fld.f14r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB5");
	state->f4.fld.f14r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB6");
	state->f4.fld.f14r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB7");
	state->f4.fld.f14r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB8");
	state->f4.fld.f14r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB9");
	state->f4.fld.f14r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB10");
	state->f4.fld.f14r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB11");
	state->f4.fld.f14r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB12");
	state->f4.fld.f14r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB13");
	state->f4.fld.f14r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB14");
	state->f4.fld.f14r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB15");
	state->f4.fld.f14r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB16");
	state->f4.fld.f14r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB17");
	state->f4.fld.f14r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB18");
	state->f4.fld.f14r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB19");
	state->f4.fld.f14r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB20");
	state->f4.fld.f14r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB21");
	state->f4.fld.f14r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB22");
	state->f4.fld.f14r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB23");
	state->f4.fld.f14r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB24");
	state->f4.fld.f14r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB25");
	state->f4.fld.f14r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB26");
	state->f4.fld.f14r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB27");
	state->f4.fld.f14r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB28");
	state->f4.fld.f14r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB29");
	state->f4.fld.f14r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB30");
	state->f4.fld.f14r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f14r2, "FB31");

	// F15R1 bitfields.
	state->f4.fld.f15r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB0");
	state->f4.fld.f15r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB1");
	state->f4.fld.f15r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB2");
	state->f4.fld.f15r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB3");
	state->f4.fld.f15r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB4");
	state->f4.fld.f15r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB5");
	state->f4.fld.f15r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB6");
	state->f4.fld.f15r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB7");
	state->f4.fld.f15r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB8");
	state->f4.fld.f15r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB9");
	state->f4.fld.f15r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB10");
	state->f4.fld.f15r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB11");
	state->f4.fld.f15r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB12");
	state->f4.fld.f15r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB13");
	state->f4.fld.f15r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB14");
	state->f4.fld.f15r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB15");
	state->f4.fld.f15r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB16");
	state->f4.fld.f15r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB17");
	state->f4.fld.f15r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB18");
	state->f4.fld.f15r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB19");
	state->f4.fld.f15r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB20");
	state->f4.fld.f15r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB21");
	state->f4.fld.f15r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB22");
	state->f4.fld.f15r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB23");
	state->f4.fld.f15r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB24");
	state->f4.fld.f15r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB25");
	state->f4.fld.f15r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB26");
	state->f4.fld.f15r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB27");
	state->f4.fld.f15r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB28");
	state->f4.fld.f15r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB29");
	state->f4.fld.f15r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB30");
	state->f4.fld.f15r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f15r1, "FB31");

	// F15R2 bitfields.
	state->f4.fld.f15r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB0");
	state->f4.fld.f15r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB1");
	state->f4.fld.f15r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB2");
	state->f4.fld.f15r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB3");
	state->f4.fld.f15r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB4");
	state->f4.fld.f15r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB5");
	state->f4.fld.f15r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB6");
	state->f4.fld.f15r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB7");
	state->f4.fld.f15r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB8");
	state->f4.fld.f15r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB9");
	state->f4.fld.f15r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB10");
	state->f4.fld.f15r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB11");
	state->f4.fld.f15r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB12");
	state->f4.fld.f15r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB13");
	state->f4.fld.f15r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB14");
	state->f4.fld.f15r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB15");
	state->f4.fld.f15r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB16");
	state->f4.fld.f15r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB17");
	state->f4.fld.f15r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB18");
	state->f4.fld.f15r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB19");
	state->f4.fld.f15r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB20");
	state->f4.fld.f15r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB21");
	state->f4.fld.f15r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB22");
	state->f4.fld.f15r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB23");
	state->f4.fld.f15r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB24");
	state->f4.fld.f15r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB25");
	state->f4.fld.f15r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB26");
	state->f4.fld.f15r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB27");
	state->f4.fld.f15r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB28");
	state->f4.fld.f15r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB29");
	state->f4.fld.f15r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB30");
	state->f4.fld.f15r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f15r2, "FB31");

	// F16R1 bitfields.
	state->f4.fld.f16r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB0");
	state->f4.fld.f16r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB1");
	state->f4.fld.f16r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB2");
	state->f4.fld.f16r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB3");
	state->f4.fld.f16r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB4");
	state->f4.fld.f16r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB5");
	state->f4.fld.f16r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB6");
	state->f4.fld.f16r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB7");
	state->f4.fld.f16r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB8");
	state->f4.fld.f16r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB9");
	state->f4.fld.f16r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB10");
	state->f4.fld.f16r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB11");
	state->f4.fld.f16r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB12");
	state->f4.fld.f16r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB13");
	state->f4.fld.f16r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB14");
	state->f4.fld.f16r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB15");
	state->f4.fld.f16r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB16");
	state->f4.fld.f16r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB17");
	state->f4.fld.f16r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB18");
	state->f4.fld.f16r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB19");
	state->f4.fld.f16r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB20");
	state->f4.fld.f16r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB21");
	state->f4.fld.f16r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB22");
	state->f4.fld.f16r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB23");
	state->f4.fld.f16r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB24");
	state->f4.fld.f16r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB25");
	state->f4.fld.f16r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB26");
	state->f4.fld.f16r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB27");
	state->f4.fld.f16r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB28");
	state->f4.fld.f16r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB29");
	state->f4.fld.f16r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB30");
	state->f4.fld.f16r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f16r1, "FB31");

	// F16R2 bitfields.
	state->f4.fld.f16r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB0");
	state->f4.fld.f16r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB1");
	state->f4.fld.f16r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB2");
	state->f4.fld.f16r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB3");
	state->f4.fld.f16r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB4");
	state->f4.fld.f16r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB5");
	state->f4.fld.f16r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB6");
	state->f4.fld.f16r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB7");
	state->f4.fld.f16r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB8");
	state->f4.fld.f16r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB9");
	state->f4.fld.f16r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB10");
	state->f4.fld.f16r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB11");
	state->f4.fld.f16r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB12");
	state->f4.fld.f16r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB13");
	state->f4.fld.f16r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB14");
	state->f4.fld.f16r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB15");
	state->f4.fld.f16r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB16");
	state->f4.fld.f16r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB17");
	state->f4.fld.f16r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB18");
	state->f4.fld.f16r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB19");
	state->f4.fld.f16r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB20");
	state->f4.fld.f16r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB21");
	state->f4.fld.f16r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB22");
	state->f4.fld.f16r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB23");
	state->f4.fld.f16r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB24");
	state->f4.fld.f16r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB25");
	state->f4.fld.f16r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB26");
	state->f4.fld.f16r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB27");
	state->f4.fld.f16r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB28");
	state->f4.fld.f16r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB29");
	state->f4.fld.f16r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB30");
	state->f4.fld.f16r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f16r2, "FB31");

	// F17R1 bitfields.
	state->f4.fld.f17r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB0");
	state->f4.fld.f17r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB1");
	state->f4.fld.f17r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB2");
	state->f4.fld.f17r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB3");
	state->f4.fld.f17r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB4");
	state->f4.fld.f17r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB5");
	state->f4.fld.f17r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB6");
	state->f4.fld.f17r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB7");
	state->f4.fld.f17r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB8");
	state->f4.fld.f17r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB9");
	state->f4.fld.f17r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB10");
	state->f4.fld.f17r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB11");
	state->f4.fld.f17r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB12");
	state->f4.fld.f17r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB13");
	state->f4.fld.f17r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB14");
	state->f4.fld.f17r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB15");
	state->f4.fld.f17r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB16");
	state->f4.fld.f17r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB17");
	state->f4.fld.f17r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB18");
	state->f4.fld.f17r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB19");
	state->f4.fld.f17r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB20");
	state->f4.fld.f17r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB21");
	state->f4.fld.f17r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB22");
	state->f4.fld.f17r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB23");
	state->f4.fld.f17r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB24");
	state->f4.fld.f17r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB25");
	state->f4.fld.f17r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB26");
	state->f4.fld.f17r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB27");
	state->f4.fld.f17r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB28");
	state->f4.fld.f17r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB29");
	state->f4.fld.f17r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB30");
	state->f4.fld.f17r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f17r1, "FB31");

	// F17R2 bitfields.
	state->f4.fld.f17r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB0");
	state->f4.fld.f17r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB1");
	state->f4.fld.f17r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB2");
	state->f4.fld.f17r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB3");
	state->f4.fld.f17r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB4");
	state->f4.fld.f17r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB5");
	state->f4.fld.f17r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB6");
	state->f4.fld.f17r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB7");
	state->f4.fld.f17r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB8");
	state->f4.fld.f17r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB9");
	state->f4.fld.f17r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB10");
	state->f4.fld.f17r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB11");
	state->f4.fld.f17r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB12");
	state->f4.fld.f17r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB13");
	state->f4.fld.f17r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB14");
	state->f4.fld.f17r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB15");
	state->f4.fld.f17r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB16");
	state->f4.fld.f17r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB17");
	state->f4.fld.f17r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB18");
	state->f4.fld.f17r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB19");
	state->f4.fld.f17r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB20");
	state->f4.fld.f17r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB21");
	state->f4.fld.f17r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB22");
	state->f4.fld.f17r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB23");
	state->f4.fld.f17r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB24");
	state->f4.fld.f17r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB25");
	state->f4.fld.f17r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB26");
	state->f4.fld.f17r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB27");
	state->f4.fld.f17r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB28");
	state->f4.fld.f17r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB29");
	state->f4.fld.f17r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB30");
	state->f4.fld.f17r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f17r2, "FB31");

	// F18R1 bitfields.
	state->f4.fld.f18r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB0");
	state->f4.fld.f18r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB1");
	state->f4.fld.f18r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB2");
	state->f4.fld.f18r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB3");
	state->f4.fld.f18r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB4");
	state->f4.fld.f18r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB5");
	state->f4.fld.f18r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB6");
	state->f4.fld.f18r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB7");
	state->f4.fld.f18r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB8");
	state->f4.fld.f18r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB9");
	state->f4.fld.f18r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB10");
	state->f4.fld.f18r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB11");
	state->f4.fld.f18r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB12");
	state->f4.fld.f18r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB13");
	state->f4.fld.f18r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB14");
	state->f4.fld.f18r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB15");
	state->f4.fld.f18r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB16");
	state->f4.fld.f18r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB17");
	state->f4.fld.f18r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB18");
	state->f4.fld.f18r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB19");
	state->f4.fld.f18r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB20");
	state->f4.fld.f18r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB21");
	state->f4.fld.f18r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB22");
	state->f4.fld.f18r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB23");
	state->f4.fld.f18r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB24");
	state->f4.fld.f18r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB25");
	state->f4.fld.f18r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB26");
	state->f4.fld.f18r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB27");
	state->f4.fld.f18r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB28");
	state->f4.fld.f18r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB29");
	state->f4.fld.f18r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB30");
	state->f4.fld.f18r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f18r1, "FB31");

	// F18R2 bitfields.
	state->f4.fld.f18r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB0");
	state->f4.fld.f18r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB1");
	state->f4.fld.f18r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB2");
	state->f4.fld.f18r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB3");
	state->f4.fld.f18r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB4");
	state->f4.fld.f18r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB5");
	state->f4.fld.f18r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB6");
	state->f4.fld.f18r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB7");
	state->f4.fld.f18r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB8");
	state->f4.fld.f18r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB9");
	state->f4.fld.f18r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB10");
	state->f4.fld.f18r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB11");
	state->f4.fld.f18r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB12");
	state->f4.fld.f18r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB13");
	state->f4.fld.f18r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB14");
	state->f4.fld.f18r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB15");
	state->f4.fld.f18r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB16");
	state->f4.fld.f18r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB17");
	state->f4.fld.f18r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB18");
	state->f4.fld.f18r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB19");
	state->f4.fld.f18r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB20");
	state->f4.fld.f18r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB21");
	state->f4.fld.f18r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB22");
	state->f4.fld.f18r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB23");
	state->f4.fld.f18r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB24");
	state->f4.fld.f18r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB25");
	state->f4.fld.f18r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB26");
	state->f4.fld.f18r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB27");
	state->f4.fld.f18r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB28");
	state->f4.fld.f18r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB29");
	state->f4.fld.f18r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB30");
	state->f4.fld.f18r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f18r2, "FB31");

	// F19R1 bitfields.
	state->f4.fld.f19r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB0");
	state->f4.fld.f19r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB1");
	state->f4.fld.f19r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB2");
	state->f4.fld.f19r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB3");
	state->f4.fld.f19r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB4");
	state->f4.fld.f19r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB5");
	state->f4.fld.f19r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB6");
	state->f4.fld.f19r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB7");
	state->f4.fld.f19r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB8");
	state->f4.fld.f19r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB9");
	state->f4.fld.f19r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB10");
	state->f4.fld.f19r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB11");
	state->f4.fld.f19r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB12");
	state->f4.fld.f19r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB13");
	state->f4.fld.f19r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB14");
	state->f4.fld.f19r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB15");
	state->f4.fld.f19r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB16");
	state->f4.fld.f19r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB17");
	state->f4.fld.f19r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB18");
	state->f4.fld.f19r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB19");
	state->f4.fld.f19r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB20");
	state->f4.fld.f19r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB21");
	state->f4.fld.f19r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB22");
	state->f4.fld.f19r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB23");
	state->f4.fld.f19r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB24");
	state->f4.fld.f19r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB25");
	state->f4.fld.f19r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB26");
	state->f4.fld.f19r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB27");
	state->f4.fld.f19r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB28");
	state->f4.fld.f19r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB29");
	state->f4.fld.f19r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB30");
	state->f4.fld.f19r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f19r1, "FB31");

	// F19R2 bitfields.
	state->f4.fld.f19r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB0");
	state->f4.fld.f19r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB1");
	state->f4.fld.f19r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB2");
	state->f4.fld.f19r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB3");
	state->f4.fld.f19r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB4");
	state->f4.fld.f19r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB5");
	state->f4.fld.f19r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB6");
	state->f4.fld.f19r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB7");
	state->f4.fld.f19r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB8");
	state->f4.fld.f19r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB9");
	state->f4.fld.f19r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB10");
	state->f4.fld.f19r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB11");
	state->f4.fld.f19r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB12");
	state->f4.fld.f19r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB13");
	state->f4.fld.f19r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB14");
	state->f4.fld.f19r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB15");
	state->f4.fld.f19r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB16");
	state->f4.fld.f19r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB17");
	state->f4.fld.f19r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB18");
	state->f4.fld.f19r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB19");
	state->f4.fld.f19r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB20");
	state->f4.fld.f19r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB21");
	state->f4.fld.f19r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB22");
	state->f4.fld.f19r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB23");
	state->f4.fld.f19r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB24");
	state->f4.fld.f19r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB25");
	state->f4.fld.f19r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB26");
	state->f4.fld.f19r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB27");
	state->f4.fld.f19r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB28");
	state->f4.fld.f19r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB29");
	state->f4.fld.f19r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB30");
	state->f4.fld.f19r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f19r2, "FB31");

	// F20R1 bitfields.
	state->f4.fld.f20r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB0");
	state->f4.fld.f20r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB1");
	state->f4.fld.f20r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB2");
	state->f4.fld.f20r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB3");
	state->f4.fld.f20r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB4");
	state->f4.fld.f20r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB5");
	state->f4.fld.f20r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB6");
	state->f4.fld.f20r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB7");
	state->f4.fld.f20r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB8");
	state->f4.fld.f20r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB9");
	state->f4.fld.f20r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB10");
	state->f4.fld.f20r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB11");
	state->f4.fld.f20r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB12");
	state->f4.fld.f20r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB13");
	state->f4.fld.f20r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB14");
	state->f4.fld.f20r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB15");
	state->f4.fld.f20r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB16");
	state->f4.fld.f20r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB17");
	state->f4.fld.f20r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB18");
	state->f4.fld.f20r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB19");
	state->f4.fld.f20r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB20");
	state->f4.fld.f20r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB21");
	state->f4.fld.f20r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB22");
	state->f4.fld.f20r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB23");
	state->f4.fld.f20r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB24");
	state->f4.fld.f20r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB25");
	state->f4.fld.f20r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB26");
	state->f4.fld.f20r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB27");
	state->f4.fld.f20r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB28");
	state->f4.fld.f20r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB29");
	state->f4.fld.f20r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB30");
	state->f4.fld.f20r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f20r1, "FB31");

	// F20R2 bitfields.
	state->f4.fld.f20r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB0");
	state->f4.fld.f20r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB1");
	state->f4.fld.f20r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB2");
	state->f4.fld.f20r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB3");
	state->f4.fld.f20r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB4");
	state->f4.fld.f20r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB5");
	state->f4.fld.f20r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB6");
	state->f4.fld.f20r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB7");
	state->f4.fld.f20r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB8");
	state->f4.fld.f20r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB9");
	state->f4.fld.f20r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB10");
	state->f4.fld.f20r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB11");
	state->f4.fld.f20r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB12");
	state->f4.fld.f20r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB13");
	state->f4.fld.f20r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB14");
	state->f4.fld.f20r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB15");
	state->f4.fld.f20r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB16");
	state->f4.fld.f20r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB17");
	state->f4.fld.f20r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB18");
	state->f4.fld.f20r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB19");
	state->f4.fld.f20r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB20");
	state->f4.fld.f20r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB21");
	state->f4.fld.f20r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB22");
	state->f4.fld.f20r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB23");
	state->f4.fld.f20r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB24");
	state->f4.fld.f20r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB25");
	state->f4.fld.f20r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB26");
	state->f4.fld.f20r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB27");
	state->f4.fld.f20r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB28");
	state->f4.fld.f20r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB29");
	state->f4.fld.f20r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB30");
	state->f4.fld.f20r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f20r2, "FB31");

	// F21R1 bitfields.
	state->f4.fld.f21r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB0");
	state->f4.fld.f21r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB1");
	state->f4.fld.f21r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB2");
	state->f4.fld.f21r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB3");
	state->f4.fld.f21r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB4");
	state->f4.fld.f21r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB5");
	state->f4.fld.f21r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB6");
	state->f4.fld.f21r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB7");
	state->f4.fld.f21r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB8");
	state->f4.fld.f21r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB9");
	state->f4.fld.f21r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB10");
	state->f4.fld.f21r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB11");
	state->f4.fld.f21r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB12");
	state->f4.fld.f21r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB13");
	state->f4.fld.f21r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB14");
	state->f4.fld.f21r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB15");
	state->f4.fld.f21r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB16");
	state->f4.fld.f21r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB17");
	state->f4.fld.f21r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB18");
	state->f4.fld.f21r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB19");
	state->f4.fld.f21r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB20");
	state->f4.fld.f21r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB21");
	state->f4.fld.f21r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB22");
	state->f4.fld.f21r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB23");
	state->f4.fld.f21r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB24");
	state->f4.fld.f21r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB25");
	state->f4.fld.f21r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB26");
	state->f4.fld.f21r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB27");
	state->f4.fld.f21r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB28");
	state->f4.fld.f21r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB29");
	state->f4.fld.f21r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB30");
	state->f4.fld.f21r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f21r1, "FB31");

	// F21R2 bitfields.
	state->f4.fld.f21r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB0");
	state->f4.fld.f21r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB1");
	state->f4.fld.f21r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB2");
	state->f4.fld.f21r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB3");
	state->f4.fld.f21r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB4");
	state->f4.fld.f21r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB5");
	state->f4.fld.f21r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB6");
	state->f4.fld.f21r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB7");
	state->f4.fld.f21r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB8");
	state->f4.fld.f21r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB9");
	state->f4.fld.f21r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB10");
	state->f4.fld.f21r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB11");
	state->f4.fld.f21r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB12");
	state->f4.fld.f21r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB13");
	state->f4.fld.f21r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB14");
	state->f4.fld.f21r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB15");
	state->f4.fld.f21r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB16");
	state->f4.fld.f21r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB17");
	state->f4.fld.f21r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB18");
	state->f4.fld.f21r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB19");
	state->f4.fld.f21r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB20");
	state->f4.fld.f21r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB21");
	state->f4.fld.f21r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB22");
	state->f4.fld.f21r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB23");
	state->f4.fld.f21r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB24");
	state->f4.fld.f21r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB25");
	state->f4.fld.f21r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB26");
	state->f4.fld.f21r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB27");
	state->f4.fld.f21r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB28");
	state->f4.fld.f21r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB29");
	state->f4.fld.f21r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB30");
	state->f4.fld.f21r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f21r2, "FB31");

	// F22R1 bitfields.
	state->f4.fld.f22r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB0");
	state->f4.fld.f22r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB1");
	state->f4.fld.f22r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB2");
	state->f4.fld.f22r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB3");
	state->f4.fld.f22r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB4");
	state->f4.fld.f22r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB5");
	state->f4.fld.f22r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB6");
	state->f4.fld.f22r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB7");
	state->f4.fld.f22r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB8");
	state->f4.fld.f22r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB9");
	state->f4.fld.f22r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB10");
	state->f4.fld.f22r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB11");
	state->f4.fld.f22r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB12");
	state->f4.fld.f22r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB13");
	state->f4.fld.f22r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB14");
	state->f4.fld.f22r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB15");
	state->f4.fld.f22r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB16");
	state->f4.fld.f22r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB17");
	state->f4.fld.f22r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB18");
	state->f4.fld.f22r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB19");
	state->f4.fld.f22r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB20");
	state->f4.fld.f22r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB21");
	state->f4.fld.f22r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB22");
	state->f4.fld.f22r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB23");
	state->f4.fld.f22r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB24");
	state->f4.fld.f22r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB25");
	state->f4.fld.f22r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB26");
	state->f4.fld.f22r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB27");
	state->f4.fld.f22r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB28");
	state->f4.fld.f22r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB29");
	state->f4.fld.f22r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB30");
	state->f4.fld.f22r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f22r1, "FB31");

	// F22R2 bitfields.
	state->f4.fld.f22r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB0");
	state->f4.fld.f22r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB1");
	state->f4.fld.f22r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB2");
	state->f4.fld.f22r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB3");
	state->f4.fld.f22r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB4");
	state->f4.fld.f22r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB5");
	state->f4.fld.f22r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB6");
	state->f4.fld.f22r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB7");
	state->f4.fld.f22r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB8");
	state->f4.fld.f22r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB9");
	state->f4.fld.f22r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB10");
	state->f4.fld.f22r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB11");
	state->f4.fld.f22r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB12");
	state->f4.fld.f22r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB13");
	state->f4.fld.f22r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB14");
	state->f4.fld.f22r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB15");
	state->f4.fld.f22r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB16");
	state->f4.fld.f22r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB17");
	state->f4.fld.f22r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB18");
	state->f4.fld.f22r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB19");
	state->f4.fld.f22r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB20");
	state->f4.fld.f22r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB21");
	state->f4.fld.f22r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB22");
	state->f4.fld.f22r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB23");
	state->f4.fld.f22r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB24");
	state->f4.fld.f22r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB25");
	state->f4.fld.f22r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB26");
	state->f4.fld.f22r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB27");
	state->f4.fld.f22r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB28");
	state->f4.fld.f22r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB29");
	state->f4.fld.f22r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB30");
	state->f4.fld.f22r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f22r2, "FB31");

	// F23R1 bitfields.
	state->f4.fld.f23r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB0");
	state->f4.fld.f23r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB1");
	state->f4.fld.f23r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB2");
	state->f4.fld.f23r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB3");
	state->f4.fld.f23r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB4");
	state->f4.fld.f23r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB5");
	state->f4.fld.f23r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB6");
	state->f4.fld.f23r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB7");
	state->f4.fld.f23r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB8");
	state->f4.fld.f23r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB9");
	state->f4.fld.f23r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB10");
	state->f4.fld.f23r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB11");
	state->f4.fld.f23r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB12");
	state->f4.fld.f23r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB13");
	state->f4.fld.f23r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB14");
	state->f4.fld.f23r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB15");
	state->f4.fld.f23r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB16");
	state->f4.fld.f23r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB17");
	state->f4.fld.f23r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB18");
	state->f4.fld.f23r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB19");
	state->f4.fld.f23r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB20");
	state->f4.fld.f23r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB21");
	state->f4.fld.f23r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB22");
	state->f4.fld.f23r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB23");
	state->f4.fld.f23r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB24");
	state->f4.fld.f23r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB25");
	state->f4.fld.f23r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB26");
	state->f4.fld.f23r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB27");
	state->f4.fld.f23r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB28");
	state->f4.fld.f23r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB29");
	state->f4.fld.f23r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB30");
	state->f4.fld.f23r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f23r1, "FB31");

	// F23R2 bitfields.
	state->f4.fld.f23r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB0");
	state->f4.fld.f23r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB1");
	state->f4.fld.f23r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB2");
	state->f4.fld.f23r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB3");
	state->f4.fld.f23r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB4");
	state->f4.fld.f23r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB5");
	state->f4.fld.f23r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB6");
	state->f4.fld.f23r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB7");
	state->f4.fld.f23r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB8");
	state->f4.fld.f23r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB9");
	state->f4.fld.f23r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB10");
	state->f4.fld.f23r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB11");
	state->f4.fld.f23r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB12");
	state->f4.fld.f23r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB13");
	state->f4.fld.f23r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB14");
	state->f4.fld.f23r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB15");
	state->f4.fld.f23r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB16");
	state->f4.fld.f23r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB17");
	state->f4.fld.f23r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB18");
	state->f4.fld.f23r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB19");
	state->f4.fld.f23r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB20");
	state->f4.fld.f23r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB21");
	state->f4.fld.f23r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB22");
	state->f4.fld.f23r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB23");
	state->f4.fld.f23r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB24");
	state->f4.fld.f23r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB25");
	state->f4.fld.f23r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB26");
	state->f4.fld.f23r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB27");
	state->f4.fld.f23r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB28");
	state->f4.fld.f23r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB29");
	state->f4.fld.f23r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB30");
	state->f4.fld.f23r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f23r2, "FB31");

	// F24R1 bitfields.
	state->f4.fld.f24r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB0");
	state->f4.fld.f24r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB1");
	state->f4.fld.f24r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB2");
	state->f4.fld.f24r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB3");
	state->f4.fld.f24r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB4");
	state->f4.fld.f24r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB5");
	state->f4.fld.f24r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB6");
	state->f4.fld.f24r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB7");
	state->f4.fld.f24r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB8");
	state->f4.fld.f24r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB9");
	state->f4.fld.f24r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB10");
	state->f4.fld.f24r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB11");
	state->f4.fld.f24r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB12");
	state->f4.fld.f24r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB13");
	state->f4.fld.f24r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB14");
	state->f4.fld.f24r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB15");
	state->f4.fld.f24r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB16");
	state->f4.fld.f24r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB17");
	state->f4.fld.f24r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB18");
	state->f4.fld.f24r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB19");
	state->f4.fld.f24r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB20");
	state->f4.fld.f24r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB21");
	state->f4.fld.f24r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB22");
	state->f4.fld.f24r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB23");
	state->f4.fld.f24r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB24");
	state->f4.fld.f24r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB25");
	state->f4.fld.f24r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB26");
	state->f4.fld.f24r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB27");
	state->f4.fld.f24r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB28");
	state->f4.fld.f24r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB29");
	state->f4.fld.f24r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB30");
	state->f4.fld.f24r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f24r1, "FB31");

	// F24R2 bitfields.
	state->f4.fld.f24r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB0");
	state->f4.fld.f24r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB1");
	state->f4.fld.f24r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB2");
	state->f4.fld.f24r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB3");
	state->f4.fld.f24r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB4");
	state->f4.fld.f24r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB5");
	state->f4.fld.f24r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB6");
	state->f4.fld.f24r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB7");
	state->f4.fld.f24r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB8");
	state->f4.fld.f24r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB9");
	state->f4.fld.f24r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB10");
	state->f4.fld.f24r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB11");
	state->f4.fld.f24r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB12");
	state->f4.fld.f24r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB13");
	state->f4.fld.f24r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB14");
	state->f4.fld.f24r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB15");
	state->f4.fld.f24r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB16");
	state->f4.fld.f24r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB17");
	state->f4.fld.f24r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB18");
	state->f4.fld.f24r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB19");
	state->f4.fld.f24r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB20");
	state->f4.fld.f24r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB21");
	state->f4.fld.f24r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB22");
	state->f4.fld.f24r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB23");
	state->f4.fld.f24r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB24");
	state->f4.fld.f24r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB25");
	state->f4.fld.f24r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB26");
	state->f4.fld.f24r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB27");
	state->f4.fld.f24r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB28");
	state->f4.fld.f24r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB29");
	state->f4.fld.f24r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB30");
	state->f4.fld.f24r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f24r2, "FB31");

	// F25R1 bitfields.
	state->f4.fld.f25r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB0");
	state->f4.fld.f25r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB1");
	state->f4.fld.f25r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB2");
	state->f4.fld.f25r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB3");
	state->f4.fld.f25r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB4");
	state->f4.fld.f25r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB5");
	state->f4.fld.f25r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB6");
	state->f4.fld.f25r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB7");
	state->f4.fld.f25r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB8");
	state->f4.fld.f25r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB9");
	state->f4.fld.f25r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB10");
	state->f4.fld.f25r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB11");
	state->f4.fld.f25r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB12");
	state->f4.fld.f25r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB13");
	state->f4.fld.f25r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB14");
	state->f4.fld.f25r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB15");
	state->f4.fld.f25r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB16");
	state->f4.fld.f25r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB17");
	state->f4.fld.f25r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB18");
	state->f4.fld.f25r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB19");
	state->f4.fld.f25r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB20");
	state->f4.fld.f25r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB21");
	state->f4.fld.f25r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB22");
	state->f4.fld.f25r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB23");
	state->f4.fld.f25r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB24");
	state->f4.fld.f25r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB25");
	state->f4.fld.f25r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB26");
	state->f4.fld.f25r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB27");
	state->f4.fld.f25r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB28");
	state->f4.fld.f25r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB29");
	state->f4.fld.f25r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB30");
	state->f4.fld.f25r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f25r1, "FB31");

	// F25R2 bitfields.
	state->f4.fld.f25r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB0");
	state->f4.fld.f25r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB1");
	state->f4.fld.f25r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB2");
	state->f4.fld.f25r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB3");
	state->f4.fld.f25r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB4");
	state->f4.fld.f25r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB5");
	state->f4.fld.f25r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB6");
	state->f4.fld.f25r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB7");
	state->f4.fld.f25r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB8");
	state->f4.fld.f25r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB9");
	state->f4.fld.f25r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB10");
	state->f4.fld.f25r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB11");
	state->f4.fld.f25r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB12");
	state->f4.fld.f25r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB13");
	state->f4.fld.f25r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB14");
	state->f4.fld.f25r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB15");
	state->f4.fld.f25r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB16");
	state->f4.fld.f25r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB17");
	state->f4.fld.f25r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB18");
	state->f4.fld.f25r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB19");
	state->f4.fld.f25r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB20");
	state->f4.fld.f25r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB21");
	state->f4.fld.f25r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB22");
	state->f4.fld.f25r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB23");
	state->f4.fld.f25r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB24");
	state->f4.fld.f25r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB25");
	state->f4.fld.f25r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB26");
	state->f4.fld.f25r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB27");
	state->f4.fld.f25r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB28");
	state->f4.fld.f25r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB29");
	state->f4.fld.f25r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB30");
	state->f4.fld.f25r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f25r2, "FB31");

	// F26R1 bitfields.
	state->f4.fld.f26r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB0");
	state->f4.fld.f26r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB1");
	state->f4.fld.f26r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB2");
	state->f4.fld.f26r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB3");
	state->f4.fld.f26r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB4");
	state->f4.fld.f26r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB5");
	state->f4.fld.f26r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB6");
	state->f4.fld.f26r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB7");
	state->f4.fld.f26r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB8");
	state->f4.fld.f26r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB9");
	state->f4.fld.f26r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB10");
	state->f4.fld.f26r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB11");
	state->f4.fld.f26r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB12");
	state->f4.fld.f26r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB13");
	state->f4.fld.f26r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB14");
	state->f4.fld.f26r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB15");
	state->f4.fld.f26r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB16");
	state->f4.fld.f26r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB17");
	state->f4.fld.f26r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB18");
	state->f4.fld.f26r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB19");
	state->f4.fld.f26r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB20");
	state->f4.fld.f26r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB21");
	state->f4.fld.f26r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB22");
	state->f4.fld.f26r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB23");
	state->f4.fld.f26r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB24");
	state->f4.fld.f26r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB25");
	state->f4.fld.f26r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB26");
	state->f4.fld.f26r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB27");
	state->f4.fld.f26r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB28");
	state->f4.fld.f26r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB29");
	state->f4.fld.f26r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB30");
	state->f4.fld.f26r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f26r1, "FB31");

	// F26R2 bitfields.
	state->f4.fld.f26r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB0");
	state->f4.fld.f26r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB1");
	state->f4.fld.f26r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB2");
	state->f4.fld.f26r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB3");
	state->f4.fld.f26r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB4");
	state->f4.fld.f26r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB5");
	state->f4.fld.f26r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB6");
	state->f4.fld.f26r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB7");
	state->f4.fld.f26r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB8");
	state->f4.fld.f26r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB9");
	state->f4.fld.f26r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB10");
	state->f4.fld.f26r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB11");
	state->f4.fld.f26r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB12");
	state->f4.fld.f26r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB13");
	state->f4.fld.f26r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB14");
	state->f4.fld.f26r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB15");
	state->f4.fld.f26r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB16");
	state->f4.fld.f26r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB17");
	state->f4.fld.f26r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB18");
	state->f4.fld.f26r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB19");
	state->f4.fld.f26r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB20");
	state->f4.fld.f26r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB21");
	state->f4.fld.f26r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB22");
	state->f4.fld.f26r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB23");
	state->f4.fld.f26r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB24");
	state->f4.fld.f26r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB25");
	state->f4.fld.f26r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB26");
	state->f4.fld.f26r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB27");
	state->f4.fld.f26r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB28");
	state->f4.fld.f26r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB29");
	state->f4.fld.f26r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB30");
	state->f4.fld.f26r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f26r2, "FB31");

	// F27R1 bitfields.
	state->f4.fld.f27r1.fb0 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB0");
	state->f4.fld.f27r1.fb1 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB1");
	state->f4.fld.f27r1.fb2 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB2");
	state->f4.fld.f27r1.fb3 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB3");
	state->f4.fld.f27r1.fb4 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB4");
	state->f4.fld.f27r1.fb5 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB5");
	state->f4.fld.f27r1.fb6 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB6");
	state->f4.fld.f27r1.fb7 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB7");
	state->f4.fld.f27r1.fb8 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB8");
	state->f4.fld.f27r1.fb9 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB9");
	state->f4.fld.f27r1.fb10 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB10");
	state->f4.fld.f27r1.fb11 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB11");
	state->f4.fld.f27r1.fb12 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB12");
	state->f4.fld.f27r1.fb13 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB13");
	state->f4.fld.f27r1.fb14 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB14");
	state->f4.fld.f27r1.fb15 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB15");
	state->f4.fld.f27r1.fb16 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB16");
	state->f4.fld.f27r1.fb17 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB17");
	state->f4.fld.f27r1.fb18 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB18");
	state->f4.fld.f27r1.fb19 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB19");
	state->f4.fld.f27r1.fb20 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB20");
	state->f4.fld.f27r1.fb21 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB21");
	state->f4.fld.f27r1.fb22 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB22");
	state->f4.fld.f27r1.fb23 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB23");
	state->f4.fld.f27r1.fb24 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB24");
	state->f4.fld.f27r1.fb25 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB25");
	state->f4.fld.f27r1.fb26 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB26");
	state->f4.fld.f27r1.fb27 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB27");
	state->f4.fld.f27r1.fb28 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB28");
	state->f4.fld.f27r1.fb29 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB29");
	state->f4.fld.f27r1.fb30 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB30");
	state->f4.fld.f27r1.fb31 = cm_object_get_child_by_name(state->f4.reg.f27r1, "FB31");

	// F27R2 bitfields.
	state->f4.fld.f27r2.fb0 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB0");
	state->f4.fld.f27r2.fb1 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB1");
	state->f4.fld.f27r2.fb2 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB2");
	state->f4.fld.f27r2.fb3 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB3");
	state->f4.fld.f27r2.fb4 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB4");
	state->f4.fld.f27r2.fb5 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB5");
	state->f4.fld.f27r2.fb6 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB6");
	state->f4.fld.f27r2.fb7 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB7");
	state->f4.fld.f27r2.fb8 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB8");
	state->f4.fld.f27r2.fb9 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB9");
	state->f4.fld.f27r2.fb10 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB10");
	state->f4.fld.f27r2.fb11 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB11");
	state->f4.fld.f27r2.fb12 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB12");
	state->f4.fld.f27r2.fb13 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB13");
	state->f4.fld.f27r2.fb14 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB14");
	state->f4.fld.f27r2.fb15 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB15");
	state->f4.fld.f27r2.fb16 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB16");
	state->f4.fld.f27r2.fb17 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB17");
	state->f4.fld.f27r2.fb18 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB18");
	state->f4.fld.f27r2.fb19 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB19");
	state->f4.fld.f27r2.fb20 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB20");
	state->f4.fld.f27r2.fb21 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB21");
	state->f4.fld.f27r2.fb22 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB22");
	state->f4.fld.f27r2.fb23 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB23");
	state->f4.fld.f27r2.fb24 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB24");
	state->f4.fld.f27r2.fb25 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB25");
	state->f4.fld.f27r2.fb26 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB26");
	state->f4.fld.f27r2.fb27 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB27");
	state->f4.fld.f27r2.fb28 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB28");
	state->f4.fld.f27r2.fb29 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB29");
	state->f4.fld.f27r2.fb30 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB30");
	state->f4.fld.f27r2.fb31 = cm_object_get_child_by_name(state->f4.reg.f27r2, "FB31");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// FLASH (FLASH) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 FLASH (FLASH) registers.
		struct {
			Object *acr; // 0x0 Flash access control register
			Object *keyr; // 0x4 Flash key register
			Object *optkeyr; // 0x8 Flash option key register
			Object *sr; // 0xC Status register
			Object *cr; // 0x10 Control register
			Object *optcr; // 0x14 Flash option control register
		} reg;

		struct {

			// ACR (Flash access control register) bitfields.
			struct {
				Object *latency; // [0:2] Latency
				Object *prften; // [8:8] Prefetch enable
				Object *icen; // [9:9] Instruction cache enable
				Object *dcen; // [10:10] Data cache enable
				Object *icrst; // [11:11] Instruction cache reset
				Object *dcrst; // [12:12] Data cache reset
			} acr;

			// KEYR (Flash key register) bitfields.
			struct {
				Object *key; // [0:31] FPEC key
			} keyr;

			// OPTKEYR (Flash option key register) bitfields.
			struct {
				Object *optkey; // [0:31] Option byte key
			} optkeyr;

			// SR (Status register) bitfields.
			struct {
				Object *eop; // [0:0] End of operation
				Object *operr; // [1:1] Operation error
				Object *wrperr; // [4:4] Write protection error
				Object *pgaerr; // [5:5] Programming alignment error
				Object *pgperr; // [6:6] Programming parallelism error
				Object *pgserr; // [7:7] Programming sequence error
				Object *bsy; // [16:16] Busy
			} sr;

			// CR (Control register) bitfields.
			struct {
				Object *pg; // [0:0] Programming
				Object *ser; // [1:1] Sector Erase
				Object *mer; // [2:2] Mass Erase
				Object *snb; // [3:6] Sector number
				Object *psize; // [8:9] Program size
				Object *strt; // [16:16] Start
				Object *eopie; // [24:24] End of operation interrupt enable
				Object *errie; // [25:25] Error interrupt enable
				Object *lock; // [31:31] Lock
			} cr;

			// OPTCR (Flash option control register) bitfields.
			struct {
				Object *optlock; // [0:0] Option lock
				Object *optstrt; // [1:1] Option start
				Object *bor_lev; // [2:3] BOR reset Level
				Object *wdg_sw; // [5:5] WDG_SW User option bytes
				Object *nrst_stop; // [6:6] NRST_STOP User option bytes
				Object *nrst_stdby; // [7:7] NRST_STDBY User option bytes
				Object *rdp; // [8:15] Read protect
				Object *nwrp; // [16:27] Not write protect
			} optcr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32FLASHState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_flash_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32FLASHState *state = STM32_FLASH_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.acr = cm_object_get_child_by_name(obj, "ACR");
	state->f4.reg.keyr = cm_object_get_child_by_name(obj, "KEYR");
	state->f4.reg.optkeyr = cm_object_get_child_by_name(obj, "OPTKEYR");
	state->f4.reg.sr = cm_object_get_child_by_name(obj, "SR");
	state->f4.reg.cr = cm_object_get_child_by_name(obj, "CR");
	state->f4.reg.optcr = cm_object_get_child_by_name(obj, "OPTCR");

	// ACR bitfields.
	state->f4.fld.acr.latency = cm_object_get_child_by_name(state->f4.reg.acr, "LATENCY");
	state->f4.fld.acr.prften = cm_object_get_child_by_name(state->f4.reg.acr, "PRFTEN");
	state->f4.fld.acr.icen = cm_object_get_child_by_name(state->f4.reg.acr, "ICEN");
	state->f4.fld.acr.dcen = cm_object_get_child_by_name(state->f4.reg.acr, "DCEN");
	state->f4.fld.acr.icrst = cm_object_get_child_by_name(state->f4.reg.acr, "ICRST");
	state->f4.fld.acr.dcrst = cm_object_get_child_by_name(state->f4.reg.acr, "DCRST");

	// KEYR bitfields.
	state->f4.fld.keyr.key = cm_object_get_child_by_name(state->f4.reg.keyr, "KEY");

	// OPTKEYR bitfields.
	state->f4.fld.optkeyr.optkey = cm_object_get_child_by_name(state->f4.reg.optkeyr, "OPTKEY");

	// SR bitfields.
	state->f4.fld.sr.eop = cm_object_get_child_by_name(state->f4.reg.sr, "EOP");
	state->f4.fld.sr.operr = cm_object_get_child_by_name(state->f4.reg.sr, "OPERR");
	state->f4.fld.sr.wrperr = cm_object_get_child_by_name(state->f4.reg.sr, "WRPERR");
	state->f4.fld.sr.pgaerr = cm_object_get_child_by_name(state->f4.reg.sr, "PGAERR");
	state->f4.fld.sr.pgperr = cm_object_get_child_by_name(state->f4.reg.sr, "PGPERR");
	state->f4.fld.sr.pgserr = cm_object_get_child_by_name(state->f4.reg.sr, "PGSERR");
	state->f4.fld.sr.bsy = cm_object_get_child_by_name(state->f4.reg.sr, "BSY");

	// CR bitfields.
	state->f4.fld.cr.pg = cm_object_get_child_by_name(state->f4.reg.cr, "PG");
	state->f4.fld.cr.ser = cm_object_get_child_by_name(state->f4.reg.cr, "SER");
	state->f4.fld.cr.mer = cm_object_get_child_by_name(state->f4.reg.cr, "MER");
	state->f4.fld.cr.snb = cm_object_get_child_by_name(state->f4.reg.cr, "SNB");
	state->f4.fld.cr.psize = cm_object_get_child_by_name(state->f4.reg.cr, "PSIZE");
	state->f4.fld.cr.strt = cm_object_get_child_by_name(state->f4.reg.cr, "STRT");
	state->f4.fld.cr.eopie = cm_object_get_child_by_name(state->f4.reg.cr, "EOPIE");
	state->f4.fld.cr.errie = cm_object_get_child_by_name(state->f4.reg.cr, "ERRIE");
	state->f4.fld.cr.lock = cm_object_get_child_by_name(state->f4.reg.cr, "LOCK");

	// OPTCR bitfields.
	state->f4.fld.optcr.optlock = cm_object_get_child_by_name(state->f4.reg.optcr, "OPTLOCK");
	state->f4.fld.optcr.optstrt = cm_object_get_child_by_name(state->f4.reg.optcr, "OPTSTRT");
	state->f4.fld.optcr.bor_lev = cm_object_get_child_by_name(state->f4.reg.optcr, "BOR_LEV");
	state->f4.fld.optcr.wdg_sw = cm_object_get_child_by_name(state->f4.reg.optcr, "WDG_SW");
	state->f4.fld.optcr.nrst_stop = cm_object_get_child_by_name(state->f4.reg.optcr, "nRST_STOP");
	state->f4.fld.optcr.nrst_stdby = cm_object_get_child_by_name(state->f4.reg.optcr, "nRST_STDBY");
	state->f4.fld.optcr.rdp = cm_object_get_child_by_name(state->f4.reg.optcr, "RDP");
	state->f4.fld.optcr.nwrp = cm_object_get_child_by_name(state->f4.reg.optcr, "nWRP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// EXTI (External interrupt/event controller) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 EXTI (External interrupt/event controller) registers.
		struct {
			Object *imr; // 0x0 Interrupt mask register (EXTI_IMR)
			Object *emr; // 0x4 Event mask register (EXTI_EMR)
			Object *rtsr; // 0x8 Rising Trigger selection register (EXTI_RTSR)
			Object *ftsr; // 0xC Falling Trigger selection register (EXTI_FTSR)
			Object *swier; // 0x10 Software interrupt event register (EXTI_SWIER)
			Object *pr; // 0x14 Pending register (EXTI_PR)
		} reg;

		struct {

			// IMR (Interrupt mask register (EXTI_IMR)) bitfields.
			struct {
				Object *mr0; // [0:0] Interrupt Mask on line 0
				Object *mr1; // [1:1] Interrupt Mask on line 1
				Object *mr2; // [2:2] Interrupt Mask on line 2
				Object *mr3; // [3:3] Interrupt Mask on line 3
				Object *mr4; // [4:4] Interrupt Mask on line 4
				Object *mr5; // [5:5] Interrupt Mask on line 5
				Object *mr6; // [6:6] Interrupt Mask on line 6
				Object *mr7; // [7:7] Interrupt Mask on line 7
				Object *mr8; // [8:8] Interrupt Mask on line 8
				Object *mr9; // [9:9] Interrupt Mask on line 9
				Object *mr10; // [10:10] Interrupt Mask on line 10
				Object *mr11; // [11:11] Interrupt Mask on line 11
				Object *mr12; // [12:12] Interrupt Mask on line 12
				Object *mr13; // [13:13] Interrupt Mask on line 13
				Object *mr14; // [14:14] Interrupt Mask on line 14
				Object *mr15; // [15:15] Interrupt Mask on line 15
				Object *mr16; // [16:16] Interrupt Mask on line 16
				Object *mr17; // [17:17] Interrupt Mask on line 17
				Object *mr18; // [18:18] Interrupt Mask on line 18
				Object *mr19; // [19:19] Interrupt Mask on line 19
				Object *mr20; // [20:20] Interrupt Mask on line 20
				Object *mr21; // [21:21] Interrupt Mask on line 21
				Object *mr22; // [22:22] Interrupt Mask on line 22
			} imr;

			// EMR (Event mask register (EXTI_EMR)) bitfields.
			struct {
				Object *mr0; // [0:0] Event Mask on line 0
				Object *mr1; // [1:1] Event Mask on line 1
				Object *mr2; // [2:2] Event Mask on line 2
				Object *mr3; // [3:3] Event Mask on line 3
				Object *mr4; // [4:4] Event Mask on line 4
				Object *mr5; // [5:5] Event Mask on line 5
				Object *mr6; // [6:6] Event Mask on line 6
				Object *mr7; // [7:7] Event Mask on line 7
				Object *mr8; // [8:8] Event Mask on line 8
				Object *mr9; // [9:9] Event Mask on line 9
				Object *mr10; // [10:10] Event Mask on line 10
				Object *mr11; // [11:11] Event Mask on line 11
				Object *mr12; // [12:12] Event Mask on line 12
				Object *mr13; // [13:13] Event Mask on line 13
				Object *mr14; // [14:14] Event Mask on line 14
				Object *mr15; // [15:15] Event Mask on line 15
				Object *mr16; // [16:16] Event Mask on line 16
				Object *mr17; // [17:17] Event Mask on line 17
				Object *mr18; // [18:18] Event Mask on line 18
				Object *mr19; // [19:19] Event Mask on line 19
				Object *mr20; // [20:20] Event Mask on line 20
				Object *mr21; // [21:21] Event Mask on line 21
				Object *mr22; // [22:22] Event Mask on line 22
			} emr;

			// RTSR (Rising Trigger selection register (EXTI_RTSR)) bitfields.
			struct {
				Object *tr0; // [0:0] Rising trigger event configuration of line 0
				Object *tr1; // [1:1] Rising trigger event configuration of line 1
				Object *tr2; // [2:2] Rising trigger event configuration of line 2
				Object *tr3; // [3:3] Rising trigger event configuration of line 3
				Object *tr4; // [4:4] Rising trigger event configuration of line 4
				Object *tr5; // [5:5] Rising trigger event configuration of line 5
				Object *tr6; // [6:6] Rising trigger event configuration of line 6
				Object *tr7; // [7:7] Rising trigger event configuration of line 7
				Object *tr8; // [8:8] Rising trigger event configuration of line 8
				Object *tr9; // [9:9] Rising trigger event configuration of line 9
				Object *tr10; // [10:10] Rising trigger event configuration of line 10
				Object *tr11; // [11:11] Rising trigger event configuration of line 11
				Object *tr12; // [12:12] Rising trigger event configuration of line 12
				Object *tr13; // [13:13] Rising trigger event configuration of line 13
				Object *tr14; // [14:14] Rising trigger event configuration of line 14
				Object *tr15; // [15:15] Rising trigger event configuration of line 15
				Object *tr16; // [16:16] Rising trigger event configuration of line 16
				Object *tr17; // [17:17] Rising trigger event configuration of line 17
				Object *tr18; // [18:18] Rising trigger event configuration of line 18
				Object *tr19; // [19:19] Rising trigger event configuration of line 19
				Object *tr20; // [20:20] Rising trigger event configuration of line 20
				Object *tr21; // [21:21] Rising trigger event configuration of line 21
				Object *tr22; // [22:22] Rising trigger event configuration of line 22
			} rtsr;

			// FTSR (Falling Trigger selection register (EXTI_FTSR)) bitfields.
			struct {
				Object *tr0; // [0:0] Falling trigger event configuration of line 0
				Object *tr1; // [1:1] Falling trigger event configuration of line 1
				Object *tr2; // [2:2] Falling trigger event configuration of line 2
				Object *tr3; // [3:3] Falling trigger event configuration of line 3
				Object *tr4; // [4:4] Falling trigger event configuration of line 4
				Object *tr5; // [5:5] Falling trigger event configuration of line 5
				Object *tr6; // [6:6] Falling trigger event configuration of line 6
				Object *tr7; // [7:7] Falling trigger event configuration of line 7
				Object *tr8; // [8:8] Falling trigger event configuration of line 8
				Object *tr9; // [9:9] Falling trigger event configuration of line 9
				Object *tr10; // [10:10] Falling trigger event configuration of line 10
				Object *tr11; // [11:11] Falling trigger event configuration of line 11
				Object *tr12; // [12:12] Falling trigger event configuration of line 12
				Object *tr13; // [13:13] Falling trigger event configuration of line 13
				Object *tr14; // [14:14] Falling trigger event configuration of line 14
				Object *tr15; // [15:15] Falling trigger event configuration of line 15
				Object *tr16; // [16:16] Falling trigger event configuration of line 16
				Object *tr17; // [17:17] Falling trigger event configuration of line 17
				Object *tr18; // [18:18] Falling trigger event configuration of line 18
				Object *tr19; // [19:19] Falling trigger event configuration of line 19
				Object *tr20; // [20:20] Falling trigger event configuration of line 20
				Object *tr21; // [21:21] Falling trigger event configuration of line 21
				Object *tr22; // [22:22] Falling trigger event configuration of line 22
			} ftsr;

			// SWIER (Software interrupt event register (EXTI_SWIER)) bitfields.
			struct {
				Object *swier0; // [0:0] Software Interrupt on line 0
				Object *swier1; // [1:1] Software Interrupt on line 1
				Object *swier2; // [2:2] Software Interrupt on line 2
				Object *swier3; // [3:3] Software Interrupt on line 3
				Object *swier4; // [4:4] Software Interrupt on line 4
				Object *swier5; // [5:5] Software Interrupt on line 5
				Object *swier6; // [6:6] Software Interrupt on line 6
				Object *swier7; // [7:7] Software Interrupt on line 7
				Object *swier8; // [8:8] Software Interrupt on line 8
				Object *swier9; // [9:9] Software Interrupt on line 9
				Object *swier10; // [10:10] Software Interrupt on line 10
				Object *swier11; // [11:11] Software Interrupt on line 11
				Object *swier12; // [12:12] Software Interrupt on line 12
				Object *swier13; // [13:13] Software Interrupt on line 13
				Object *swier14; // [14:14] Software Interrupt on line 14
				Object *swier15; // [15:15] Software Interrupt on line 15
				Object *swier16; // [16:16] Software Interrupt on line 16
				Object *swier17; // [17:17] Software Interrupt on line 17
				Object *swier18; // [18:18] Software Interrupt on line 18
				Object *swier19; // [19:19] Software Interrupt on line 19
				Object *swier20; // [20:20] Software Interrupt on line 20
				Object *swier21; // [21:21] Software Interrupt on line 21
				Object *swier22; // [22:22] Software Interrupt on line 22
			} swier;

			// PR (Pending register (EXTI_PR)) bitfields.
			struct {
				Object *pr0; // [0:0] Pending bit 0
				Object *pr1; // [1:1] Pending bit 1
				Object *pr2; // [2:2] Pending bit 2
				Object *pr3; // [3:3] Pending bit 3
				Object *pr4; // [4:4] Pending bit 4
				Object *pr5; // [5:5] Pending bit 5
				Object *pr6; // [6:6] Pending bit 6
				Object *pr7; // [7:7] Pending bit 7
				Object *pr8; // [8:8] Pending bit 8
				Object *pr9; // [9:9] Pending bit 9
				Object *pr10; // [10:10] Pending bit 10
				Object *pr11; // [11:11] Pending bit 11
				Object *pr12; // [12:12] Pending bit 12
				Object *pr13; // [13:13] Pending bit 13
				Object *pr14; // [14:14] Pending bit 14
				Object *pr15; // [15:15] Pending bit 15
				Object *pr16; // [16:16] Pending bit 16
				Object *pr17; // [17:17] Pending bit 17
				Object *pr18; // [18:18] Pending bit 18
				Object *pr19; // [19:19] Pending bit 19
				Object *pr20; // [20:20] Pending bit 20
				Object *pr21; // [21:21] Pending bit 21
				Object *pr22; // [22:22] Pending bit 22
			} pr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32EXTIState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_exti_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32EXTIState *state = STM32_EXTI_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.imr = cm_object_get_child_by_name(obj, "IMR");
	state->f4.reg.emr = cm_object_get_child_by_name(obj, "EMR");
	state->f4.reg.rtsr = cm_object_get_child_by_name(obj, "RTSR");
	state->f4.reg.ftsr = cm_object_get_child_by_name(obj, "FTSR");
	state->f4.reg.swier = cm_object_get_child_by_name(obj, "SWIER");
	state->f4.reg.pr = cm_object_get_child_by_name(obj, "PR");

	// IMR bitfields.
	state->f4.fld.imr.mr0 = cm_object_get_child_by_name(state->f4.reg.imr, "MR0");
	state->f4.fld.imr.mr1 = cm_object_get_child_by_name(state->f4.reg.imr, "MR1");
	state->f4.fld.imr.mr2 = cm_object_get_child_by_name(state->f4.reg.imr, "MR2");
	state->f4.fld.imr.mr3 = cm_object_get_child_by_name(state->f4.reg.imr, "MR3");
	state->f4.fld.imr.mr4 = cm_object_get_child_by_name(state->f4.reg.imr, "MR4");
	state->f4.fld.imr.mr5 = cm_object_get_child_by_name(state->f4.reg.imr, "MR5");
	state->f4.fld.imr.mr6 = cm_object_get_child_by_name(state->f4.reg.imr, "MR6");
	state->f4.fld.imr.mr7 = cm_object_get_child_by_name(state->f4.reg.imr, "MR7");
	state->f4.fld.imr.mr8 = cm_object_get_child_by_name(state->f4.reg.imr, "MR8");
	state->f4.fld.imr.mr9 = cm_object_get_child_by_name(state->f4.reg.imr, "MR9");
	state->f4.fld.imr.mr10 = cm_object_get_child_by_name(state->f4.reg.imr, "MR10");
	state->f4.fld.imr.mr11 = cm_object_get_child_by_name(state->f4.reg.imr, "MR11");
	state->f4.fld.imr.mr12 = cm_object_get_child_by_name(state->f4.reg.imr, "MR12");
	state->f4.fld.imr.mr13 = cm_object_get_child_by_name(state->f4.reg.imr, "MR13");
	state->f4.fld.imr.mr14 = cm_object_get_child_by_name(state->f4.reg.imr, "MR14");
	state->f4.fld.imr.mr15 = cm_object_get_child_by_name(state->f4.reg.imr, "MR15");
	state->f4.fld.imr.mr16 = cm_object_get_child_by_name(state->f4.reg.imr, "MR16");
	state->f4.fld.imr.mr17 = cm_object_get_child_by_name(state->f4.reg.imr, "MR17");
	state->f4.fld.imr.mr18 = cm_object_get_child_by_name(state->f4.reg.imr, "MR18");
	state->f4.fld.imr.mr19 = cm_object_get_child_by_name(state->f4.reg.imr, "MR19");
	state->f4.fld.imr.mr20 = cm_object_get_child_by_name(state->f4.reg.imr, "MR20");
	state->f4.fld.imr.mr21 = cm_object_get_child_by_name(state->f4.reg.imr, "MR21");
	state->f4.fld.imr.mr22 = cm_object_get_child_by_name(state->f4.reg.imr, "MR22");

	// EMR bitfields.
	state->f4.fld.emr.mr0 = cm_object_get_child_by_name(state->f4.reg.emr, "MR0");
	state->f4.fld.emr.mr1 = cm_object_get_child_by_name(state->f4.reg.emr, "MR1");
	state->f4.fld.emr.mr2 = cm_object_get_child_by_name(state->f4.reg.emr, "MR2");
	state->f4.fld.emr.mr3 = cm_object_get_child_by_name(state->f4.reg.emr, "MR3");
	state->f4.fld.emr.mr4 = cm_object_get_child_by_name(state->f4.reg.emr, "MR4");
	state->f4.fld.emr.mr5 = cm_object_get_child_by_name(state->f4.reg.emr, "MR5");
	state->f4.fld.emr.mr6 = cm_object_get_child_by_name(state->f4.reg.emr, "MR6");
	state->f4.fld.emr.mr7 = cm_object_get_child_by_name(state->f4.reg.emr, "MR7");
	state->f4.fld.emr.mr8 = cm_object_get_child_by_name(state->f4.reg.emr, "MR8");
	state->f4.fld.emr.mr9 = cm_object_get_child_by_name(state->f4.reg.emr, "MR9");
	state->f4.fld.emr.mr10 = cm_object_get_child_by_name(state->f4.reg.emr, "MR10");
	state->f4.fld.emr.mr11 = cm_object_get_child_by_name(state->f4.reg.emr, "MR11");
	state->f4.fld.emr.mr12 = cm_object_get_child_by_name(state->f4.reg.emr, "MR12");
	state->f4.fld.emr.mr13 = cm_object_get_child_by_name(state->f4.reg.emr, "MR13");
	state->f4.fld.emr.mr14 = cm_object_get_child_by_name(state->f4.reg.emr, "MR14");
	state->f4.fld.emr.mr15 = cm_object_get_child_by_name(state->f4.reg.emr, "MR15");
	state->f4.fld.emr.mr16 = cm_object_get_child_by_name(state->f4.reg.emr, "MR16");
	state->f4.fld.emr.mr17 = cm_object_get_child_by_name(state->f4.reg.emr, "MR17");
	state->f4.fld.emr.mr18 = cm_object_get_child_by_name(state->f4.reg.emr, "MR18");
	state->f4.fld.emr.mr19 = cm_object_get_child_by_name(state->f4.reg.emr, "MR19");
	state->f4.fld.emr.mr20 = cm_object_get_child_by_name(state->f4.reg.emr, "MR20");
	state->f4.fld.emr.mr21 = cm_object_get_child_by_name(state->f4.reg.emr, "MR21");
	state->f4.fld.emr.mr22 = cm_object_get_child_by_name(state->f4.reg.emr, "MR22");

	// RTSR bitfields.
	state->f4.fld.rtsr.tr0 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR0");
	state->f4.fld.rtsr.tr1 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR1");
	state->f4.fld.rtsr.tr2 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR2");
	state->f4.fld.rtsr.tr3 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR3");
	state->f4.fld.rtsr.tr4 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR4");
	state->f4.fld.rtsr.tr5 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR5");
	state->f4.fld.rtsr.tr6 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR6");
	state->f4.fld.rtsr.tr7 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR7");
	state->f4.fld.rtsr.tr8 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR8");
	state->f4.fld.rtsr.tr9 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR9");
	state->f4.fld.rtsr.tr10 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR10");
	state->f4.fld.rtsr.tr11 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR11");
	state->f4.fld.rtsr.tr12 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR12");
	state->f4.fld.rtsr.tr13 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR13");
	state->f4.fld.rtsr.tr14 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR14");
	state->f4.fld.rtsr.tr15 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR15");
	state->f4.fld.rtsr.tr16 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR16");
	state->f4.fld.rtsr.tr17 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR17");
	state->f4.fld.rtsr.tr18 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR18");
	state->f4.fld.rtsr.tr19 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR19");
	state->f4.fld.rtsr.tr20 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR20");
	state->f4.fld.rtsr.tr21 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR21");
	state->f4.fld.rtsr.tr22 = cm_object_get_child_by_name(state->f4.reg.rtsr, "TR22");

	// FTSR bitfields.
	state->f4.fld.ftsr.tr0 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR0");
	state->f4.fld.ftsr.tr1 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR1");
	state->f4.fld.ftsr.tr2 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR2");
	state->f4.fld.ftsr.tr3 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR3");
	state->f4.fld.ftsr.tr4 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR4");
	state->f4.fld.ftsr.tr5 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR5");
	state->f4.fld.ftsr.tr6 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR6");
	state->f4.fld.ftsr.tr7 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR7");
	state->f4.fld.ftsr.tr8 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR8");
	state->f4.fld.ftsr.tr9 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR9");
	state->f4.fld.ftsr.tr10 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR10");
	state->f4.fld.ftsr.tr11 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR11");
	state->f4.fld.ftsr.tr12 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR12");
	state->f4.fld.ftsr.tr13 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR13");
	state->f4.fld.ftsr.tr14 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR14");
	state->f4.fld.ftsr.tr15 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR15");
	state->f4.fld.ftsr.tr16 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR16");
	state->f4.fld.ftsr.tr17 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR17");
	state->f4.fld.ftsr.tr18 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR18");
	state->f4.fld.ftsr.tr19 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR19");
	state->f4.fld.ftsr.tr20 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR20");
	state->f4.fld.ftsr.tr21 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR21");
	state->f4.fld.ftsr.tr22 = cm_object_get_child_by_name(state->f4.reg.ftsr, "TR22");

	// SWIER bitfields.
	state->f4.fld.swier.swier0 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER0");
	state->f4.fld.swier.swier1 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER1");
	state->f4.fld.swier.swier2 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER2");
	state->f4.fld.swier.swier3 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER3");
	state->f4.fld.swier.swier4 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER4");
	state->f4.fld.swier.swier5 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER5");
	state->f4.fld.swier.swier6 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER6");
	state->f4.fld.swier.swier7 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER7");
	state->f4.fld.swier.swier8 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER8");
	state->f4.fld.swier.swier9 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER9");
	state->f4.fld.swier.swier10 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER10");
	state->f4.fld.swier.swier11 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER11");
	state->f4.fld.swier.swier12 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER12");
	state->f4.fld.swier.swier13 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER13");
	state->f4.fld.swier.swier14 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER14");
	state->f4.fld.swier.swier15 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER15");
	state->f4.fld.swier.swier16 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER16");
	state->f4.fld.swier.swier17 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER17");
	state->f4.fld.swier.swier18 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER18");
	state->f4.fld.swier.swier19 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER19");
	state->f4.fld.swier.swier20 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER20");
	state->f4.fld.swier.swier21 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER21");
	state->f4.fld.swier.swier22 = cm_object_get_child_by_name(state->f4.reg.swier, "SWIER22");

	// PR bitfields.
	state->f4.fld.pr.pr0 = cm_object_get_child_by_name(state->f4.reg.pr, "PR0");
	state->f4.fld.pr.pr1 = cm_object_get_child_by_name(state->f4.reg.pr, "PR1");
	state->f4.fld.pr.pr2 = cm_object_get_child_by_name(state->f4.reg.pr, "PR2");
	state->f4.fld.pr.pr3 = cm_object_get_child_by_name(state->f4.reg.pr, "PR3");
	state->f4.fld.pr.pr4 = cm_object_get_child_by_name(state->f4.reg.pr, "PR4");
	state->f4.fld.pr.pr5 = cm_object_get_child_by_name(state->f4.reg.pr, "PR5");
	state->f4.fld.pr.pr6 = cm_object_get_child_by_name(state->f4.reg.pr, "PR6");
	state->f4.fld.pr.pr7 = cm_object_get_child_by_name(state->f4.reg.pr, "PR7");
	state->f4.fld.pr.pr8 = cm_object_get_child_by_name(state->f4.reg.pr, "PR8");
	state->f4.fld.pr.pr9 = cm_object_get_child_by_name(state->f4.reg.pr, "PR9");
	state->f4.fld.pr.pr10 = cm_object_get_child_by_name(state->f4.reg.pr, "PR10");
	state->f4.fld.pr.pr11 = cm_object_get_child_by_name(state->f4.reg.pr, "PR11");
	state->f4.fld.pr.pr12 = cm_object_get_child_by_name(state->f4.reg.pr, "PR12");
	state->f4.fld.pr.pr13 = cm_object_get_child_by_name(state->f4.reg.pr, "PR13");
	state->f4.fld.pr.pr14 = cm_object_get_child_by_name(state->f4.reg.pr, "PR14");
	state->f4.fld.pr.pr15 = cm_object_get_child_by_name(state->f4.reg.pr, "PR15");
	state->f4.fld.pr.pr16 = cm_object_get_child_by_name(state->f4.reg.pr, "PR16");
	state->f4.fld.pr.pr17 = cm_object_get_child_by_name(state->f4.reg.pr, "PR17");
	state->f4.fld.pr.pr18 = cm_object_get_child_by_name(state->f4.reg.pr, "PR18");
	state->f4.fld.pr.pr19 = cm_object_get_child_by_name(state->f4.reg.pr, "PR19");
	state->f4.fld.pr.pr20 = cm_object_get_child_by_name(state->f4.reg.pr, "PR20");
	state->f4.fld.pr.pr21 = cm_object_get_child_by_name(state->f4.reg.pr, "PR21");
	state->f4.fld.pr.pr22 = cm_object_get_child_by_name(state->f4.reg.pr, "PR22");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_HS_GLOBAL (USB on the go high speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_HS_GLOBAL (USB on the go high speed) registers.
		struct {
			Object *otg_hs_gotgctl; // 0x0 OTG_HS control and status register
			Object *otg_hs_gotgint; // 0x4 OTG_HS interrupt register
			Object *otg_hs_gahbcfg; // 0x8 OTG_HS AHB configuration register
			Object *otg_hs_gusbcfg; // 0xC OTG_HS USB configuration register
			Object *otg_hs_grstctl; // 0x10 OTG_HS reset register
			Object *otg_hs_gintsts; // 0x14 OTG_HS core interrupt register
			Object *otg_hs_gintmsk; // 0x18 OTG_HS interrupt mask register
			Object *otg_hs_grxstsr_host; // 0x1C OTG_HS Receive status debug read register (host mode)
			Object *otg_hs_grxstsp_host; // 0x20 OTG_HS status read and pop register (host mode)
			Object *otg_hs_grxfsiz; // 0x24 OTG_HS Receive FIFO size register
			Object *otg_hs_gnptxfsiz_host; // 0x28 OTG_HS nonperiodic transmit FIFO size register (host mode)
			Object *otg_hs_tx0fsiz_peripheral; // 0x28 Endpoint 0 transmit FIFO size (peripheral mode)
			Object *otg_hs_gnptxsts; // 0x2C OTG_HS nonperiodic transmit FIFO/queue status register
			Object *otg_hs_gccfg; // 0x38 OTG_HS general core configuration register
			Object *otg_hs_cid; // 0x3C OTG_HS core ID register
			Object *otg_hs_hptxfsiz; // 0x100 OTG_HS Host periodic transmit FIFO size register
			Object *otg_hs_dieptxf1; // 0x104 OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf2; // 0x108 OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf3; // 0x11C OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf4; // 0x120 OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf5; // 0x124 OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf6; // 0x128 OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_dieptxf7; // 0x12C OTG_HS device IN endpoint transmit FIFO size register
			Object *otg_hs_grxstsr_peripheral; // 0x1C OTG_HS Receive status debug read register (peripheral mode mode)
			Object *otg_hs_grxstsp_peripheral; // 0x20 OTG_HS status read and pop register (peripheral mode)
		} reg;

		struct {

			// OTG_HS_GOTGCTL (OTG_HS control and status register) bitfields.
			struct {
				Object *srqscs; // [0:0] Session request success
				Object *srq; // [1:1] Session request
				Object *hngscs; // [8:8] Host negotiation success
				Object *hnprq; // [9:9] HNP request
				Object *hshnpen; // [10:10] Host set HNP enable
				Object *dhnpen; // [11:11] Device HNP enabled
				Object *cidsts; // [16:16] Connector ID status
				Object *dbct; // [17:17] Long/short debounce time
				Object *asvld; // [18:18] A-session valid
				Object *bsvld; // [19:19] B-session valid
			} otg_hs_gotgctl;

			// OTG_HS_GOTGINT (OTG_HS interrupt register) bitfields.
			struct {
				Object *sedet; // [2:2] Session end detected
				Object *srsschg; // [8:8] Session request success status change
				Object *hnsschg; // [9:9] Host negotiation success status change
				Object *hngdet; // [17:17] Host negotiation detected
				Object *adtochg; // [18:18] A-device timeout change
				Object *dbcdne; // [19:19] Debounce done
			} otg_hs_gotgint;

			// OTG_HS_GAHBCFG (OTG_HS AHB configuration register) bitfields.
			struct {
				Object *gint; // [0:0] Global interrupt mask
				Object *hbstlen; // [1:4] Burst length/type
				Object *dmaen; // [5:5] DMA enable
				Object *txfelvl; // [7:7] TxFIFO empty level
				Object *ptxfelvl; // [8:8] Periodic TxFIFO empty level
			} otg_hs_gahbcfg;

			// OTG_HS_GUSBCFG (OTG_HS USB configuration register) bitfields.
			struct {
				Object *tocal; // [0:2] FS timeout calibration
				Object *physel; // [6:6] USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
				Object *srpcap; // [8:8] SRP-capable
				Object *hnpcap; // [9:9] HNP-capable
				Object *trdt; // [10:13] USB turnaround time
				Object *phylpcs; // [15:15] PHY Low-power clock select
				Object *ulpifsls; // [17:17] ULPI FS/LS select
				Object *ulpiar; // [18:18] ULPI Auto-resume
				Object *ulpicsm; // [19:19] ULPI Clock SuspendM
				Object *ulpievbusd; // [20:20] ULPI External VBUS Drive
				Object *ulpievbusi; // [21:21] ULPI external VBUS indicator
				Object *tsdps; // [22:22] TermSel DLine pulsing selection
				Object *pcci; // [23:23] Indicator complement
				Object *ptci; // [24:24] Indicator pass through
				Object *ulpiipd; // [25:25] ULPI interface protect disable
				Object *fhmod; // [29:29] Forced host mode
				Object *fdmod; // [30:30] Forced peripheral mode
				Object *ctxpkt; // [31:31] Corrupt Tx packet
			} otg_hs_gusbcfg;

			// OTG_HS_GRSTCTL (OTG_HS reset register) bitfields.
			struct {
				Object *csrst; // [0:0] Core soft reset
				Object *hsrst; // [1:1] HCLK soft reset
				Object *fcrst; // [2:2] Host frame counter reset
				Object *rxfflsh; // [4:4] RxFIFO flush
				Object *txfflsh; // [5:5] TxFIFO flush
				Object *txfnum; // [6:10] TxFIFO number
				Object *dmareq; // [30:30] DMA request signal
				Object *ahbidl; // [31:31] AHB master idle
			} otg_hs_grstctl;

			// OTG_HS_GINTSTS (OTG_HS core interrupt register) bitfields.
			struct {
				Object *cmod; // [0:0] Current mode of operation
				Object *mmis; // [1:1] Mode mismatch interrupt
				Object *otgint; // [2:2] OTG interrupt
				Object *sof; // [3:3] Start of frame
				Object *rxflvl; // [4:4] RxFIFO nonempty
				Object *nptxfe; // [5:5] Nonperiodic TxFIFO empty
				Object *ginakeff; // [6:6] Global IN nonperiodic NAK effective
				Object *boutnakeff; // [7:7] Global OUT NAK effective
				Object *esusp; // [10:10] Early suspend
				Object *usbsusp; // [11:11] USB suspend
				Object *usbrst; // [12:12] USB reset
				Object *enumdne; // [13:13] Enumeration done
				Object *isoodrp; // [14:14] Isochronous OUT packet dropped interrupt
				Object *eopf; // [15:15] End of periodic frame interrupt
				Object *iepint; // [18:18] IN endpoint interrupt
				Object *oepint; // [19:19] OUT endpoint interrupt
				Object *iisoixfr; // [20:20] Incomplete isochronous IN transfer
				Object *pxfr_incompisoout; // [21:21] Incomplete periodic transfer
				Object *datafsusp; // [22:22] Data fetch suspended
				Object *hprtint; // [24:24] Host port interrupt
				Object *hcint; // [25:25] Host channels interrupt
				Object *ptxfe; // [26:26] Periodic TxFIFO empty
				Object *cidschg; // [28:28] Connector ID status change
				Object *discint; // [29:29] Disconnect detected interrupt
				Object *srqint; // [30:30] Session request/new session detected interrupt
				Object *wkuint; // [31:31] Resume/remote wakeup detected interrupt
			} otg_hs_gintsts;

			// OTG_HS_GINTMSK (OTG_HS interrupt mask register) bitfields.
			struct {
				Object *mmism; // [1:1] Mode mismatch interrupt mask
				Object *otgint; // [2:2] OTG interrupt mask
				Object *sofm; // [3:3] Start of frame mask
				Object *rxflvlm; // [4:4] Receive FIFO nonempty mask
				Object *nptxfem; // [5:5] Nonperiodic TxFIFO empty mask
				Object *ginakeffm; // [6:6] Global nonperiodic IN NAK effective mask
				Object *gonakeffm; // [7:7] Global OUT NAK effective mask
				Object *esuspm; // [10:10] Early suspend mask
				Object *usbsuspm; // [11:11] USB suspend mask
				Object *usbrst; // [12:12] USB reset mask
				Object *enumdnem; // [13:13] Enumeration done mask
				Object *isoodrpm; // [14:14] Isochronous OUT packet dropped interrupt mask
				Object *eopfm; // [15:15] End of periodic frame interrupt mask
				Object *epmism; // [17:17] Endpoint mismatch interrupt mask
				Object *iepint; // [18:18] IN endpoints interrupt mask
				Object *oepint; // [19:19] OUT endpoints interrupt mask
				Object *iisoixfrm; // [20:20] Incomplete isochronous IN transfer mask
				Object *pxfrm_iisooxfrm; // [21:21] Incomplete periodic transfer mask
				Object *fsuspm; // [22:22] Data fetch suspended mask
				Object *prtim; // [24:24] Host port interrupt mask
				Object *hcim; // [25:25] Host channels interrupt mask
				Object *ptxfem; // [26:26] Periodic TxFIFO empty mask
				Object *cidschgm; // [28:28] Connector ID status change mask
				Object *discint; // [29:29] Disconnect detected interrupt mask
				Object *srqim; // [30:30] Session request/new session detected interrupt mask
				Object *wuim; // [31:31] Resume/remote wakeup detected interrupt mask
			} otg_hs_gintmsk;

			// OTG_HS_GRXSTSR_Host (OTG_HS Receive status debug read register (host mode)) bitfields.
			struct {
				Object *chnum; // [0:3] Channel number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
			} otg_hs_grxstsr_host;

			// OTG_HS_GRXSTSP_Host (OTG_HS status read and pop register (host mode)) bitfields.
			struct {
				Object *chnum; // [0:3] Channel number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
			} otg_hs_grxstsp_host;

			// OTG_HS_GRXFSIZ (OTG_HS Receive FIFO size register) bitfields.
			struct {
				Object *rxfd; // [0:15] RxFIFO depth
			} otg_hs_grxfsiz;

			// OTG_HS_GNPTXFSIZ_Host (OTG_HS nonperiodic transmit FIFO size register (host mode)) bitfields.
			struct {
				Object *nptxfsa; // [0:15] Nonperiodic transmit RAM start address
				Object *nptxfd; // [16:31] Nonperiodic TxFIFO depth
			} otg_hs_gnptxfsiz_host;

			// OTG_HS_TX0FSIZ_Peripheral (Endpoint 0 transmit FIFO size (peripheral mode)) bitfields.
			struct {
				Object *tx0fsa; // [0:15] Endpoint 0 transmit RAM start address
				Object *tx0fd; // [16:31] Endpoint 0 TxFIFO depth
			} otg_hs_tx0fsiz_peripheral;

			// OTG_HS_GNPTXSTS (OTG_HS nonperiodic transmit FIFO/queue status register) bitfields.
			struct {
				Object *nptxfsav; // [0:15] Nonperiodic TxFIFO space available
				Object *nptqxsav; // [16:23] Nonperiodic transmit request queue space available
				Object *nptxqtop; // [24:30] Top of the nonperiodic transmit request queue
			} otg_hs_gnptxsts;

			// OTG_HS_GCCFG (OTG_HS general core configuration register) bitfields.
			struct {
				Object *pwrdwn; // [16:16] Power down
				Object *i2cpaden; // [17:17] Enable I2C bus connection for the external I2C PHY interface
				Object *vbusasen; // [18:18] Enable the VBUS sensing device
				Object *vbusbsen; // [19:19] Enable the VBUS sensing device
				Object *sofouten; // [20:20] SOF output enable
				Object *novbussens; // [21:21] VBUS sensing disable option
			} otg_hs_gccfg;

			// OTG_HS_CID (OTG_HS core ID register) bitfields.
			struct {
				Object *product_id; // [0:31] Product ID field
			} otg_hs_cid;

			// OTG_HS_HPTXFSIZ (OTG_HS Host periodic transmit FIFO size register) bitfields.
			struct {
				Object *ptxsa; // [0:15] Host periodic TxFIFO start address
				Object *ptxfd; // [16:31] Host periodic TxFIFO depth
			} otg_hs_hptxfsiz;

			// OTG_HS_DIEPTXF1 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf1;

			// OTG_HS_DIEPTXF2 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf2;

			// OTG_HS_DIEPTXF3 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf3;

			// OTG_HS_DIEPTXF4 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf4;

			// OTG_HS_DIEPTXF5 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf5;

			// OTG_HS_DIEPTXF6 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf6;

			// OTG_HS_DIEPTXF7 (OTG_HS device IN endpoint transmit FIFO size register) bitfields.
			struct {
				Object *ineptxsa; // [0:15] IN endpoint FIFOx transmit RAM start address
				Object *ineptxfd; // [16:31] IN endpoint TxFIFO depth
			} otg_hs_dieptxf7;

			// OTG_HS_GRXSTSR_Peripheral (OTG_HS Receive status debug read register (peripheral mode mode)) bitfields.
			struct {
				Object *epnum; // [0:3] Endpoint number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
				Object *frmnum; // [21:24] Frame number
			} otg_hs_grxstsr_peripheral;

			// OTG_HS_GRXSTSP_Peripheral (OTG_HS status read and pop register (peripheral mode)) bitfields.
			struct {
				Object *epnum; // [0:3] Endpoint number
				Object *bcnt; // [4:14] Byte count
				Object *dpid; // [15:16] Data PID
				Object *pktsts; // [17:20] Packet status
				Object *frmnum; // [21:24] Frame number
			} otg_hs_grxstsp_peripheral;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_HS_GLOBALState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_hs_global_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_HS_GLOBALState *state = STM32_OTG_HS_GLOBAL_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.otg_hs_gotgctl = cm_object_get_child_by_name(obj, "OTG_HS_GOTGCTL");
	state->f4.reg.otg_hs_gotgint = cm_object_get_child_by_name(obj, "OTG_HS_GOTGINT");
	state->f4.reg.otg_hs_gahbcfg = cm_object_get_child_by_name(obj, "OTG_HS_GAHBCFG");
	state->f4.reg.otg_hs_gusbcfg = cm_object_get_child_by_name(obj, "OTG_HS_GUSBCFG");
	state->f4.reg.otg_hs_grstctl = cm_object_get_child_by_name(obj, "OTG_HS_GRSTCTL");
	state->f4.reg.otg_hs_gintsts = cm_object_get_child_by_name(obj, "OTG_HS_GINTSTS");
	state->f4.reg.otg_hs_gintmsk = cm_object_get_child_by_name(obj, "OTG_HS_GINTMSK");
	state->f4.reg.otg_hs_grxstsr_host = cm_object_get_child_by_name(obj, "OTG_HS_GRXSTSR_Host");
	state->f4.reg.otg_hs_grxstsp_host = cm_object_get_child_by_name(obj, "OTG_HS_GRXSTSP_Host");
	state->f4.reg.otg_hs_grxfsiz = cm_object_get_child_by_name(obj, "OTG_HS_GRXFSIZ");
	state->f4.reg.otg_hs_gnptxfsiz_host = cm_object_get_child_by_name(obj, "OTG_HS_GNPTXFSIZ_Host");
	state->f4.reg.otg_hs_tx0fsiz_peripheral = cm_object_get_child_by_name(obj, "OTG_HS_TX0FSIZ_Peripheral");
	state->f4.reg.otg_hs_gnptxsts = cm_object_get_child_by_name(obj, "OTG_HS_GNPTXSTS");
	state->f4.reg.otg_hs_gccfg = cm_object_get_child_by_name(obj, "OTG_HS_GCCFG");
	state->f4.reg.otg_hs_cid = cm_object_get_child_by_name(obj, "OTG_HS_CID");
	state->f4.reg.otg_hs_hptxfsiz = cm_object_get_child_by_name(obj, "OTG_HS_HPTXFSIZ");
	state->f4.reg.otg_hs_dieptxf1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF1");
	state->f4.reg.otg_hs_dieptxf2 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF2");
	state->f4.reg.otg_hs_dieptxf3 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF3");
	state->f4.reg.otg_hs_dieptxf4 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF4");
	state->f4.reg.otg_hs_dieptxf5 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF5");
	state->f4.reg.otg_hs_dieptxf6 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF6");
	state->f4.reg.otg_hs_dieptxf7 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTXF7");
	state->f4.reg.otg_hs_grxstsr_peripheral = cm_object_get_child_by_name(obj, "OTG_HS_GRXSTSR_Peripheral");
	state->f4.reg.otg_hs_grxstsp_peripheral = cm_object_get_child_by_name(obj, "OTG_HS_GRXSTSP_Peripheral");

	// OTG_HS_GOTGCTL bitfields.
	state->f4.fld.otg_hs_gotgctl.srqscs = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "SRQSCS");
	state->f4.fld.otg_hs_gotgctl.srq = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "SRQ");
	state->f4.fld.otg_hs_gotgctl.hngscs = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "HNGSCS");
	state->f4.fld.otg_hs_gotgctl.hnprq = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "HNPRQ");
	state->f4.fld.otg_hs_gotgctl.hshnpen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "HSHNPEN");
	state->f4.fld.otg_hs_gotgctl.dhnpen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "DHNPEN");
	state->f4.fld.otg_hs_gotgctl.cidsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "CIDSTS");
	state->f4.fld.otg_hs_gotgctl.dbct = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "DBCT");
	state->f4.fld.otg_hs_gotgctl.asvld = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "ASVLD");
	state->f4.fld.otg_hs_gotgctl.bsvld = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgctl, "BSVLD");

	// OTG_HS_GOTGINT bitfields.
	state->f4.fld.otg_hs_gotgint.sedet = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "SEDET");
	state->f4.fld.otg_hs_gotgint.srsschg = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "SRSSCHG");
	state->f4.fld.otg_hs_gotgint.hnsschg = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "HNSSCHG");
	state->f4.fld.otg_hs_gotgint.hngdet = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "HNGDET");
	state->f4.fld.otg_hs_gotgint.adtochg = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "ADTOCHG");
	state->f4.fld.otg_hs_gotgint.dbcdne = cm_object_get_child_by_name(state->f4.reg.otg_hs_gotgint, "DBCDNE");

	// OTG_HS_GAHBCFG bitfields.
	state->f4.fld.otg_hs_gahbcfg.gint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gahbcfg, "GINT");
	state->f4.fld.otg_hs_gahbcfg.hbstlen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gahbcfg, "HBSTLEN");
	state->f4.fld.otg_hs_gahbcfg.dmaen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gahbcfg, "DMAEN");
	state->f4.fld.otg_hs_gahbcfg.txfelvl = cm_object_get_child_by_name(state->f4.reg.otg_hs_gahbcfg, "TXFELVL");
	state->f4.fld.otg_hs_gahbcfg.ptxfelvl = cm_object_get_child_by_name(state->f4.reg.otg_hs_gahbcfg, "PTXFELVL");

	// OTG_HS_GUSBCFG bitfields.
	state->f4.fld.otg_hs_gusbcfg.tocal = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "TOCAL");
	state->f4.fld.otg_hs_gusbcfg.physel = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "PHYSEL");
	state->f4.fld.otg_hs_gusbcfg.srpcap = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "SRPCAP");
	state->f4.fld.otg_hs_gusbcfg.hnpcap = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "HNPCAP");
	state->f4.fld.otg_hs_gusbcfg.trdt = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "TRDT");
	state->f4.fld.otg_hs_gusbcfg.phylpcs = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "PHYLPCS");
	state->f4.fld.otg_hs_gusbcfg.ulpifsls = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPIFSLS");
	state->f4.fld.otg_hs_gusbcfg.ulpiar = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPIAR");
	state->f4.fld.otg_hs_gusbcfg.ulpicsm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPICSM");
	state->f4.fld.otg_hs_gusbcfg.ulpievbusd = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPIEVBUSD");
	state->f4.fld.otg_hs_gusbcfg.ulpievbusi = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPIEVBUSI");
	state->f4.fld.otg_hs_gusbcfg.tsdps = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "TSDPS");
	state->f4.fld.otg_hs_gusbcfg.pcci = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "PCCI");
	state->f4.fld.otg_hs_gusbcfg.ptci = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "PTCI");
	state->f4.fld.otg_hs_gusbcfg.ulpiipd = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "ULPIIPD");
	state->f4.fld.otg_hs_gusbcfg.fhmod = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "FHMOD");
	state->f4.fld.otg_hs_gusbcfg.fdmod = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "FDMOD");
	state->f4.fld.otg_hs_gusbcfg.ctxpkt = cm_object_get_child_by_name(state->f4.reg.otg_hs_gusbcfg, "CTXPKT");

	// OTG_HS_GRSTCTL bitfields.
	state->f4.fld.otg_hs_grstctl.csrst = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "CSRST");
	state->f4.fld.otg_hs_grstctl.hsrst = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "HSRST");
	state->f4.fld.otg_hs_grstctl.fcrst = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "FCRST");
	state->f4.fld.otg_hs_grstctl.rxfflsh = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "RXFFLSH");
	state->f4.fld.otg_hs_grstctl.txfflsh = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "TXFFLSH");
	state->f4.fld.otg_hs_grstctl.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "TXFNUM");
	state->f4.fld.otg_hs_grstctl.dmareq = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "DMAREQ");
	state->f4.fld.otg_hs_grstctl.ahbidl = cm_object_get_child_by_name(state->f4.reg.otg_hs_grstctl, "AHBIDL");

	// OTG_HS_GINTSTS bitfields.
	state->f4.fld.otg_hs_gintsts.cmod = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "CMOD");
	state->f4.fld.otg_hs_gintsts.mmis = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "MMIS");
	state->f4.fld.otg_hs_gintsts.otgint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "OTGINT");
	state->f4.fld.otg_hs_gintsts.sof = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "SOF");
	state->f4.fld.otg_hs_gintsts.rxflvl = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "RXFLVL");
	state->f4.fld.otg_hs_gintsts.nptxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "NPTXFE");
	state->f4.fld.otg_hs_gintsts.ginakeff = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "GINAKEFF");
	state->f4.fld.otg_hs_gintsts.boutnakeff = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "BOUTNAKEFF");
	state->f4.fld.otg_hs_gintsts.esusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "ESUSP");
	state->f4.fld.otg_hs_gintsts.usbsusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "USBSUSP");
	state->f4.fld.otg_hs_gintsts.usbrst = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "USBRST");
	state->f4.fld.otg_hs_gintsts.enumdne = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "ENUMDNE");
	state->f4.fld.otg_hs_gintsts.isoodrp = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "ISOODRP");
	state->f4.fld.otg_hs_gintsts.eopf = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "EOPF");
	state->f4.fld.otg_hs_gintsts.iepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "IEPINT");
	state->f4.fld.otg_hs_gintsts.oepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "OEPINT");
	state->f4.fld.otg_hs_gintsts.iisoixfr = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "IISOIXFR");
	state->f4.fld.otg_hs_gintsts.pxfr_incompisoout = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "PXFR_INCOMPISOOUT");
	state->f4.fld.otg_hs_gintsts.datafsusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "DATAFSUSP");
	state->f4.fld.otg_hs_gintsts.hprtint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "HPRTINT");
	state->f4.fld.otg_hs_gintsts.hcint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "HCINT");
	state->f4.fld.otg_hs_gintsts.ptxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "PTXFE");
	state->f4.fld.otg_hs_gintsts.cidschg = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "CIDSCHG");
	state->f4.fld.otg_hs_gintsts.discint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "DISCINT");
	state->f4.fld.otg_hs_gintsts.srqint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "SRQINT");
	state->f4.fld.otg_hs_gintsts.wkuint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintsts, "WKUINT");

	// OTG_HS_GINTMSK bitfields.
	state->f4.fld.otg_hs_gintmsk.mmism = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "MMISM");
	state->f4.fld.otg_hs_gintmsk.otgint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "OTGINT");
	state->f4.fld.otg_hs_gintmsk.sofm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "SOFM");
	state->f4.fld.otg_hs_gintmsk.rxflvlm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "RXFLVLM");
	state->f4.fld.otg_hs_gintmsk.nptxfem = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "NPTXFEM");
	state->f4.fld.otg_hs_gintmsk.ginakeffm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "GINAKEFFM");
	state->f4.fld.otg_hs_gintmsk.gonakeffm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "GONAKEFFM");
	state->f4.fld.otg_hs_gintmsk.esuspm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "ESUSPM");
	state->f4.fld.otg_hs_gintmsk.usbsuspm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "USBSUSPM");
	state->f4.fld.otg_hs_gintmsk.usbrst = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "USBRST");
	state->f4.fld.otg_hs_gintmsk.enumdnem = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "ENUMDNEM");
	state->f4.fld.otg_hs_gintmsk.isoodrpm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "ISOODRPM");
	state->f4.fld.otg_hs_gintmsk.eopfm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "EOPFM");
	state->f4.fld.otg_hs_gintmsk.epmism = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "EPMISM");
	state->f4.fld.otg_hs_gintmsk.iepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "IEPINT");
	state->f4.fld.otg_hs_gintmsk.oepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "OEPINT");
	state->f4.fld.otg_hs_gintmsk.iisoixfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "IISOIXFRM");
	state->f4.fld.otg_hs_gintmsk.pxfrm_iisooxfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "PXFRM_IISOOXFRM");
	state->f4.fld.otg_hs_gintmsk.fsuspm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "FSUSPM");
	state->f4.fld.otg_hs_gintmsk.prtim = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "PRTIM");
	state->f4.fld.otg_hs_gintmsk.hcim = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "HCIM");
	state->f4.fld.otg_hs_gintmsk.ptxfem = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "PTXFEM");
	state->f4.fld.otg_hs_gintmsk.cidschgm = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "CIDSCHGM");
	state->f4.fld.otg_hs_gintmsk.discint = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "DISCINT");
	state->f4.fld.otg_hs_gintmsk.srqim = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "SRQIM");
	state->f4.fld.otg_hs_gintmsk.wuim = cm_object_get_child_by_name(state->f4.reg.otg_hs_gintmsk, "WUIM");

	// OTG_HS_GRXSTSR_Host bitfields.
	state->f4.fld.otg_hs_grxstsr_host.chnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_host, "CHNUM");
	state->f4.fld.otg_hs_grxstsr_host.bcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_host, "BCNT");
	state->f4.fld.otg_hs_grxstsr_host.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_host, "DPID");
	state->f4.fld.otg_hs_grxstsr_host.pktsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_host, "PKTSTS");

	// OTG_HS_GRXSTSP_Host bitfields.
	state->f4.fld.otg_hs_grxstsp_host.chnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_host, "CHNUM");
	state->f4.fld.otg_hs_grxstsp_host.bcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_host, "BCNT");
	state->f4.fld.otg_hs_grxstsp_host.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_host, "DPID");
	state->f4.fld.otg_hs_grxstsp_host.pktsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_host, "PKTSTS");

	// OTG_HS_GRXFSIZ bitfields.
	state->f4.fld.otg_hs_grxfsiz.rxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxfsiz, "RXFD");

	// OTG_HS_GNPTXFSIZ_Host bitfields.
	state->f4.fld.otg_hs_gnptxfsiz_host.nptxfsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_gnptxfsiz_host, "NPTXFSA");
	state->f4.fld.otg_hs_gnptxfsiz_host.nptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_gnptxfsiz_host, "NPTXFD");

	// OTG_HS_TX0FSIZ_Peripheral bitfields.
	state->f4.fld.otg_hs_tx0fsiz_peripheral.tx0fsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_tx0fsiz_peripheral, "TX0FSA");
	state->f4.fld.otg_hs_tx0fsiz_peripheral.tx0fd = cm_object_get_child_by_name(state->f4.reg.otg_hs_tx0fsiz_peripheral, "TX0FD");

	// OTG_HS_GNPTXSTS bitfields.
	state->f4.fld.otg_hs_gnptxsts.nptxfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_gnptxsts, "NPTXFSAV");
	state->f4.fld.otg_hs_gnptxsts.nptqxsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_gnptxsts, "NPTQXSAV");
	state->f4.fld.otg_hs_gnptxsts.nptxqtop = cm_object_get_child_by_name(state->f4.reg.otg_hs_gnptxsts, "NPTXQTOP");

	// OTG_HS_GCCFG bitfields.
	state->f4.fld.otg_hs_gccfg.pwrdwn = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "PWRDWN");
	state->f4.fld.otg_hs_gccfg.i2cpaden = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "I2CPADEN");
	state->f4.fld.otg_hs_gccfg.vbusasen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "VBUSASEN");
	state->f4.fld.otg_hs_gccfg.vbusbsen = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "VBUSBSEN");
	state->f4.fld.otg_hs_gccfg.sofouten = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "SOFOUTEN");
	state->f4.fld.otg_hs_gccfg.novbussens = cm_object_get_child_by_name(state->f4.reg.otg_hs_gccfg, "NOVBUSSENS");

	// OTG_HS_CID bitfields.
	state->f4.fld.otg_hs_cid.product_id = cm_object_get_child_by_name(state->f4.reg.otg_hs_cid, "PRODUCT_ID");

	// OTG_HS_HPTXFSIZ bitfields.
	state->f4.fld.otg_hs_hptxfsiz.ptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_hptxfsiz, "PTXSA");
	state->f4.fld.otg_hs_hptxfsiz.ptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_hptxfsiz, "PTXFD");

	// OTG_HS_DIEPTXF1 bitfields.
	state->f4.fld.otg_hs_dieptxf1.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf1, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf1.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf1, "INEPTXFD");

	// OTG_HS_DIEPTXF2 bitfields.
	state->f4.fld.otg_hs_dieptxf2.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf2, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf2.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf2, "INEPTXFD");

	// OTG_HS_DIEPTXF3 bitfields.
	state->f4.fld.otg_hs_dieptxf3.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf3, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf3.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf3, "INEPTXFD");

	// OTG_HS_DIEPTXF4 bitfields.
	state->f4.fld.otg_hs_dieptxf4.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf4, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf4.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf4, "INEPTXFD");

	// OTG_HS_DIEPTXF5 bitfields.
	state->f4.fld.otg_hs_dieptxf5.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf5, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf5.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf5, "INEPTXFD");

	// OTG_HS_DIEPTXF6 bitfields.
	state->f4.fld.otg_hs_dieptxf6.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf6, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf6.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf6, "INEPTXFD");

	// OTG_HS_DIEPTXF7 bitfields.
	state->f4.fld.otg_hs_dieptxf7.ineptxsa = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf7, "INEPTXSA");
	state->f4.fld.otg_hs_dieptxf7.ineptxfd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptxf7, "INEPTXFD");

	// OTG_HS_GRXSTSR_Peripheral bitfields.
	state->f4.fld.otg_hs_grxstsr_peripheral.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_peripheral, "EPNUM");
	state->f4.fld.otg_hs_grxstsr_peripheral.bcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_peripheral, "BCNT");
	state->f4.fld.otg_hs_grxstsr_peripheral.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_peripheral, "DPID");
	state->f4.fld.otg_hs_grxstsr_peripheral.pktsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_peripheral, "PKTSTS");
	state->f4.fld.otg_hs_grxstsr_peripheral.frmnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsr_peripheral, "FRMNUM");

	// OTG_HS_GRXSTSP_Peripheral bitfields.
	state->f4.fld.otg_hs_grxstsp_peripheral.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_peripheral, "EPNUM");
	state->f4.fld.otg_hs_grxstsp_peripheral.bcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_peripheral, "BCNT");
	state->f4.fld.otg_hs_grxstsp_peripheral.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_peripheral, "DPID");
	state->f4.fld.otg_hs_grxstsp_peripheral.pktsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_peripheral, "PKTSTS");
	state->f4.fld.otg_hs_grxstsp_peripheral.frmnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_grxstsp_peripheral, "FRMNUM");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_HS_HOST (USB on the go high speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_HS_HOST (USB on the go high speed) registers.
		struct {
			Object *otg_hs_hcfg; // 0x0 OTG_HS host configuration register
			Object *otg_hs_hfir; // 0x4 OTG_HS Host frame interval register
			Object *otg_hs_hfnum; // 0x8 OTG_HS host frame number/frame time remaining register
			Object *otg_hs_hptxsts; // 0x10 OTG_HS_Host periodic transmit FIFO/queue status register
			Object *otg_hs_haint; // 0x14 OTG_HS Host all channels interrupt register
			Object *otg_hs_haintmsk; // 0x18 OTG_HS host all channels interrupt mask register
			Object *otg_hs_hprt; // 0x40 OTG_HS host port control and status register
			Object *otg_hs_hcchar0; // 0x100 OTG_HS host channel-0 characteristics register
			Object *otg_hs_hcchar1; // 0x120 OTG_HS host channel-1 characteristics register
			Object *otg_hs_hcchar2; // 0x140 OTG_HS host channel-2 characteristics register
			Object *otg_hs_hcchar3; // 0x160 OTG_HS host channel-3 characteristics register
			Object *otg_hs_hcchar4; // 0x180 OTG_HS host channel-4 characteristics register
			Object *otg_hs_hcchar5; // 0x1A0 OTG_HS host channel-5 characteristics register
			Object *otg_hs_hcchar6; // 0x1C0 OTG_HS host channel-6 characteristics register
			Object *otg_hs_hcchar7; // 0x1E0 OTG_HS host channel-7 characteristics register
			Object *otg_hs_hcchar8; // 0x200 OTG_HS host channel-8 characteristics register
			Object *otg_hs_hcchar9; // 0x220 OTG_HS host channel-9 characteristics register
			Object *otg_hs_hcchar10; // 0x240 OTG_HS host channel-10 characteristics register
			Object *otg_hs_hcchar11; // 0x260 OTG_HS host channel-11 characteristics register
			Object *otg_hs_hcsplt0; // 0x104 OTG_HS host channel-0 split control register
			Object *otg_hs_hcsplt1; // 0x124 OTG_HS host channel-1 split control register
			Object *otg_hs_hcsplt2; // 0x144 OTG_HS host channel-2 split control register
			Object *otg_hs_hcsplt3; // 0x164 OTG_HS host channel-3 split control register
			Object *otg_hs_hcsplt4; // 0x184 OTG_HS host channel-4 split control register
			Object *otg_hs_hcsplt5; // 0x1A4 OTG_HS host channel-5 split control register
			Object *otg_hs_hcsplt6; // 0x1C4 OTG_HS host channel-6 split control register
			Object *otg_hs_hcsplt7; // 0x1E4 OTG_HS host channel-7 split control register
			Object *otg_hs_hcsplt8; // 0x204 OTG_HS host channel-8 split control register
			Object *otg_hs_hcsplt9; // 0x224 OTG_HS host channel-9 split control register
			Object *otg_hs_hcsplt10; // 0x244 OTG_HS host channel-10 split control register
			Object *otg_hs_hcsplt11; // 0x264 OTG_HS host channel-11 split control register
			Object *otg_hs_hcint0; // 0x108 OTG_HS host channel-11 interrupt register
			Object *otg_hs_hcint1; // 0x128 OTG_HS host channel-1 interrupt register
			Object *otg_hs_hcint2; // 0x148 OTG_HS host channel-2 interrupt register
			Object *otg_hs_hcint3; // 0x168 OTG_HS host channel-3 interrupt register
			Object *otg_hs_hcint4; // 0x188 OTG_HS host channel-4 interrupt register
			Object *otg_hs_hcint5; // 0x1A8 OTG_HS host channel-5 interrupt register
			Object *otg_hs_hcint6; // 0x1C8 OTG_HS host channel-6 interrupt register
			Object *otg_hs_hcint7; // 0x1E8 OTG_HS host channel-7 interrupt register
			Object *otg_hs_hcint8; // 0x208 OTG_HS host channel-8 interrupt register
			Object *otg_hs_hcint9; // 0x228 OTG_HS host channel-9 interrupt register
			Object *otg_hs_hcint10; // 0x248 OTG_HS host channel-10 interrupt register
			Object *otg_hs_hcint11; // 0x268 OTG_HS host channel-11 interrupt register
			Object *otg_hs_hcintmsk0; // 0x10C OTG_HS host channel-11 interrupt mask register
			Object *otg_hs_hcintmsk1; // 0x12C OTG_HS host channel-1 interrupt mask register
			Object *otg_hs_hcintmsk2; // 0x14C OTG_HS host channel-2 interrupt mask register
			Object *otg_hs_hcintmsk3; // 0x16C OTG_HS host channel-3 interrupt mask register
			Object *otg_hs_hcintmsk4; // 0x18C OTG_HS host channel-4 interrupt mask register
			Object *otg_hs_hcintmsk5; // 0x1AC OTG_HS host channel-5 interrupt mask register
			Object *otg_hs_hcintmsk6; // 0x1CC OTG_HS host channel-6 interrupt mask register
			Object *otg_hs_hcintmsk7; // 0x1EC OTG_HS host channel-7 interrupt mask register
			Object *otg_hs_hcintmsk8; // 0x20C OTG_HS host channel-8 interrupt mask register
			Object *otg_hs_hcintmsk9; // 0x22C OTG_HS host channel-9 interrupt mask register
			Object *otg_hs_hcintmsk10; // 0x24C OTG_HS host channel-10 interrupt mask register
			Object *otg_hs_hcintmsk11; // 0x26C OTG_HS host channel-11 interrupt mask register
			Object *otg_hs_hctsiz0; // 0x110 OTG_HS host channel-11 transfer size register
			Object *otg_hs_hctsiz1; // 0x130 OTG_HS host channel-1 transfer size register
			Object *otg_hs_hctsiz2; // 0x150 OTG_HS host channel-2 transfer size register
			Object *otg_hs_hctsiz3; // 0x170 OTG_HS host channel-3 transfer size register
			Object *otg_hs_hctsiz4; // 0x190 OTG_HS host channel-4 transfer size register
			Object *otg_hs_hctsiz5; // 0x1B0 OTG_HS host channel-5 transfer size register
			Object *otg_hs_hctsiz6; // 0x1D0 OTG_HS host channel-6 transfer size register
			Object *otg_hs_hctsiz7; // 0x1F0 OTG_HS host channel-7 transfer size register
			Object *otg_hs_hctsiz8; // 0x210 OTG_HS host channel-8 transfer size register
			Object *otg_hs_hctsiz9; // 0x230 OTG_HS host channel-9 transfer size register
			Object *otg_hs_hctsiz10; // 0x250 OTG_HS host channel-10 transfer size register
			Object *otg_hs_hctsiz11; // 0x270 OTG_HS host channel-11 transfer size register
			Object *otg_hs_hcdma0; // 0x114 OTG_HS host channel-0 DMA address register
			Object *otg_hs_hcdma1; // 0x134 OTG_HS host channel-1 DMA address register
			Object *otg_hs_hcdma2; // 0x154 OTG_HS host channel-2 DMA address register
			Object *otg_hs_hcdma3; // 0x174 OTG_HS host channel-3 DMA address register
			Object *otg_hs_hcdma4; // 0x194 OTG_HS host channel-4 DMA address register
			Object *otg_hs_hcdma5; // 0x1B4 OTG_HS host channel-5 DMA address register
			Object *otg_hs_hcdma6; // 0x1D4 OTG_HS host channel-6 DMA address register
			Object *otg_hs_hcdma7; // 0x1F4 OTG_HS host channel-7 DMA address register
			Object *otg_hs_hcdma8; // 0x214 OTG_HS host channel-8 DMA address register
			Object *otg_hs_hcdma9; // 0x234 OTG_HS host channel-9 DMA address register
			Object *otg_hs_hcdma10; // 0x254 OTG_HS host channel-10 DMA address register
			Object *otg_hs_hcdma11; // 0x274 OTG_HS host channel-11 DMA address register
		} reg;

		struct {

			// OTG_HS_HCFG (OTG_HS host configuration register) bitfields.
			struct {
				Object *fslspcs; // [0:1] FS/LS PHY clock select
				Object *fslss; // [2:2] FS- and LS-only support
			} otg_hs_hcfg;

			// OTG_HS_HFIR (OTG_HS Host frame interval register) bitfields.
			struct {
				Object *frivl; // [0:15] Frame interval
			} otg_hs_hfir;

			// OTG_HS_HFNUM (OTG_HS host frame number/frame time remaining register) bitfields.
			struct {
				Object *frnum; // [0:15] Frame number
				Object *ftrem; // [16:31] Frame time remaining
			} otg_hs_hfnum;

			// OTG_HS_HPTXSTS (OTG_HS_Host periodic transmit FIFO/queue status register) bitfields.
			struct {
				Object *ptxfsavl; // [0:15] Periodic transmit data FIFO space available
				Object *ptxqsav; // [16:23] Periodic transmit request queue space available
				Object *ptxqtop; // [24:31] Top of the periodic transmit request queue
			} otg_hs_hptxsts;

			// OTG_HS_HAINT (OTG_HS Host all channels interrupt register) bitfields.
			struct {
				Object *haint; // [0:15] Channel interrupts
			} otg_hs_haint;

			// OTG_HS_HAINTMSK (OTG_HS host all channels interrupt mask register) bitfields.
			struct {
				Object *haintm; // [0:15] Channel interrupt mask
			} otg_hs_haintmsk;

			// OTG_HS_HPRT (OTG_HS host port control and status register) bitfields.
			struct {
				Object *pcsts; // [0:0] Port connect status
				Object *pcdet; // [1:1] Port connect detected
				Object *pena; // [2:2] Port enable
				Object *penchng; // [3:3] Port enable/disable change
				Object *poca; // [4:4] Port overcurrent active
				Object *pocchng; // [5:5] Port overcurrent change
				Object *pres; // [6:6] Port resume
				Object *psusp; // [7:7] Port suspend
				Object *prst; // [8:8] Port reset
				Object *plsts; // [10:11] Port line status
				Object *ppwr; // [12:12] Port power
				Object *ptctl; // [13:16] Port test control
				Object *pspd; // [17:18] Port speed
			} otg_hs_hprt;

			// OTG_HS_HCCHAR0 (OTG_HS host channel-0 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar0;

			// OTG_HS_HCCHAR1 (OTG_HS host channel-1 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar1;

			// OTG_HS_HCCHAR2 (OTG_HS host channel-2 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar2;

			// OTG_HS_HCCHAR3 (OTG_HS host channel-3 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar3;

			// OTG_HS_HCCHAR4 (OTG_HS host channel-4 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar4;

			// OTG_HS_HCCHAR5 (OTG_HS host channel-5 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar5;

			// OTG_HS_HCCHAR6 (OTG_HS host channel-6 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar6;

			// OTG_HS_HCCHAR7 (OTG_HS host channel-7 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar7;

			// OTG_HS_HCCHAR8 (OTG_HS host channel-8 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar8;

			// OTG_HS_HCCHAR9 (OTG_HS host channel-9 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar9;

			// OTG_HS_HCCHAR10 (OTG_HS host channel-10 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar10;

			// OTG_HS_HCCHAR11 (OTG_HS host channel-11 characteristics register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *epnum; // [11:14] Endpoint number
				Object *epdir; // [15:15] Endpoint direction
				Object *lsdev; // [17:17] Low-speed device
				Object *eptyp; // [18:19] Endpoint type
				Object *mc; // [20:21] Multi Count (MC) / Error Count (EC)
				Object *dad; // [22:28] Device address
				Object *oddfrm; // [29:29] Odd frame
				Object *chdis; // [30:30] Channel disable
				Object *chena; // [31:31] Channel enable
			} otg_hs_hcchar11;

			// OTG_HS_HCSPLT0 (OTG_HS host channel-0 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt0;

			// OTG_HS_HCSPLT1 (OTG_HS host channel-1 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt1;

			// OTG_HS_HCSPLT2 (OTG_HS host channel-2 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt2;

			// OTG_HS_HCSPLT3 (OTG_HS host channel-3 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt3;

			// OTG_HS_HCSPLT4 (OTG_HS host channel-4 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt4;

			// OTG_HS_HCSPLT5 (OTG_HS host channel-5 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt5;

			// OTG_HS_HCSPLT6 (OTG_HS host channel-6 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt6;

			// OTG_HS_HCSPLT7 (OTG_HS host channel-7 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt7;

			// OTG_HS_HCSPLT8 (OTG_HS host channel-8 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt8;

			// OTG_HS_HCSPLT9 (OTG_HS host channel-9 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt9;

			// OTG_HS_HCSPLT10 (OTG_HS host channel-10 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt10;

			// OTG_HS_HCSPLT11 (OTG_HS host channel-11 split control register) bitfields.
			struct {
				Object *prtaddr; // [0:6] Port address
				Object *hubaddr; // [7:13] Hub address
				Object *xactpos; // [14:15] XACTPOS
				Object *complsplt; // [16:16] Do complete split
				Object *spliten; // [31:31] Split enable
			} otg_hs_hcsplt11;

			// OTG_HS_HCINT0 (OTG_HS host channel-11 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint0;

			// OTG_HS_HCINT1 (OTG_HS host channel-1 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint1;

			// OTG_HS_HCINT2 (OTG_HS host channel-2 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint2;

			// OTG_HS_HCINT3 (OTG_HS host channel-3 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint3;

			// OTG_HS_HCINT4 (OTG_HS host channel-4 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint4;

			// OTG_HS_HCINT5 (OTG_HS host channel-5 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint5;

			// OTG_HS_HCINT6 (OTG_HS host channel-6 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint6;

			// OTG_HS_HCINT7 (OTG_HS host channel-7 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint7;

			// OTG_HS_HCINT8 (OTG_HS host channel-8 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint8;

			// OTG_HS_HCINT9 (OTG_HS host channel-9 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint9;

			// OTG_HS_HCINT10 (OTG_HS host channel-10 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint10;

			// OTG_HS_HCINT11 (OTG_HS host channel-11 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed
				Object *chh; // [1:1] Channel halted
				Object *ahberr; // [2:2] AHB error
				Object *stall; // [3:3] STALL response received interrupt
				Object *nak; // [4:4] NAK response received interrupt
				Object *ack; // [5:5] ACK response received/transmitted interrupt
				Object *nyet; // [6:6] Response received interrupt
				Object *txerr; // [7:7] Transaction error
				Object *bberr; // [8:8] Babble error
				Object *frmor; // [9:9] Frame overrun
				Object *dterr; // [10:10] Data toggle error
			} otg_hs_hcint11;

			// OTG_HS_HCINTMSK0 (OTG_HS host channel-11 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk0;

			// OTG_HS_HCINTMSK1 (OTG_HS host channel-1 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk1;

			// OTG_HS_HCINTMSK2 (OTG_HS host channel-2 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk2;

			// OTG_HS_HCINTMSK3 (OTG_HS host channel-3 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk3;

			// OTG_HS_HCINTMSK4 (OTG_HS host channel-4 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk4;

			// OTG_HS_HCINTMSK5 (OTG_HS host channel-5 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk5;

			// OTG_HS_HCINTMSK6 (OTG_HS host channel-6 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk6;

			// OTG_HS_HCINTMSK7 (OTG_HS host channel-7 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk7;

			// OTG_HS_HCINTMSK8 (OTG_HS host channel-8 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk8;

			// OTG_HS_HCINTMSK9 (OTG_HS host channel-9 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk9;

			// OTG_HS_HCINTMSK10 (OTG_HS host channel-10 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk10;

			// OTG_HS_HCINTMSK11 (OTG_HS host channel-11 interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed mask
				Object *chhm; // [1:1] Channel halted mask
				Object *ahberr; // [2:2] AHB error
				Object *stallm; // [3:3] STALL response received interrupt mask
				Object *nakm; // [4:4] NAK response received interrupt mask
				Object *ackm; // [5:5] ACK response received/transmitted interrupt mask
				Object *nyet; // [6:6] Response received interrupt mask
				Object *txerrm; // [7:7] Transaction error mask
				Object *bberrm; // [8:8] Babble error mask
				Object *frmorm; // [9:9] Frame overrun mask
				Object *dterrm; // [10:10] Data toggle error mask
			} otg_hs_hcintmsk11;

			// OTG_HS_HCTSIZ0 (OTG_HS host channel-11 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz0;

			// OTG_HS_HCTSIZ1 (OTG_HS host channel-1 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz1;

			// OTG_HS_HCTSIZ2 (OTG_HS host channel-2 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz2;

			// OTG_HS_HCTSIZ3 (OTG_HS host channel-3 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz3;

			// OTG_HS_HCTSIZ4 (OTG_HS host channel-4 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz4;

			// OTG_HS_HCTSIZ5 (OTG_HS host channel-5 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz5;

			// OTG_HS_HCTSIZ6 (OTG_HS host channel-6 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz6;

			// OTG_HS_HCTSIZ7 (OTG_HS host channel-7 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz7;

			// OTG_HS_HCTSIZ8 (OTG_HS host channel-8 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz8;

			// OTG_HS_HCTSIZ9 (OTG_HS host channel-9 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz9;

			// OTG_HS_HCTSIZ10 (OTG_HS host channel-10 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz10;

			// OTG_HS_HCTSIZ11 (OTG_HS host channel-11 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *dpid; // [29:30] Data PID
			} otg_hs_hctsiz11;

			// OTG_HS_HCDMA0 (OTG_HS host channel-0 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma0;

			// OTG_HS_HCDMA1 (OTG_HS host channel-1 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma1;

			// OTG_HS_HCDMA2 (OTG_HS host channel-2 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma2;

			// OTG_HS_HCDMA3 (OTG_HS host channel-3 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma3;

			// OTG_HS_HCDMA4 (OTG_HS host channel-4 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma4;

			// OTG_HS_HCDMA5 (OTG_HS host channel-5 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma5;

			// OTG_HS_HCDMA6 (OTG_HS host channel-6 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma6;

			// OTG_HS_HCDMA7 (OTG_HS host channel-7 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma7;

			// OTG_HS_HCDMA8 (OTG_HS host channel-8 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma8;

			// OTG_HS_HCDMA9 (OTG_HS host channel-9 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma9;

			// OTG_HS_HCDMA10 (OTG_HS host channel-10 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma10;

			// OTG_HS_HCDMA11 (OTG_HS host channel-11 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_hcdma11;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_HS_HOSTState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_hs_host_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_HS_HOSTState *state = STM32_OTG_HS_HOST_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.otg_hs_hcfg = cm_object_get_child_by_name(obj, "OTG_HS_HCFG");
	state->f4.reg.otg_hs_hfir = cm_object_get_child_by_name(obj, "OTG_HS_HFIR");
	state->f4.reg.otg_hs_hfnum = cm_object_get_child_by_name(obj, "OTG_HS_HFNUM");
	state->f4.reg.otg_hs_hptxsts = cm_object_get_child_by_name(obj, "OTG_HS_HPTXSTS");
	state->f4.reg.otg_hs_haint = cm_object_get_child_by_name(obj, "OTG_HS_HAINT");
	state->f4.reg.otg_hs_haintmsk = cm_object_get_child_by_name(obj, "OTG_HS_HAINTMSK");
	state->f4.reg.otg_hs_hprt = cm_object_get_child_by_name(obj, "OTG_HS_HPRT");
	state->f4.reg.otg_hs_hcchar0 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR0");
	state->f4.reg.otg_hs_hcchar1 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR1");
	state->f4.reg.otg_hs_hcchar2 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR2");
	state->f4.reg.otg_hs_hcchar3 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR3");
	state->f4.reg.otg_hs_hcchar4 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR4");
	state->f4.reg.otg_hs_hcchar5 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR5");
	state->f4.reg.otg_hs_hcchar6 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR6");
	state->f4.reg.otg_hs_hcchar7 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR7");
	state->f4.reg.otg_hs_hcchar8 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR8");
	state->f4.reg.otg_hs_hcchar9 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR9");
	state->f4.reg.otg_hs_hcchar10 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR10");
	state->f4.reg.otg_hs_hcchar11 = cm_object_get_child_by_name(obj, "OTG_HS_HCCHAR11");
	state->f4.reg.otg_hs_hcsplt0 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT0");
	state->f4.reg.otg_hs_hcsplt1 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT1");
	state->f4.reg.otg_hs_hcsplt2 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT2");
	state->f4.reg.otg_hs_hcsplt3 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT3");
	state->f4.reg.otg_hs_hcsplt4 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT4");
	state->f4.reg.otg_hs_hcsplt5 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT5");
	state->f4.reg.otg_hs_hcsplt6 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT6");
	state->f4.reg.otg_hs_hcsplt7 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT7");
	state->f4.reg.otg_hs_hcsplt8 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT8");
	state->f4.reg.otg_hs_hcsplt9 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT9");
	state->f4.reg.otg_hs_hcsplt10 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT10");
	state->f4.reg.otg_hs_hcsplt11 = cm_object_get_child_by_name(obj, "OTG_HS_HCSPLT11");
	state->f4.reg.otg_hs_hcint0 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT0");
	state->f4.reg.otg_hs_hcint1 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT1");
	state->f4.reg.otg_hs_hcint2 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT2");
	state->f4.reg.otg_hs_hcint3 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT3");
	state->f4.reg.otg_hs_hcint4 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT4");
	state->f4.reg.otg_hs_hcint5 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT5");
	state->f4.reg.otg_hs_hcint6 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT6");
	state->f4.reg.otg_hs_hcint7 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT7");
	state->f4.reg.otg_hs_hcint8 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT8");
	state->f4.reg.otg_hs_hcint9 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT9");
	state->f4.reg.otg_hs_hcint10 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT10");
	state->f4.reg.otg_hs_hcint11 = cm_object_get_child_by_name(obj, "OTG_HS_HCINT11");
	state->f4.reg.otg_hs_hcintmsk0 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK0");
	state->f4.reg.otg_hs_hcintmsk1 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK1");
	state->f4.reg.otg_hs_hcintmsk2 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK2");
	state->f4.reg.otg_hs_hcintmsk3 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK3");
	state->f4.reg.otg_hs_hcintmsk4 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK4");
	state->f4.reg.otg_hs_hcintmsk5 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK5");
	state->f4.reg.otg_hs_hcintmsk6 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK6");
	state->f4.reg.otg_hs_hcintmsk7 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK7");
	state->f4.reg.otg_hs_hcintmsk8 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK8");
	state->f4.reg.otg_hs_hcintmsk9 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK9");
	state->f4.reg.otg_hs_hcintmsk10 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK10");
	state->f4.reg.otg_hs_hcintmsk11 = cm_object_get_child_by_name(obj, "OTG_HS_HCINTMSK11");
	state->f4.reg.otg_hs_hctsiz0 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ0");
	state->f4.reg.otg_hs_hctsiz1 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ1");
	state->f4.reg.otg_hs_hctsiz2 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ2");
	state->f4.reg.otg_hs_hctsiz3 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ3");
	state->f4.reg.otg_hs_hctsiz4 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ4");
	state->f4.reg.otg_hs_hctsiz5 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ5");
	state->f4.reg.otg_hs_hctsiz6 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ6");
	state->f4.reg.otg_hs_hctsiz7 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ7");
	state->f4.reg.otg_hs_hctsiz8 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ8");
	state->f4.reg.otg_hs_hctsiz9 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ9");
	state->f4.reg.otg_hs_hctsiz10 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ10");
	state->f4.reg.otg_hs_hctsiz11 = cm_object_get_child_by_name(obj, "OTG_HS_HCTSIZ11");
	state->f4.reg.otg_hs_hcdma0 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA0");
	state->f4.reg.otg_hs_hcdma1 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA1");
	state->f4.reg.otg_hs_hcdma2 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA2");
	state->f4.reg.otg_hs_hcdma3 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA3");
	state->f4.reg.otg_hs_hcdma4 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA4");
	state->f4.reg.otg_hs_hcdma5 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA5");
	state->f4.reg.otg_hs_hcdma6 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA6");
	state->f4.reg.otg_hs_hcdma7 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA7");
	state->f4.reg.otg_hs_hcdma8 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA8");
	state->f4.reg.otg_hs_hcdma9 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA9");
	state->f4.reg.otg_hs_hcdma10 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA10");
	state->f4.reg.otg_hs_hcdma11 = cm_object_get_child_by_name(obj, "OTG_HS_HCDMA11");

	// OTG_HS_HCFG bitfields.
	state->f4.fld.otg_hs_hcfg.fslspcs = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcfg, "FSLSPCS");
	state->f4.fld.otg_hs_hcfg.fslss = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcfg, "FSLSS");

	// OTG_HS_HFIR bitfields.
	state->f4.fld.otg_hs_hfir.frivl = cm_object_get_child_by_name(state->f4.reg.otg_hs_hfir, "FRIVL");

	// OTG_HS_HFNUM bitfields.
	state->f4.fld.otg_hs_hfnum.frnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hfnum, "FRNUM");
	state->f4.fld.otg_hs_hfnum.ftrem = cm_object_get_child_by_name(state->f4.reg.otg_hs_hfnum, "FTREM");

	// OTG_HS_HPTXSTS bitfields.
	state->f4.fld.otg_hs_hptxsts.ptxfsavl = cm_object_get_child_by_name(state->f4.reg.otg_hs_hptxsts, "PTXFSAVL");
	state->f4.fld.otg_hs_hptxsts.ptxqsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_hptxsts, "PTXQSAV");
	state->f4.fld.otg_hs_hptxsts.ptxqtop = cm_object_get_child_by_name(state->f4.reg.otg_hs_hptxsts, "PTXQTOP");

	// OTG_HS_HAINT bitfields.
	state->f4.fld.otg_hs_haint.haint = cm_object_get_child_by_name(state->f4.reg.otg_hs_haint, "HAINT");

	// OTG_HS_HAINTMSK bitfields.
	state->f4.fld.otg_hs_haintmsk.haintm = cm_object_get_child_by_name(state->f4.reg.otg_hs_haintmsk, "HAINTM");

	// OTG_HS_HPRT bitfields.
	state->f4.fld.otg_hs_hprt.pcsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PCSTS");
	state->f4.fld.otg_hs_hprt.pcdet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PCDET");
	state->f4.fld.otg_hs_hprt.pena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PENA");
	state->f4.fld.otg_hs_hprt.penchng = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PENCHNG");
	state->f4.fld.otg_hs_hprt.poca = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "POCA");
	state->f4.fld.otg_hs_hprt.pocchng = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "POCCHNG");
	state->f4.fld.otg_hs_hprt.pres = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PRES");
	state->f4.fld.otg_hs_hprt.psusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PSUSP");
	state->f4.fld.otg_hs_hprt.prst = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PRST");
	state->f4.fld.otg_hs_hprt.plsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PLSTS");
	state->f4.fld.otg_hs_hprt.ppwr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PPWR");
	state->f4.fld.otg_hs_hprt.ptctl = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PTCTL");
	state->f4.fld.otg_hs_hprt.pspd = cm_object_get_child_by_name(state->f4.reg.otg_hs_hprt, "PSPD");

	// OTG_HS_HCCHAR0 bitfields.
	state->f4.fld.otg_hs_hcchar0.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "MPSIZ");
	state->f4.fld.otg_hs_hcchar0.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "EPNUM");
	state->f4.fld.otg_hs_hcchar0.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "EPDIR");
	state->f4.fld.otg_hs_hcchar0.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "LSDEV");
	state->f4.fld.otg_hs_hcchar0.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "EPTYP");
	state->f4.fld.otg_hs_hcchar0.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "MC");
	state->f4.fld.otg_hs_hcchar0.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "DAD");
	state->f4.fld.otg_hs_hcchar0.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "ODDFRM");
	state->f4.fld.otg_hs_hcchar0.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "CHDIS");
	state->f4.fld.otg_hs_hcchar0.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar0, "CHENA");

	// OTG_HS_HCCHAR1 bitfields.
	state->f4.fld.otg_hs_hcchar1.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "MPSIZ");
	state->f4.fld.otg_hs_hcchar1.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "EPNUM");
	state->f4.fld.otg_hs_hcchar1.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "EPDIR");
	state->f4.fld.otg_hs_hcchar1.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "LSDEV");
	state->f4.fld.otg_hs_hcchar1.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "EPTYP");
	state->f4.fld.otg_hs_hcchar1.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "MC");
	state->f4.fld.otg_hs_hcchar1.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "DAD");
	state->f4.fld.otg_hs_hcchar1.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "ODDFRM");
	state->f4.fld.otg_hs_hcchar1.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "CHDIS");
	state->f4.fld.otg_hs_hcchar1.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar1, "CHENA");

	// OTG_HS_HCCHAR2 bitfields.
	state->f4.fld.otg_hs_hcchar2.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "MPSIZ");
	state->f4.fld.otg_hs_hcchar2.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "EPNUM");
	state->f4.fld.otg_hs_hcchar2.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "EPDIR");
	state->f4.fld.otg_hs_hcchar2.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "LSDEV");
	state->f4.fld.otg_hs_hcchar2.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "EPTYP");
	state->f4.fld.otg_hs_hcchar2.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "MC");
	state->f4.fld.otg_hs_hcchar2.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "DAD");
	state->f4.fld.otg_hs_hcchar2.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "ODDFRM");
	state->f4.fld.otg_hs_hcchar2.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "CHDIS");
	state->f4.fld.otg_hs_hcchar2.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar2, "CHENA");

	// OTG_HS_HCCHAR3 bitfields.
	state->f4.fld.otg_hs_hcchar3.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "MPSIZ");
	state->f4.fld.otg_hs_hcchar3.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "EPNUM");
	state->f4.fld.otg_hs_hcchar3.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "EPDIR");
	state->f4.fld.otg_hs_hcchar3.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "LSDEV");
	state->f4.fld.otg_hs_hcchar3.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "EPTYP");
	state->f4.fld.otg_hs_hcchar3.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "MC");
	state->f4.fld.otg_hs_hcchar3.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "DAD");
	state->f4.fld.otg_hs_hcchar3.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "ODDFRM");
	state->f4.fld.otg_hs_hcchar3.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "CHDIS");
	state->f4.fld.otg_hs_hcchar3.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar3, "CHENA");

	// OTG_HS_HCCHAR4 bitfields.
	state->f4.fld.otg_hs_hcchar4.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "MPSIZ");
	state->f4.fld.otg_hs_hcchar4.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "EPNUM");
	state->f4.fld.otg_hs_hcchar4.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "EPDIR");
	state->f4.fld.otg_hs_hcchar4.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "LSDEV");
	state->f4.fld.otg_hs_hcchar4.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "EPTYP");
	state->f4.fld.otg_hs_hcchar4.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "MC");
	state->f4.fld.otg_hs_hcchar4.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "DAD");
	state->f4.fld.otg_hs_hcchar4.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "ODDFRM");
	state->f4.fld.otg_hs_hcchar4.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "CHDIS");
	state->f4.fld.otg_hs_hcchar4.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar4, "CHENA");

	// OTG_HS_HCCHAR5 bitfields.
	state->f4.fld.otg_hs_hcchar5.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "MPSIZ");
	state->f4.fld.otg_hs_hcchar5.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "EPNUM");
	state->f4.fld.otg_hs_hcchar5.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "EPDIR");
	state->f4.fld.otg_hs_hcchar5.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "LSDEV");
	state->f4.fld.otg_hs_hcchar5.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "EPTYP");
	state->f4.fld.otg_hs_hcchar5.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "MC");
	state->f4.fld.otg_hs_hcchar5.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "DAD");
	state->f4.fld.otg_hs_hcchar5.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "ODDFRM");
	state->f4.fld.otg_hs_hcchar5.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "CHDIS");
	state->f4.fld.otg_hs_hcchar5.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar5, "CHENA");

	// OTG_HS_HCCHAR6 bitfields.
	state->f4.fld.otg_hs_hcchar6.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "MPSIZ");
	state->f4.fld.otg_hs_hcchar6.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "EPNUM");
	state->f4.fld.otg_hs_hcchar6.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "EPDIR");
	state->f4.fld.otg_hs_hcchar6.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "LSDEV");
	state->f4.fld.otg_hs_hcchar6.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "EPTYP");
	state->f4.fld.otg_hs_hcchar6.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "MC");
	state->f4.fld.otg_hs_hcchar6.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "DAD");
	state->f4.fld.otg_hs_hcchar6.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "ODDFRM");
	state->f4.fld.otg_hs_hcchar6.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "CHDIS");
	state->f4.fld.otg_hs_hcchar6.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar6, "CHENA");

	// OTG_HS_HCCHAR7 bitfields.
	state->f4.fld.otg_hs_hcchar7.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "MPSIZ");
	state->f4.fld.otg_hs_hcchar7.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "EPNUM");
	state->f4.fld.otg_hs_hcchar7.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "EPDIR");
	state->f4.fld.otg_hs_hcchar7.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "LSDEV");
	state->f4.fld.otg_hs_hcchar7.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "EPTYP");
	state->f4.fld.otg_hs_hcchar7.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "MC");
	state->f4.fld.otg_hs_hcchar7.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "DAD");
	state->f4.fld.otg_hs_hcchar7.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "ODDFRM");
	state->f4.fld.otg_hs_hcchar7.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "CHDIS");
	state->f4.fld.otg_hs_hcchar7.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar7, "CHENA");

	// OTG_HS_HCCHAR8 bitfields.
	state->f4.fld.otg_hs_hcchar8.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "MPSIZ");
	state->f4.fld.otg_hs_hcchar8.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "EPNUM");
	state->f4.fld.otg_hs_hcchar8.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "EPDIR");
	state->f4.fld.otg_hs_hcchar8.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "LSDEV");
	state->f4.fld.otg_hs_hcchar8.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "EPTYP");
	state->f4.fld.otg_hs_hcchar8.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "MC");
	state->f4.fld.otg_hs_hcchar8.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "DAD");
	state->f4.fld.otg_hs_hcchar8.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "ODDFRM");
	state->f4.fld.otg_hs_hcchar8.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "CHDIS");
	state->f4.fld.otg_hs_hcchar8.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar8, "CHENA");

	// OTG_HS_HCCHAR9 bitfields.
	state->f4.fld.otg_hs_hcchar9.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "MPSIZ");
	state->f4.fld.otg_hs_hcchar9.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "EPNUM");
	state->f4.fld.otg_hs_hcchar9.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "EPDIR");
	state->f4.fld.otg_hs_hcchar9.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "LSDEV");
	state->f4.fld.otg_hs_hcchar9.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "EPTYP");
	state->f4.fld.otg_hs_hcchar9.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "MC");
	state->f4.fld.otg_hs_hcchar9.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "DAD");
	state->f4.fld.otg_hs_hcchar9.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "ODDFRM");
	state->f4.fld.otg_hs_hcchar9.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "CHDIS");
	state->f4.fld.otg_hs_hcchar9.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar9, "CHENA");

	// OTG_HS_HCCHAR10 bitfields.
	state->f4.fld.otg_hs_hcchar10.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "MPSIZ");
	state->f4.fld.otg_hs_hcchar10.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "EPNUM");
	state->f4.fld.otg_hs_hcchar10.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "EPDIR");
	state->f4.fld.otg_hs_hcchar10.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "LSDEV");
	state->f4.fld.otg_hs_hcchar10.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "EPTYP");
	state->f4.fld.otg_hs_hcchar10.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "MC");
	state->f4.fld.otg_hs_hcchar10.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "DAD");
	state->f4.fld.otg_hs_hcchar10.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "ODDFRM");
	state->f4.fld.otg_hs_hcchar10.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "CHDIS");
	state->f4.fld.otg_hs_hcchar10.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar10, "CHENA");

	// OTG_HS_HCCHAR11 bitfields.
	state->f4.fld.otg_hs_hcchar11.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "MPSIZ");
	state->f4.fld.otg_hs_hcchar11.epnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "EPNUM");
	state->f4.fld.otg_hs_hcchar11.epdir = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "EPDIR");
	state->f4.fld.otg_hs_hcchar11.lsdev = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "LSDEV");
	state->f4.fld.otg_hs_hcchar11.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "EPTYP");
	state->f4.fld.otg_hs_hcchar11.mc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "MC");
	state->f4.fld.otg_hs_hcchar11.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "DAD");
	state->f4.fld.otg_hs_hcchar11.oddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "ODDFRM");
	state->f4.fld.otg_hs_hcchar11.chdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "CHDIS");
	state->f4.fld.otg_hs_hcchar11.chena = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcchar11, "CHENA");

	// OTG_HS_HCSPLT0 bitfields.
	state->f4.fld.otg_hs_hcsplt0.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt0, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt0.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt0, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt0.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt0, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt0.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt0, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt0.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt0, "SPLITEN");

	// OTG_HS_HCSPLT1 bitfields.
	state->f4.fld.otg_hs_hcsplt1.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt1, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt1.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt1, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt1.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt1, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt1.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt1, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt1.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt1, "SPLITEN");

	// OTG_HS_HCSPLT2 bitfields.
	state->f4.fld.otg_hs_hcsplt2.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt2, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt2.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt2, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt2.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt2, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt2.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt2, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt2.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt2, "SPLITEN");

	// OTG_HS_HCSPLT3 bitfields.
	state->f4.fld.otg_hs_hcsplt3.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt3, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt3.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt3, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt3.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt3, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt3.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt3, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt3.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt3, "SPLITEN");

	// OTG_HS_HCSPLT4 bitfields.
	state->f4.fld.otg_hs_hcsplt4.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt4, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt4.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt4, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt4.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt4, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt4.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt4, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt4.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt4, "SPLITEN");

	// OTG_HS_HCSPLT5 bitfields.
	state->f4.fld.otg_hs_hcsplt5.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt5, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt5.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt5, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt5.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt5, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt5.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt5, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt5.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt5, "SPLITEN");

	// OTG_HS_HCSPLT6 bitfields.
	state->f4.fld.otg_hs_hcsplt6.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt6, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt6.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt6, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt6.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt6, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt6.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt6, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt6.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt6, "SPLITEN");

	// OTG_HS_HCSPLT7 bitfields.
	state->f4.fld.otg_hs_hcsplt7.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt7, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt7.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt7, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt7.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt7, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt7.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt7, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt7.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt7, "SPLITEN");

	// OTG_HS_HCSPLT8 bitfields.
	state->f4.fld.otg_hs_hcsplt8.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt8, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt8.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt8, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt8.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt8, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt8.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt8, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt8.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt8, "SPLITEN");

	// OTG_HS_HCSPLT9 bitfields.
	state->f4.fld.otg_hs_hcsplt9.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt9, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt9.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt9, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt9.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt9, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt9.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt9, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt9.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt9, "SPLITEN");

	// OTG_HS_HCSPLT10 bitfields.
	state->f4.fld.otg_hs_hcsplt10.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt10, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt10.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt10, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt10.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt10, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt10.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt10, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt10.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt10, "SPLITEN");

	// OTG_HS_HCSPLT11 bitfields.
	state->f4.fld.otg_hs_hcsplt11.prtaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt11, "PRTADDR");
	state->f4.fld.otg_hs_hcsplt11.hubaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt11, "HUBADDR");
	state->f4.fld.otg_hs_hcsplt11.xactpos = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt11, "XACTPOS");
	state->f4.fld.otg_hs_hcsplt11.complsplt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt11, "COMPLSPLT");
	state->f4.fld.otg_hs_hcsplt11.spliten = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcsplt11, "SPLITEN");

	// OTG_HS_HCINT0 bitfields.
	state->f4.fld.otg_hs_hcint0.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "XFRC");
	state->f4.fld.otg_hs_hcint0.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "CHH");
	state->f4.fld.otg_hs_hcint0.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "AHBERR");
	state->f4.fld.otg_hs_hcint0.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "STALL");
	state->f4.fld.otg_hs_hcint0.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "NAK");
	state->f4.fld.otg_hs_hcint0.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "ACK");
	state->f4.fld.otg_hs_hcint0.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "NYET");
	state->f4.fld.otg_hs_hcint0.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "TXERR");
	state->f4.fld.otg_hs_hcint0.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "BBERR");
	state->f4.fld.otg_hs_hcint0.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "FRMOR");
	state->f4.fld.otg_hs_hcint0.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint0, "DTERR");

	// OTG_HS_HCINT1 bitfields.
	state->f4.fld.otg_hs_hcint1.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "XFRC");
	state->f4.fld.otg_hs_hcint1.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "CHH");
	state->f4.fld.otg_hs_hcint1.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "AHBERR");
	state->f4.fld.otg_hs_hcint1.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "STALL");
	state->f4.fld.otg_hs_hcint1.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "NAK");
	state->f4.fld.otg_hs_hcint1.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "ACK");
	state->f4.fld.otg_hs_hcint1.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "NYET");
	state->f4.fld.otg_hs_hcint1.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "TXERR");
	state->f4.fld.otg_hs_hcint1.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "BBERR");
	state->f4.fld.otg_hs_hcint1.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "FRMOR");
	state->f4.fld.otg_hs_hcint1.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint1, "DTERR");

	// OTG_HS_HCINT2 bitfields.
	state->f4.fld.otg_hs_hcint2.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "XFRC");
	state->f4.fld.otg_hs_hcint2.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "CHH");
	state->f4.fld.otg_hs_hcint2.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "AHBERR");
	state->f4.fld.otg_hs_hcint2.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "STALL");
	state->f4.fld.otg_hs_hcint2.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "NAK");
	state->f4.fld.otg_hs_hcint2.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "ACK");
	state->f4.fld.otg_hs_hcint2.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "NYET");
	state->f4.fld.otg_hs_hcint2.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "TXERR");
	state->f4.fld.otg_hs_hcint2.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "BBERR");
	state->f4.fld.otg_hs_hcint2.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "FRMOR");
	state->f4.fld.otg_hs_hcint2.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint2, "DTERR");

	// OTG_HS_HCINT3 bitfields.
	state->f4.fld.otg_hs_hcint3.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "XFRC");
	state->f4.fld.otg_hs_hcint3.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "CHH");
	state->f4.fld.otg_hs_hcint3.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "AHBERR");
	state->f4.fld.otg_hs_hcint3.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "STALL");
	state->f4.fld.otg_hs_hcint3.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "NAK");
	state->f4.fld.otg_hs_hcint3.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "ACK");
	state->f4.fld.otg_hs_hcint3.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "NYET");
	state->f4.fld.otg_hs_hcint3.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "TXERR");
	state->f4.fld.otg_hs_hcint3.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "BBERR");
	state->f4.fld.otg_hs_hcint3.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "FRMOR");
	state->f4.fld.otg_hs_hcint3.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint3, "DTERR");

	// OTG_HS_HCINT4 bitfields.
	state->f4.fld.otg_hs_hcint4.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "XFRC");
	state->f4.fld.otg_hs_hcint4.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "CHH");
	state->f4.fld.otg_hs_hcint4.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "AHBERR");
	state->f4.fld.otg_hs_hcint4.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "STALL");
	state->f4.fld.otg_hs_hcint4.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "NAK");
	state->f4.fld.otg_hs_hcint4.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "ACK");
	state->f4.fld.otg_hs_hcint4.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "NYET");
	state->f4.fld.otg_hs_hcint4.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "TXERR");
	state->f4.fld.otg_hs_hcint4.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "BBERR");
	state->f4.fld.otg_hs_hcint4.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "FRMOR");
	state->f4.fld.otg_hs_hcint4.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint4, "DTERR");

	// OTG_HS_HCINT5 bitfields.
	state->f4.fld.otg_hs_hcint5.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "XFRC");
	state->f4.fld.otg_hs_hcint5.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "CHH");
	state->f4.fld.otg_hs_hcint5.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "AHBERR");
	state->f4.fld.otg_hs_hcint5.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "STALL");
	state->f4.fld.otg_hs_hcint5.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "NAK");
	state->f4.fld.otg_hs_hcint5.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "ACK");
	state->f4.fld.otg_hs_hcint5.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "NYET");
	state->f4.fld.otg_hs_hcint5.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "TXERR");
	state->f4.fld.otg_hs_hcint5.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "BBERR");
	state->f4.fld.otg_hs_hcint5.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "FRMOR");
	state->f4.fld.otg_hs_hcint5.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint5, "DTERR");

	// OTG_HS_HCINT6 bitfields.
	state->f4.fld.otg_hs_hcint6.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "XFRC");
	state->f4.fld.otg_hs_hcint6.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "CHH");
	state->f4.fld.otg_hs_hcint6.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "AHBERR");
	state->f4.fld.otg_hs_hcint6.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "STALL");
	state->f4.fld.otg_hs_hcint6.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "NAK");
	state->f4.fld.otg_hs_hcint6.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "ACK");
	state->f4.fld.otg_hs_hcint6.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "NYET");
	state->f4.fld.otg_hs_hcint6.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "TXERR");
	state->f4.fld.otg_hs_hcint6.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "BBERR");
	state->f4.fld.otg_hs_hcint6.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "FRMOR");
	state->f4.fld.otg_hs_hcint6.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint6, "DTERR");

	// OTG_HS_HCINT7 bitfields.
	state->f4.fld.otg_hs_hcint7.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "XFRC");
	state->f4.fld.otg_hs_hcint7.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "CHH");
	state->f4.fld.otg_hs_hcint7.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "AHBERR");
	state->f4.fld.otg_hs_hcint7.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "STALL");
	state->f4.fld.otg_hs_hcint7.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "NAK");
	state->f4.fld.otg_hs_hcint7.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "ACK");
	state->f4.fld.otg_hs_hcint7.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "NYET");
	state->f4.fld.otg_hs_hcint7.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "TXERR");
	state->f4.fld.otg_hs_hcint7.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "BBERR");
	state->f4.fld.otg_hs_hcint7.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "FRMOR");
	state->f4.fld.otg_hs_hcint7.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint7, "DTERR");

	// OTG_HS_HCINT8 bitfields.
	state->f4.fld.otg_hs_hcint8.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "XFRC");
	state->f4.fld.otg_hs_hcint8.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "CHH");
	state->f4.fld.otg_hs_hcint8.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "AHBERR");
	state->f4.fld.otg_hs_hcint8.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "STALL");
	state->f4.fld.otg_hs_hcint8.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "NAK");
	state->f4.fld.otg_hs_hcint8.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "ACK");
	state->f4.fld.otg_hs_hcint8.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "NYET");
	state->f4.fld.otg_hs_hcint8.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "TXERR");
	state->f4.fld.otg_hs_hcint8.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "BBERR");
	state->f4.fld.otg_hs_hcint8.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "FRMOR");
	state->f4.fld.otg_hs_hcint8.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint8, "DTERR");

	// OTG_HS_HCINT9 bitfields.
	state->f4.fld.otg_hs_hcint9.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "XFRC");
	state->f4.fld.otg_hs_hcint9.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "CHH");
	state->f4.fld.otg_hs_hcint9.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "AHBERR");
	state->f4.fld.otg_hs_hcint9.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "STALL");
	state->f4.fld.otg_hs_hcint9.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "NAK");
	state->f4.fld.otg_hs_hcint9.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "ACK");
	state->f4.fld.otg_hs_hcint9.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "NYET");
	state->f4.fld.otg_hs_hcint9.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "TXERR");
	state->f4.fld.otg_hs_hcint9.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "BBERR");
	state->f4.fld.otg_hs_hcint9.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "FRMOR");
	state->f4.fld.otg_hs_hcint9.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint9, "DTERR");

	// OTG_HS_HCINT10 bitfields.
	state->f4.fld.otg_hs_hcint10.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "XFRC");
	state->f4.fld.otg_hs_hcint10.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "CHH");
	state->f4.fld.otg_hs_hcint10.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "AHBERR");
	state->f4.fld.otg_hs_hcint10.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "STALL");
	state->f4.fld.otg_hs_hcint10.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "NAK");
	state->f4.fld.otg_hs_hcint10.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "ACK");
	state->f4.fld.otg_hs_hcint10.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "NYET");
	state->f4.fld.otg_hs_hcint10.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "TXERR");
	state->f4.fld.otg_hs_hcint10.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "BBERR");
	state->f4.fld.otg_hs_hcint10.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "FRMOR");
	state->f4.fld.otg_hs_hcint10.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint10, "DTERR");

	// OTG_HS_HCINT11 bitfields.
	state->f4.fld.otg_hs_hcint11.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "XFRC");
	state->f4.fld.otg_hs_hcint11.chh = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "CHH");
	state->f4.fld.otg_hs_hcint11.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "AHBERR");
	state->f4.fld.otg_hs_hcint11.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "STALL");
	state->f4.fld.otg_hs_hcint11.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "NAK");
	state->f4.fld.otg_hs_hcint11.ack = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "ACK");
	state->f4.fld.otg_hs_hcint11.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "NYET");
	state->f4.fld.otg_hs_hcint11.txerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "TXERR");
	state->f4.fld.otg_hs_hcint11.bberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "BBERR");
	state->f4.fld.otg_hs_hcint11.frmor = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "FRMOR");
	state->f4.fld.otg_hs_hcint11.dterr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcint11, "DTERR");

	// OTG_HS_HCINTMSK0 bitfields.
	state->f4.fld.otg_hs_hcintmsk0.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk0.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "CHHM");
	state->f4.fld.otg_hs_hcintmsk0.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk0.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "STALLM");
	state->f4.fld.otg_hs_hcintmsk0.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "NAKM");
	state->f4.fld.otg_hs_hcintmsk0.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "ACKM");
	state->f4.fld.otg_hs_hcintmsk0.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "NYET");
	state->f4.fld.otg_hs_hcintmsk0.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk0.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk0.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk0.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk0, "DTERRM");

	// OTG_HS_HCINTMSK1 bitfields.
	state->f4.fld.otg_hs_hcintmsk1.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk1.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "CHHM");
	state->f4.fld.otg_hs_hcintmsk1.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk1.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "STALLM");
	state->f4.fld.otg_hs_hcintmsk1.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "NAKM");
	state->f4.fld.otg_hs_hcintmsk1.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "ACKM");
	state->f4.fld.otg_hs_hcintmsk1.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "NYET");
	state->f4.fld.otg_hs_hcintmsk1.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk1.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk1.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk1.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk1, "DTERRM");

	// OTG_HS_HCINTMSK2 bitfields.
	state->f4.fld.otg_hs_hcintmsk2.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk2.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "CHHM");
	state->f4.fld.otg_hs_hcintmsk2.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk2.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "STALLM");
	state->f4.fld.otg_hs_hcintmsk2.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "NAKM");
	state->f4.fld.otg_hs_hcintmsk2.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "ACKM");
	state->f4.fld.otg_hs_hcintmsk2.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "NYET");
	state->f4.fld.otg_hs_hcintmsk2.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk2.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk2.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk2.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk2, "DTERRM");

	// OTG_HS_HCINTMSK3 bitfields.
	state->f4.fld.otg_hs_hcintmsk3.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk3.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "CHHM");
	state->f4.fld.otg_hs_hcintmsk3.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk3.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "STALLM");
	state->f4.fld.otg_hs_hcintmsk3.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "NAKM");
	state->f4.fld.otg_hs_hcintmsk3.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "ACKM");
	state->f4.fld.otg_hs_hcintmsk3.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "NYET");
	state->f4.fld.otg_hs_hcintmsk3.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk3.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk3.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk3.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk3, "DTERRM");

	// OTG_HS_HCINTMSK4 bitfields.
	state->f4.fld.otg_hs_hcintmsk4.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk4.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "CHHM");
	state->f4.fld.otg_hs_hcintmsk4.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk4.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "STALLM");
	state->f4.fld.otg_hs_hcintmsk4.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "NAKM");
	state->f4.fld.otg_hs_hcintmsk4.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "ACKM");
	state->f4.fld.otg_hs_hcintmsk4.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "NYET");
	state->f4.fld.otg_hs_hcintmsk4.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk4.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk4.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk4.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk4, "DTERRM");

	// OTG_HS_HCINTMSK5 bitfields.
	state->f4.fld.otg_hs_hcintmsk5.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk5.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "CHHM");
	state->f4.fld.otg_hs_hcintmsk5.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk5.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "STALLM");
	state->f4.fld.otg_hs_hcintmsk5.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "NAKM");
	state->f4.fld.otg_hs_hcintmsk5.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "ACKM");
	state->f4.fld.otg_hs_hcintmsk5.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "NYET");
	state->f4.fld.otg_hs_hcintmsk5.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk5.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk5.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk5.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk5, "DTERRM");

	// OTG_HS_HCINTMSK6 bitfields.
	state->f4.fld.otg_hs_hcintmsk6.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk6.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "CHHM");
	state->f4.fld.otg_hs_hcintmsk6.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk6.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "STALLM");
	state->f4.fld.otg_hs_hcintmsk6.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "NAKM");
	state->f4.fld.otg_hs_hcintmsk6.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "ACKM");
	state->f4.fld.otg_hs_hcintmsk6.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "NYET");
	state->f4.fld.otg_hs_hcintmsk6.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk6.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk6.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk6.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk6, "DTERRM");

	// OTG_HS_HCINTMSK7 bitfields.
	state->f4.fld.otg_hs_hcintmsk7.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk7.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "CHHM");
	state->f4.fld.otg_hs_hcintmsk7.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk7.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "STALLM");
	state->f4.fld.otg_hs_hcintmsk7.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "NAKM");
	state->f4.fld.otg_hs_hcintmsk7.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "ACKM");
	state->f4.fld.otg_hs_hcintmsk7.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "NYET");
	state->f4.fld.otg_hs_hcintmsk7.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk7.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk7.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk7.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk7, "DTERRM");

	// OTG_HS_HCINTMSK8 bitfields.
	state->f4.fld.otg_hs_hcintmsk8.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk8.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "CHHM");
	state->f4.fld.otg_hs_hcintmsk8.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk8.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "STALLM");
	state->f4.fld.otg_hs_hcintmsk8.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "NAKM");
	state->f4.fld.otg_hs_hcintmsk8.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "ACKM");
	state->f4.fld.otg_hs_hcintmsk8.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "NYET");
	state->f4.fld.otg_hs_hcintmsk8.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk8.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk8.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk8.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk8, "DTERRM");

	// OTG_HS_HCINTMSK9 bitfields.
	state->f4.fld.otg_hs_hcintmsk9.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk9.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "CHHM");
	state->f4.fld.otg_hs_hcintmsk9.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk9.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "STALLM");
	state->f4.fld.otg_hs_hcintmsk9.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "NAKM");
	state->f4.fld.otg_hs_hcintmsk9.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "ACKM");
	state->f4.fld.otg_hs_hcintmsk9.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "NYET");
	state->f4.fld.otg_hs_hcintmsk9.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk9.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk9.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk9.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk9, "DTERRM");

	// OTG_HS_HCINTMSK10 bitfields.
	state->f4.fld.otg_hs_hcintmsk10.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk10.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "CHHM");
	state->f4.fld.otg_hs_hcintmsk10.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk10.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "STALLM");
	state->f4.fld.otg_hs_hcintmsk10.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "NAKM");
	state->f4.fld.otg_hs_hcintmsk10.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "ACKM");
	state->f4.fld.otg_hs_hcintmsk10.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "NYET");
	state->f4.fld.otg_hs_hcintmsk10.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk10.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk10.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk10.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk10, "DTERRM");

	// OTG_HS_HCINTMSK11 bitfields.
	state->f4.fld.otg_hs_hcintmsk11.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "XFRCM");
	state->f4.fld.otg_hs_hcintmsk11.chhm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "CHHM");
	state->f4.fld.otg_hs_hcintmsk11.ahberr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "AHBERR");
	state->f4.fld.otg_hs_hcintmsk11.stallm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "STALLM");
	state->f4.fld.otg_hs_hcintmsk11.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "NAKM");
	state->f4.fld.otg_hs_hcintmsk11.ackm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "ACKM");
	state->f4.fld.otg_hs_hcintmsk11.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "NYET");
	state->f4.fld.otg_hs_hcintmsk11.txerrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "TXERRM");
	state->f4.fld.otg_hs_hcintmsk11.bberrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "BBERRM");
	state->f4.fld.otg_hs_hcintmsk11.frmorm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "FRMORM");
	state->f4.fld.otg_hs_hcintmsk11.dterrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcintmsk11, "DTERRM");

	// OTG_HS_HCTSIZ0 bitfields.
	state->f4.fld.otg_hs_hctsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz0, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz0, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz0.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz0, "DPID");

	// OTG_HS_HCTSIZ1 bitfields.
	state->f4.fld.otg_hs_hctsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz1, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz1, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz1.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz1, "DPID");

	// OTG_HS_HCTSIZ2 bitfields.
	state->f4.fld.otg_hs_hctsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz2, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz2, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz2.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz2, "DPID");

	// OTG_HS_HCTSIZ3 bitfields.
	state->f4.fld.otg_hs_hctsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz3, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz3, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz3.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz3, "DPID");

	// OTG_HS_HCTSIZ4 bitfields.
	state->f4.fld.otg_hs_hctsiz4.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz4, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz4.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz4, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz4.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz4, "DPID");

	// OTG_HS_HCTSIZ5 bitfields.
	state->f4.fld.otg_hs_hctsiz5.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz5, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz5.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz5, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz5.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz5, "DPID");

	// OTG_HS_HCTSIZ6 bitfields.
	state->f4.fld.otg_hs_hctsiz6.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz6, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz6.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz6, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz6.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz6, "DPID");

	// OTG_HS_HCTSIZ7 bitfields.
	state->f4.fld.otg_hs_hctsiz7.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz7, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz7.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz7, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz7.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz7, "DPID");

	// OTG_HS_HCTSIZ8 bitfields.
	state->f4.fld.otg_hs_hctsiz8.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz8, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz8.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz8, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz8.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz8, "DPID");

	// OTG_HS_HCTSIZ9 bitfields.
	state->f4.fld.otg_hs_hctsiz9.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz9, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz9.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz9, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz9.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz9, "DPID");

	// OTG_HS_HCTSIZ10 bitfields.
	state->f4.fld.otg_hs_hctsiz10.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz10, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz10.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz10, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz10.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz10, "DPID");

	// OTG_HS_HCTSIZ11 bitfields.
	state->f4.fld.otg_hs_hctsiz11.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz11, "XFRSIZ");
	state->f4.fld.otg_hs_hctsiz11.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz11, "PKTCNT");
	state->f4.fld.otg_hs_hctsiz11.dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_hctsiz11, "DPID");

	// OTG_HS_HCDMA0 bitfields.
	state->f4.fld.otg_hs_hcdma0.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma0, "DMAADDR");

	// OTG_HS_HCDMA1 bitfields.
	state->f4.fld.otg_hs_hcdma1.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma1, "DMAADDR");

	// OTG_HS_HCDMA2 bitfields.
	state->f4.fld.otg_hs_hcdma2.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma2, "DMAADDR");

	// OTG_HS_HCDMA3 bitfields.
	state->f4.fld.otg_hs_hcdma3.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma3, "DMAADDR");

	// OTG_HS_HCDMA4 bitfields.
	state->f4.fld.otg_hs_hcdma4.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma4, "DMAADDR");

	// OTG_HS_HCDMA5 bitfields.
	state->f4.fld.otg_hs_hcdma5.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma5, "DMAADDR");

	// OTG_HS_HCDMA6 bitfields.
	state->f4.fld.otg_hs_hcdma6.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma6, "DMAADDR");

	// OTG_HS_HCDMA7 bitfields.
	state->f4.fld.otg_hs_hcdma7.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma7, "DMAADDR");

	// OTG_HS_HCDMA8 bitfields.
	state->f4.fld.otg_hs_hcdma8.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma8, "DMAADDR");

	// OTG_HS_HCDMA9 bitfields.
	state->f4.fld.otg_hs_hcdma9.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma9, "DMAADDR");

	// OTG_HS_HCDMA10 bitfields.
	state->f4.fld.otg_hs_hcdma10.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma10, "DMAADDR");

	// OTG_HS_HCDMA11 bitfields.
	state->f4.fld.otg_hs_hcdma11.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_hcdma11, "DMAADDR");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_HS_DEVICE (USB on the go high speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_HS_DEVICE (USB on the go high speed) registers.
		struct {
			Object *otg_hs_dcfg; // 0x0 OTG_HS device configuration register
			Object *otg_hs_dctl; // 0x4 OTG_HS device control register
			Object *otg_hs_dsts; // 0x8 OTG_HS device status register
			Object *otg_hs_diepmsk; // 0x10 OTG_HS device IN endpoint common interrupt mask register
			Object *otg_hs_doepmsk; // 0x14 OTG_HS device OUT endpoint common interrupt mask register
			Object *otg_hs_daint; // 0x18 OTG_HS device all endpoints interrupt register
			Object *otg_hs_daintmsk; // 0x1C OTG_HS all endpoints interrupt mask register
			Object *otg_hs_dvbusdis; // 0x28 OTG_HS device VBUS discharge time register
			Object *otg_hs_dvbuspulse; // 0x2C OTG_HS device VBUS pulsing time register
			Object *otg_hs_dthrctl; // 0x30 OTG_HS Device threshold control register
			Object *otg_hs_diepempmsk; // 0x34 OTG_HS device IN endpoint FIFO empty interrupt mask register
			Object *otg_hs_deachint; // 0x38 OTG_HS device each endpoint interrupt register
			Object *otg_hs_deachintmsk; // 0x3C OTG_HS device each endpoint interrupt register mask
			Object *otg_hs_diepeachmsk1; // 0x40 OTG_HS device each in endpoint-1 interrupt register
			Object *otg_hs_doepeachmsk1; // 0x80 OTG_HS device each OUT endpoint-1 interrupt register
			Object *otg_hs_diepctl0; // 0x100 OTG device endpoint-0 control register
			Object *otg_hs_diepctl1; // 0x120 OTG device endpoint-1 control register
			Object *otg_hs_diepctl2; // 0x140 OTG device endpoint-2 control register
			Object *otg_hs_diepctl3; // 0x160 OTG device endpoint-3 control register
			Object *otg_hs_diepctl4; // 0x180 OTG device endpoint-4 control register
			Object *otg_hs_diepctl5; // 0x1A0 OTG device endpoint-5 control register
			Object *otg_hs_diepctl6; // 0x1C0 OTG device endpoint-6 control register
			Object *otg_hs_diepctl7; // 0x1E0 OTG device endpoint-7 control register
			Object *otg_hs_diepint0; // 0x108 OTG device endpoint-0 interrupt register
			Object *otg_hs_diepint1; // 0x128 OTG device endpoint-1 interrupt register
			Object *otg_hs_diepint2; // 0x148 OTG device endpoint-2 interrupt register
			Object *otg_hs_diepint3; // 0x168 OTG device endpoint-3 interrupt register
			Object *otg_hs_diepint4; // 0x188 OTG device endpoint-4 interrupt register
			Object *otg_hs_diepint5; // 0x1A8 OTG device endpoint-5 interrupt register
			Object *otg_hs_diepint6; // 0x1C8 OTG device endpoint-6 interrupt register
			Object *otg_hs_diepint7; // 0x1E8 OTG device endpoint-7 interrupt register
			Object *otg_hs_dieptsiz0; // 0x110 OTG_HS device IN endpoint 0 transfer size register
			Object *otg_hs_diepdma1; // 0x114 OTG_HS device endpoint-1 DMA address register
			Object *otg_hs_diepdma2; // 0x134 OTG_HS device endpoint-2 DMA address register
			Object *otg_hs_diepdma3; // 0x154 OTG_HS device endpoint-3 DMA address register
			Object *otg_hs_diepdma4; // 0x174 OTG_HS device endpoint-4 DMA address register
			Object *otg_hs_diepdma5; // 0x194 OTG_HS device endpoint-5 DMA address register
			Object *otg_hs_dtxfsts0; // 0x118 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dtxfsts1; // 0x138 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dtxfsts2; // 0x158 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dtxfsts3; // 0x178 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dtxfsts4; // 0x198 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dtxfsts5; // 0x1B8 OTG_HS device IN endpoint transmit FIFO status register
			Object *otg_hs_dieptsiz1; // 0x130 OTG_HS device endpoint transfer size register
			Object *otg_hs_dieptsiz2; // 0x150 OTG_HS device endpoint transfer size register
			Object *otg_hs_dieptsiz3; // 0x170 OTG_HS device endpoint transfer size register
			Object *otg_hs_dieptsiz4; // 0x190 OTG_HS device endpoint transfer size register
			Object *otg_hs_dieptsiz5; // 0x1B0 OTG_HS device endpoint transfer size register
			Object *otg_hs_doepctl0; // 0x300 OTG_HS device control OUT endpoint 0 control register
			Object *otg_hs_doepctl1; // 0x320 OTG device endpoint-1 control register
			Object *otg_hs_doepctl2; // 0x340 OTG device endpoint-2 control register
			Object *otg_hs_doepctl3; // 0x360 OTG device endpoint-3 control register
			Object *otg_hs_doepint0; // 0x308 OTG_HS device endpoint-0 interrupt register
			Object *otg_hs_doepint1; // 0x328 OTG_HS device endpoint-1 interrupt register
			Object *otg_hs_doepint2; // 0x348 OTG_HS device endpoint-2 interrupt register
			Object *otg_hs_doepint3; // 0x368 OTG_HS device endpoint-3 interrupt register
			Object *otg_hs_doepint4; // 0x388 OTG_HS device endpoint-4 interrupt register
			Object *otg_hs_doepint5; // 0x3A8 OTG_HS device endpoint-5 interrupt register
			Object *otg_hs_doepint6; // 0x3C8 OTG_HS device endpoint-6 interrupt register
			Object *otg_hs_doepint7; // 0x3E8 OTG_HS device endpoint-7 interrupt register
			Object *otg_hs_doeptsiz0; // 0x310 OTG_HS device endpoint-1 transfer size register
			Object *otg_hs_doeptsiz1; // 0x330 OTG_HS device endpoint-2 transfer size register
			Object *otg_hs_doeptsiz2; // 0x350 OTG_HS device endpoint-3 transfer size register
			Object *otg_hs_doeptsiz3; // 0x370 OTG_HS device endpoint-4 transfer size register
			Object *otg_hs_doeptsiz4; // 0x390 OTG_HS device endpoint-5 transfer size register
		} reg;

		struct {

			// OTG_HS_DCFG (OTG_HS device configuration register) bitfields.
			struct {
				Object *dspd; // [0:1] Device speed
				Object *nzlsohsk; // [2:2] Nonzero-length status OUT handshake
				Object *dad; // [4:10] Device address
				Object *pfivl; // [11:12] Periodic (micro)frame interval
				Object *perschivl; // [24:25] Periodic scheduling interval
			} otg_hs_dcfg;

			// OTG_HS_DCTL (OTG_HS device control register) bitfields.
			struct {
				Object *rwusig; // [0:0] Remote wakeup signaling
				Object *sdis; // [1:1] Soft disconnect
				Object *ginsts; // [2:2] Global IN NAK status
				Object *gonsts; // [3:3] Global OUT NAK status
				Object *tctl; // [4:6] Test control
				Object *sginak; // [7:7] Set global IN NAK
				Object *cginak; // [8:8] Clear global IN NAK
				Object *sgonak; // [9:9] Set global OUT NAK
				Object *cgonak; // [10:10] Clear global OUT NAK
				Object *poprgdne; // [11:11] Power-on programming done
			} otg_hs_dctl;

			// OTG_HS_DSTS (OTG_HS device status register) bitfields.
			struct {
				Object *suspsts; // [0:0] Suspend status
				Object *enumspd; // [1:2] Enumerated speed
				Object *eerr; // [3:3] Erratic error
				Object *fnsof; // [8:21] Frame number of the received SOF
			} otg_hs_dsts;

			// OTG_HS_DIEPMSK (OTG_HS device IN endpoint common interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *tom; // [3:3] Timeout condition mask (nonisochronous endpoints)
				Object *ittxfemsk; // [4:4] IN token received when TxFIFO empty mask
				Object *inepnmm; // [5:5] IN token received with EP mismatch mask
				Object *inepnem; // [6:6] IN endpoint NAK effective mask
				Object *txfurm; // [8:8] FIFO underrun mask
				Object *bim; // [9:9] BNA interrupt mask
			} otg_hs_diepmsk;

			// OTG_HS_DOEPMSK (OTG_HS device OUT endpoint common interrupt mask register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *stupm; // [3:3] SETUP phase done mask
				Object *otepdm; // [4:4] OUT token received when endpoint disabled mask
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received mask
				Object *opem; // [8:8] OUT packet error mask
				Object *boim; // [9:9] BNA interrupt mask
			} otg_hs_doepmsk;

			// OTG_HS_DAINT (OTG_HS device all endpoints interrupt register) bitfields.
			struct {
				Object *iepint; // [0:15] IN endpoint interrupt bits
				Object *oepint; // [16:31] OUT endpoint interrupt bits
			} otg_hs_daint;

			// OTG_HS_DAINTMSK (OTG_HS all endpoints interrupt mask register) bitfields.
			struct {
				Object *iepm; // [0:15] IN EP interrupt mask bits
				Object *oepm; // [16:31] OUT EP interrupt mask bits
			} otg_hs_daintmsk;

			// OTG_HS_DVBUSDIS (OTG_HS device VBUS discharge time register) bitfields.
			struct {
				Object *vbusdt; // [0:15] Device VBUS discharge time
			} otg_hs_dvbusdis;

			// OTG_HS_DVBUSPULSE (OTG_HS device VBUS pulsing time register) bitfields.
			struct {
				Object *dvbusp; // [0:11] Device VBUS pulsing time
			} otg_hs_dvbuspulse;

			// OTG_HS_DTHRCTL (OTG_HS Device threshold control register) bitfields.
			struct {
				Object *nonisothren; // [0:0] Nonisochronous IN endpoints threshold enable
				Object *isothren; // [1:1] ISO IN endpoint threshold enable
				Object *txthrlen; // [2:10] Transmit threshold length
				Object *rxthren; // [16:16] Receive threshold enable
				Object *rxthrlen; // [17:25] Receive threshold length
				Object *arpen; // [27:27] Arbiter parking enable
			} otg_hs_dthrctl;

			// OTG_HS_DIEPEMPMSK (OTG_HS device IN endpoint FIFO empty interrupt mask register) bitfields.
			struct {
				Object *ineptxfem; // [0:15] IN EP Tx FIFO empty interrupt mask bits
			} otg_hs_diepempmsk;

			// OTG_HS_DEACHINT (OTG_HS device each endpoint interrupt register) bitfields.
			struct {
				Object *iep1int; // [1:1] IN endpoint 1interrupt bit
				Object *oep1int; // [17:17] OUT endpoint 1 interrupt bit
			} otg_hs_deachint;

			// OTG_HS_DEACHINTMSK (OTG_HS device each endpoint interrupt register mask) bitfields.
			struct {
				Object *iep1intm; // [1:1] IN Endpoint 1 interrupt mask bit
				Object *oep1intm; // [17:17] OUT Endpoint 1 interrupt mask bit
			} otg_hs_deachintmsk;

			// OTG_HS_DIEPEACHMSK1 (OTG_HS device each in endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *tom; // [3:3] Timeout condition mask (nonisochronous endpoints)
				Object *ittxfemsk; // [4:4] IN token received when TxFIFO empty mask
				Object *inepnmm; // [5:5] IN token received with EP mismatch mask
				Object *inepnem; // [6:6] IN endpoint NAK effective mask
				Object *txfurm; // [8:8] FIFO underrun mask
				Object *bim; // [9:9] BNA interrupt mask
				Object *nakm; // [13:13] NAK interrupt mask
			} otg_hs_diepeachmsk1;

			// OTG_HS_DOEPEACHMSK1 (OTG_HS device each OUT endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrcm; // [0:0] Transfer completed interrupt mask
				Object *epdm; // [1:1] Endpoint disabled interrupt mask
				Object *tom; // [3:3] Timeout condition mask
				Object *ittxfemsk; // [4:4] IN token received when TxFIFO empty mask
				Object *inepnmm; // [5:5] IN token received with EP mismatch mask
				Object *inepnem; // [6:6] IN endpoint NAK effective mask
				Object *txfurm; // [8:8] OUT packet error mask
				Object *bim; // [9:9] BNA interrupt mask
				Object *berrm; // [12:12] Bubble error interrupt mask
				Object *nakm; // [13:13] NAK interrupt mask
				Object *nyetm; // [14:14] NYET interrupt mask
			} otg_hs_doepeachmsk1;

			// OTG_HS_DIEPCTL0 (OTG device endpoint-0 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl0;

			// OTG_HS_DIEPCTL1 (OTG device endpoint-1 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl1;

			// OTG_HS_DIEPCTL2 (OTG device endpoint-2 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl2;

			// OTG_HS_DIEPCTL3 (OTG device endpoint-3 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl3;

			// OTG_HS_DIEPCTL4 (OTG device endpoint-4 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl4;

			// OTG_HS_DIEPCTL5 (OTG device endpoint-5 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl5;

			// OTG_HS_DIEPCTL6 (OTG device endpoint-6 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl6;

			// OTG_HS_DIEPCTL7 (OTG device endpoint-7 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even/odd frame
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *stall; // [21:21] STALL handshake
				Object *txfnum; // [22:25] TxFIFO number
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_diepctl7;

			// OTG_HS_DIEPINT0 (OTG device endpoint-0 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint0;

			// OTG_HS_DIEPINT1 (OTG device endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint1;

			// OTG_HS_DIEPINT2 (OTG device endpoint-2 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint2;

			// OTG_HS_DIEPINT3 (OTG device endpoint-3 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint3;

			// OTG_HS_DIEPINT4 (OTG device endpoint-4 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint4;

			// OTG_HS_DIEPINT5 (OTG device endpoint-5 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint5;

			// OTG_HS_DIEPINT6 (OTG device endpoint-6 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint6;

			// OTG_HS_DIEPINT7 (OTG device endpoint-7 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *toc; // [3:3] Timeout condition
				Object *ittxfe; // [4:4] IN token received when TxFIFO is empty
				Object *inepne; // [6:6] IN endpoint NAK effective
				Object *txfe; // [7:7] Transmit FIFO empty
				Object *txfifoudrn; // [8:8] Transmit Fifo Underrun
				Object *bna; // [9:9] Buffer not available interrupt
				Object *pktdrpsts; // [11:11] Packet dropped status
				Object *berr; // [12:12] Babble error interrupt
				Object *nak; // [13:13] NAK interrupt
			} otg_hs_diepint7;

			// OTG_HS_DIEPTSIZ0 (OTG_HS device IN endpoint 0 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:6] Transfer size
				Object *pktcnt; // [19:20] Packet count
			} otg_hs_dieptsiz0;

			// OTG_HS_DIEPDMA1 (OTG_HS device endpoint-1 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_diepdma1;

			// OTG_HS_DIEPDMA2 (OTG_HS device endpoint-2 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_diepdma2;

			// OTG_HS_DIEPDMA3 (OTG_HS device endpoint-3 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_diepdma3;

			// OTG_HS_DIEPDMA4 (OTG_HS device endpoint-4 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_diepdma4;

			// OTG_HS_DIEPDMA5 (OTG_HS device endpoint-5 DMA address register) bitfields.
			struct {
				Object *dmaaddr; // [0:31] DMA address
			} otg_hs_diepdma5;

			// OTG_HS_DTXFSTS0 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts0;

			// OTG_HS_DTXFSTS1 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts1;

			// OTG_HS_DTXFSTS2 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts2;

			// OTG_HS_DTXFSTS3 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts3;

			// OTG_HS_DTXFSTS4 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts4;

			// OTG_HS_DTXFSTS5 (OTG_HS device IN endpoint transmit FIFO status register) bitfields.
			struct {
				Object *ineptfsav; // [0:15] IN endpoint TxFIFO space avail
			} otg_hs_dtxfsts5;

			// OTG_HS_DIEPTSIZ1 (OTG_HS device endpoint transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} otg_hs_dieptsiz1;

			// OTG_HS_DIEPTSIZ2 (OTG_HS device endpoint transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} otg_hs_dieptsiz2;

			// OTG_HS_DIEPTSIZ3 (OTG_HS device endpoint transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} otg_hs_dieptsiz3;

			// OTG_HS_DIEPTSIZ4 (OTG_HS device endpoint transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} otg_hs_dieptsiz4;

			// OTG_HS_DIEPTSIZ5 (OTG_HS device endpoint transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *mcnt; // [29:30] Multi count
			} otg_hs_dieptsiz5;

			// OTG_HS_DOEPCTL0 (OTG_HS device control OUT endpoint 0 control register) bitfields.
			struct {
				Object *mpsiz; // [0:1] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *snpm; // [20:20] Snoop mode
				Object *stall; // [21:21] STALL handshake
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_doepctl0;

			// OTG_HS_DOEPCTL1 (OTG device endpoint-1 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even odd frame/Endpoint data PID
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *snpm; // [20:20] Snoop mode
				Object *stall; // [21:21] STALL handshake
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID/Set even frame
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_doepctl1;

			// OTG_HS_DOEPCTL2 (OTG device endpoint-2 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even odd frame/Endpoint data PID
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *snpm; // [20:20] Snoop mode
				Object *stall; // [21:21] STALL handshake
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID/Set even frame
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_doepctl2;

			// OTG_HS_DOEPCTL3 (OTG device endpoint-3 control register) bitfields.
			struct {
				Object *mpsiz; // [0:10] Maximum packet size
				Object *usbaep; // [15:15] USB active endpoint
				Object *eonum_dpid; // [16:16] Even odd frame/Endpoint data PID
				Object *naksts; // [17:17] NAK status
				Object *eptyp; // [18:19] Endpoint type
				Object *snpm; // [20:20] Snoop mode
				Object *stall; // [21:21] STALL handshake
				Object *cnak; // [26:26] Clear NAK
				Object *snak; // [27:27] Set NAK
				Object *sd0pid_sevnfrm; // [28:28] Set DATA0 PID/Set even frame
				Object *soddfrm; // [29:29] Set odd frame
				Object *epdis; // [30:30] Endpoint disable
				Object *epena; // [31:31] Endpoint enable
			} otg_hs_doepctl3;

			// OTG_HS_DOEPINT0 (OTG_HS device endpoint-0 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint0;

			// OTG_HS_DOEPINT1 (OTG_HS device endpoint-1 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint1;

			// OTG_HS_DOEPINT2 (OTG_HS device endpoint-2 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint2;

			// OTG_HS_DOEPINT3 (OTG_HS device endpoint-3 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint3;

			// OTG_HS_DOEPINT4 (OTG_HS device endpoint-4 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint4;

			// OTG_HS_DOEPINT5 (OTG_HS device endpoint-5 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint5;

			// OTG_HS_DOEPINT6 (OTG_HS device endpoint-6 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint6;

			// OTG_HS_DOEPINT7 (OTG_HS device endpoint-7 interrupt register) bitfields.
			struct {
				Object *xfrc; // [0:0] Transfer completed interrupt
				Object *epdisd; // [1:1] Endpoint disabled interrupt
				Object *stup; // [3:3] SETUP phase done
				Object *otepdis; // [4:4] OUT token received when endpoint disabled
				Object *b2bstup; // [6:6] Back-to-back SETUP packets received
				Object *nyet; // [14:14] NYET interrupt
			} otg_hs_doepint7;

			// OTG_HS_DOEPTSIZ0 (OTG_HS device endpoint-1 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:6] Transfer size
				Object *pktcnt; // [19:19] Packet count
				Object *stupcnt; // [29:30] SETUP packet count
			} otg_hs_doeptsiz0;

			// OTG_HS_DOEPTSIZ1 (OTG_HS device endpoint-2 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} otg_hs_doeptsiz1;

			// OTG_HS_DOEPTSIZ2 (OTG_HS device endpoint-3 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} otg_hs_doeptsiz2;

			// OTG_HS_DOEPTSIZ3 (OTG_HS device endpoint-4 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} otg_hs_doeptsiz3;

			// OTG_HS_DOEPTSIZ4 (OTG_HS device endpoint-5 transfer size register) bitfields.
			struct {
				Object *xfrsiz; // [0:18] Transfer size
				Object *pktcnt; // [19:28] Packet count
				Object *rxdpid_stupcnt; // [29:30] Received data PID/SETUP packet count
			} otg_hs_doeptsiz4;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_HS_DEVICEState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_hs_device_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_HS_DEVICEState *state = STM32_OTG_HS_DEVICE_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.otg_hs_dcfg = cm_object_get_child_by_name(obj, "OTG_HS_DCFG");
	state->f4.reg.otg_hs_dctl = cm_object_get_child_by_name(obj, "OTG_HS_DCTL");
	state->f4.reg.otg_hs_dsts = cm_object_get_child_by_name(obj, "OTG_HS_DSTS");
	state->f4.reg.otg_hs_diepmsk = cm_object_get_child_by_name(obj, "OTG_HS_DIEPMSK");
	state->f4.reg.otg_hs_doepmsk = cm_object_get_child_by_name(obj, "OTG_HS_DOEPMSK");
	state->f4.reg.otg_hs_daint = cm_object_get_child_by_name(obj, "OTG_HS_DAINT");
	state->f4.reg.otg_hs_daintmsk = cm_object_get_child_by_name(obj, "OTG_HS_DAINTMSK");
	state->f4.reg.otg_hs_dvbusdis = cm_object_get_child_by_name(obj, "OTG_HS_DVBUSDIS");
	state->f4.reg.otg_hs_dvbuspulse = cm_object_get_child_by_name(obj, "OTG_HS_DVBUSPULSE");
	state->f4.reg.otg_hs_dthrctl = cm_object_get_child_by_name(obj, "OTG_HS_DTHRCTL");
	state->f4.reg.otg_hs_diepempmsk = cm_object_get_child_by_name(obj, "OTG_HS_DIEPEMPMSK");
	state->f4.reg.otg_hs_deachint = cm_object_get_child_by_name(obj, "OTG_HS_DEACHINT");
	state->f4.reg.otg_hs_deachintmsk = cm_object_get_child_by_name(obj, "OTG_HS_DEACHINTMSK");
	state->f4.reg.otg_hs_diepeachmsk1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPEACHMSK1");
	state->f4.reg.otg_hs_doepeachmsk1 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPEACHMSK1");
	state->f4.reg.otg_hs_diepctl0 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL0");
	state->f4.reg.otg_hs_diepctl1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL1");
	state->f4.reg.otg_hs_diepctl2 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL2");
	state->f4.reg.otg_hs_diepctl3 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL3");
	state->f4.reg.otg_hs_diepctl4 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL4");
	state->f4.reg.otg_hs_diepctl5 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL5");
	state->f4.reg.otg_hs_diepctl6 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL6");
	state->f4.reg.otg_hs_diepctl7 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPCTL7");
	state->f4.reg.otg_hs_diepint0 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT0");
	state->f4.reg.otg_hs_diepint1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT1");
	state->f4.reg.otg_hs_diepint2 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT2");
	state->f4.reg.otg_hs_diepint3 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT3");
	state->f4.reg.otg_hs_diepint4 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT4");
	state->f4.reg.otg_hs_diepint5 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT5");
	state->f4.reg.otg_hs_diepint6 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT6");
	state->f4.reg.otg_hs_diepint7 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPINT7");
	state->f4.reg.otg_hs_dieptsiz0 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ0");
	state->f4.reg.otg_hs_diepdma1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPDMA1");
	state->f4.reg.otg_hs_diepdma2 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPDMA2");
	state->f4.reg.otg_hs_diepdma3 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPDMA3");
	state->f4.reg.otg_hs_diepdma4 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPDMA4");
	state->f4.reg.otg_hs_diepdma5 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPDMA5");
	state->f4.reg.otg_hs_dtxfsts0 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS0");
	state->f4.reg.otg_hs_dtxfsts1 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS1");
	state->f4.reg.otg_hs_dtxfsts2 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS2");
	state->f4.reg.otg_hs_dtxfsts3 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS3");
	state->f4.reg.otg_hs_dtxfsts4 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS4");
	state->f4.reg.otg_hs_dtxfsts5 = cm_object_get_child_by_name(obj, "OTG_HS_DTXFSTS5");
	state->f4.reg.otg_hs_dieptsiz1 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ1");
	state->f4.reg.otg_hs_dieptsiz2 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ2");
	state->f4.reg.otg_hs_dieptsiz3 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ3");
	state->f4.reg.otg_hs_dieptsiz4 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ4");
	state->f4.reg.otg_hs_dieptsiz5 = cm_object_get_child_by_name(obj, "OTG_HS_DIEPTSIZ5");
	state->f4.reg.otg_hs_doepctl0 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPCTL0");
	state->f4.reg.otg_hs_doepctl1 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPCTL1");
	state->f4.reg.otg_hs_doepctl2 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPCTL2");
	state->f4.reg.otg_hs_doepctl3 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPCTL3");
	state->f4.reg.otg_hs_doepint0 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT0");
	state->f4.reg.otg_hs_doepint1 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT1");
	state->f4.reg.otg_hs_doepint2 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT2");
	state->f4.reg.otg_hs_doepint3 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT3");
	state->f4.reg.otg_hs_doepint4 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT4");
	state->f4.reg.otg_hs_doepint5 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT5");
	state->f4.reg.otg_hs_doepint6 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT6");
	state->f4.reg.otg_hs_doepint7 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPINT7");
	state->f4.reg.otg_hs_doeptsiz0 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPTSIZ0");
	state->f4.reg.otg_hs_doeptsiz1 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPTSIZ1");
	state->f4.reg.otg_hs_doeptsiz2 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPTSIZ2");
	state->f4.reg.otg_hs_doeptsiz3 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPTSIZ3");
	state->f4.reg.otg_hs_doeptsiz4 = cm_object_get_child_by_name(obj, "OTG_HS_DOEPTSIZ4");

	// OTG_HS_DCFG bitfields.
	state->f4.fld.otg_hs_dcfg.dspd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dcfg, "DSPD");
	state->f4.fld.otg_hs_dcfg.nzlsohsk = cm_object_get_child_by_name(state->f4.reg.otg_hs_dcfg, "NZLSOHSK");
	state->f4.fld.otg_hs_dcfg.dad = cm_object_get_child_by_name(state->f4.reg.otg_hs_dcfg, "DAD");
	state->f4.fld.otg_hs_dcfg.pfivl = cm_object_get_child_by_name(state->f4.reg.otg_hs_dcfg, "PFIVL");
	state->f4.fld.otg_hs_dcfg.perschivl = cm_object_get_child_by_name(state->f4.reg.otg_hs_dcfg, "PERSCHIVL");

	// OTG_HS_DCTL bitfields.
	state->f4.fld.otg_hs_dctl.rwusig = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "RWUSIG");
	state->f4.fld.otg_hs_dctl.sdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "SDIS");
	state->f4.fld.otg_hs_dctl.ginsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "GINSTS");
	state->f4.fld.otg_hs_dctl.gonsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "GONSTS");
	state->f4.fld.otg_hs_dctl.tctl = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "TCTL");
	state->f4.fld.otg_hs_dctl.sginak = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "SGINAK");
	state->f4.fld.otg_hs_dctl.cginak = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "CGINAK");
	state->f4.fld.otg_hs_dctl.sgonak = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "SGONAK");
	state->f4.fld.otg_hs_dctl.cgonak = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "CGONAK");
	state->f4.fld.otg_hs_dctl.poprgdne = cm_object_get_child_by_name(state->f4.reg.otg_hs_dctl, "POPRGDNE");

	// OTG_HS_DSTS bitfields.
	state->f4.fld.otg_hs_dsts.suspsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_dsts, "SUSPSTS");
	state->f4.fld.otg_hs_dsts.enumspd = cm_object_get_child_by_name(state->f4.reg.otg_hs_dsts, "ENUMSPD");
	state->f4.fld.otg_hs_dsts.eerr = cm_object_get_child_by_name(state->f4.reg.otg_hs_dsts, "EERR");
	state->f4.fld.otg_hs_dsts.fnsof = cm_object_get_child_by_name(state->f4.reg.otg_hs_dsts, "FNSOF");

	// OTG_HS_DIEPMSK bitfields.
	state->f4.fld.otg_hs_diepmsk.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "XFRCM");
	state->f4.fld.otg_hs_diepmsk.epdm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "EPDM");
	state->f4.fld.otg_hs_diepmsk.tom = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "TOM");
	state->f4.fld.otg_hs_diepmsk.ittxfemsk = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "ITTXFEMSK");
	state->f4.fld.otg_hs_diepmsk.inepnmm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "INEPNMM");
	state->f4.fld.otg_hs_diepmsk.inepnem = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "INEPNEM");
	state->f4.fld.otg_hs_diepmsk.txfurm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "TXFURM");
	state->f4.fld.otg_hs_diepmsk.bim = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepmsk, "BIM");

	// OTG_HS_DOEPMSK bitfields.
	state->f4.fld.otg_hs_doepmsk.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "XFRCM");
	state->f4.fld.otg_hs_doepmsk.epdm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "EPDM");
	state->f4.fld.otg_hs_doepmsk.stupm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "STUPM");
	state->f4.fld.otg_hs_doepmsk.otepdm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "OTEPDM");
	state->f4.fld.otg_hs_doepmsk.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "B2BSTUP");
	state->f4.fld.otg_hs_doepmsk.opem = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "OPEM");
	state->f4.fld.otg_hs_doepmsk.boim = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepmsk, "BOIM");

	// OTG_HS_DAINT bitfields.
	state->f4.fld.otg_hs_daint.iepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_daint, "IEPINT");
	state->f4.fld.otg_hs_daint.oepint = cm_object_get_child_by_name(state->f4.reg.otg_hs_daint, "OEPINT");

	// OTG_HS_DAINTMSK bitfields.
	state->f4.fld.otg_hs_daintmsk.iepm = cm_object_get_child_by_name(state->f4.reg.otg_hs_daintmsk, "IEPM");
	state->f4.fld.otg_hs_daintmsk.oepm = cm_object_get_child_by_name(state->f4.reg.otg_hs_daintmsk, "OEPM");

	// OTG_HS_DVBUSDIS bitfields.
	state->f4.fld.otg_hs_dvbusdis.vbusdt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dvbusdis, "VBUSDT");

	// OTG_HS_DVBUSPULSE bitfields.
	state->f4.fld.otg_hs_dvbuspulse.dvbusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_dvbuspulse, "DVBUSP");

	// OTG_HS_DTHRCTL bitfields.
	state->f4.fld.otg_hs_dthrctl.nonisothren = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "NONISOTHREN");
	state->f4.fld.otg_hs_dthrctl.isothren = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "ISOTHREN");
	state->f4.fld.otg_hs_dthrctl.txthrlen = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "TXTHRLEN");
	state->f4.fld.otg_hs_dthrctl.rxthren = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "RXTHREN");
	state->f4.fld.otg_hs_dthrctl.rxthrlen = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "RXTHRLEN");
	state->f4.fld.otg_hs_dthrctl.arpen = cm_object_get_child_by_name(state->f4.reg.otg_hs_dthrctl, "ARPEN");

	// OTG_HS_DIEPEMPMSK bitfields.
	state->f4.fld.otg_hs_diepempmsk.ineptxfem = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepempmsk, "INEPTXFEM");

	// OTG_HS_DEACHINT bitfields.
	state->f4.fld.otg_hs_deachint.iep1int = cm_object_get_child_by_name(state->f4.reg.otg_hs_deachint, "IEP1INT");
	state->f4.fld.otg_hs_deachint.oep1int = cm_object_get_child_by_name(state->f4.reg.otg_hs_deachint, "OEP1INT");

	// OTG_HS_DEACHINTMSK bitfields.
	state->f4.fld.otg_hs_deachintmsk.iep1intm = cm_object_get_child_by_name(state->f4.reg.otg_hs_deachintmsk, "IEP1INTM");
	state->f4.fld.otg_hs_deachintmsk.oep1intm = cm_object_get_child_by_name(state->f4.reg.otg_hs_deachintmsk, "OEP1INTM");

	// OTG_HS_DIEPEACHMSK1 bitfields.
	state->f4.fld.otg_hs_diepeachmsk1.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "XFRCM");
	state->f4.fld.otg_hs_diepeachmsk1.epdm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "EPDM");
	state->f4.fld.otg_hs_diepeachmsk1.tom = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "TOM");
	state->f4.fld.otg_hs_diepeachmsk1.ittxfemsk = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "ITTXFEMSK");
	state->f4.fld.otg_hs_diepeachmsk1.inepnmm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "INEPNMM");
	state->f4.fld.otg_hs_diepeachmsk1.inepnem = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "INEPNEM");
	state->f4.fld.otg_hs_diepeachmsk1.txfurm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "TXFURM");
	state->f4.fld.otg_hs_diepeachmsk1.bim = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "BIM");
	state->f4.fld.otg_hs_diepeachmsk1.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepeachmsk1, "NAKM");

	// OTG_HS_DOEPEACHMSK1 bitfields.
	state->f4.fld.otg_hs_doepeachmsk1.xfrcm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "XFRCM");
	state->f4.fld.otg_hs_doepeachmsk1.epdm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "EPDM");
	state->f4.fld.otg_hs_doepeachmsk1.tom = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "TOM");
	state->f4.fld.otg_hs_doepeachmsk1.ittxfemsk = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "ITTXFEMSK");
	state->f4.fld.otg_hs_doepeachmsk1.inepnmm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "INEPNMM");
	state->f4.fld.otg_hs_doepeachmsk1.inepnem = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "INEPNEM");
	state->f4.fld.otg_hs_doepeachmsk1.txfurm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "TXFURM");
	state->f4.fld.otg_hs_doepeachmsk1.bim = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "BIM");
	state->f4.fld.otg_hs_doepeachmsk1.berrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "BERRM");
	state->f4.fld.otg_hs_doepeachmsk1.nakm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "NAKM");
	state->f4.fld.otg_hs_doepeachmsk1.nyetm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepeachmsk1, "NYETM");

	// OTG_HS_DIEPCTL0 bitfields.
	state->f4.fld.otg_hs_diepctl0.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "MPSIZ");
	state->f4.fld.otg_hs_diepctl0.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "USBAEP");
	state->f4.fld.otg_hs_diepctl0.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl0.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "NAKSTS");
	state->f4.fld.otg_hs_diepctl0.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "EPTYP");
	state->f4.fld.otg_hs_diepctl0.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "Stall");
	state->f4.fld.otg_hs_diepctl0.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "TXFNUM");
	state->f4.fld.otg_hs_diepctl0.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "CNAK");
	state->f4.fld.otg_hs_diepctl0.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "SNAK");
	state->f4.fld.otg_hs_diepctl0.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl0.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "SODDFRM");
	state->f4.fld.otg_hs_diepctl0.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "EPDIS");
	state->f4.fld.otg_hs_diepctl0.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl0, "EPENA");

	// OTG_HS_DIEPCTL1 bitfields.
	state->f4.fld.otg_hs_diepctl1.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "MPSIZ");
	state->f4.fld.otg_hs_diepctl1.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "USBAEP");
	state->f4.fld.otg_hs_diepctl1.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl1.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "NAKSTS");
	state->f4.fld.otg_hs_diepctl1.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "EPTYP");
	state->f4.fld.otg_hs_diepctl1.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "Stall");
	state->f4.fld.otg_hs_diepctl1.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "TXFNUM");
	state->f4.fld.otg_hs_diepctl1.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "CNAK");
	state->f4.fld.otg_hs_diepctl1.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "SNAK");
	state->f4.fld.otg_hs_diepctl1.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl1.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "SODDFRM");
	state->f4.fld.otg_hs_diepctl1.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "EPDIS");
	state->f4.fld.otg_hs_diepctl1.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl1, "EPENA");

	// OTG_HS_DIEPCTL2 bitfields.
	state->f4.fld.otg_hs_diepctl2.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "MPSIZ");
	state->f4.fld.otg_hs_diepctl2.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "USBAEP");
	state->f4.fld.otg_hs_diepctl2.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl2.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "NAKSTS");
	state->f4.fld.otg_hs_diepctl2.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "EPTYP");
	state->f4.fld.otg_hs_diepctl2.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "Stall");
	state->f4.fld.otg_hs_diepctl2.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "TXFNUM");
	state->f4.fld.otg_hs_diepctl2.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "CNAK");
	state->f4.fld.otg_hs_diepctl2.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "SNAK");
	state->f4.fld.otg_hs_diepctl2.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl2.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "SODDFRM");
	state->f4.fld.otg_hs_diepctl2.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "EPDIS");
	state->f4.fld.otg_hs_diepctl2.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl2, "EPENA");

	// OTG_HS_DIEPCTL3 bitfields.
	state->f4.fld.otg_hs_diepctl3.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "MPSIZ");
	state->f4.fld.otg_hs_diepctl3.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "USBAEP");
	state->f4.fld.otg_hs_diepctl3.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl3.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "NAKSTS");
	state->f4.fld.otg_hs_diepctl3.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "EPTYP");
	state->f4.fld.otg_hs_diepctl3.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "Stall");
	state->f4.fld.otg_hs_diepctl3.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "TXFNUM");
	state->f4.fld.otg_hs_diepctl3.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "CNAK");
	state->f4.fld.otg_hs_diepctl3.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "SNAK");
	state->f4.fld.otg_hs_diepctl3.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl3.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "SODDFRM");
	state->f4.fld.otg_hs_diepctl3.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "EPDIS");
	state->f4.fld.otg_hs_diepctl3.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl3, "EPENA");

	// OTG_HS_DIEPCTL4 bitfields.
	state->f4.fld.otg_hs_diepctl4.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "MPSIZ");
	state->f4.fld.otg_hs_diepctl4.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "USBAEP");
	state->f4.fld.otg_hs_diepctl4.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl4.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "NAKSTS");
	state->f4.fld.otg_hs_diepctl4.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "EPTYP");
	state->f4.fld.otg_hs_diepctl4.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "Stall");
	state->f4.fld.otg_hs_diepctl4.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "TXFNUM");
	state->f4.fld.otg_hs_diepctl4.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "CNAK");
	state->f4.fld.otg_hs_diepctl4.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "SNAK");
	state->f4.fld.otg_hs_diepctl4.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl4.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "SODDFRM");
	state->f4.fld.otg_hs_diepctl4.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "EPDIS");
	state->f4.fld.otg_hs_diepctl4.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl4, "EPENA");

	// OTG_HS_DIEPCTL5 bitfields.
	state->f4.fld.otg_hs_diepctl5.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "MPSIZ");
	state->f4.fld.otg_hs_diepctl5.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "USBAEP");
	state->f4.fld.otg_hs_diepctl5.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl5.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "NAKSTS");
	state->f4.fld.otg_hs_diepctl5.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "EPTYP");
	state->f4.fld.otg_hs_diepctl5.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "Stall");
	state->f4.fld.otg_hs_diepctl5.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "TXFNUM");
	state->f4.fld.otg_hs_diepctl5.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "CNAK");
	state->f4.fld.otg_hs_diepctl5.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "SNAK");
	state->f4.fld.otg_hs_diepctl5.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl5.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "SODDFRM");
	state->f4.fld.otg_hs_diepctl5.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "EPDIS");
	state->f4.fld.otg_hs_diepctl5.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl5, "EPENA");

	// OTG_HS_DIEPCTL6 bitfields.
	state->f4.fld.otg_hs_diepctl6.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "MPSIZ");
	state->f4.fld.otg_hs_diepctl6.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "USBAEP");
	state->f4.fld.otg_hs_diepctl6.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl6.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "NAKSTS");
	state->f4.fld.otg_hs_diepctl6.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "EPTYP");
	state->f4.fld.otg_hs_diepctl6.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "Stall");
	state->f4.fld.otg_hs_diepctl6.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "TXFNUM");
	state->f4.fld.otg_hs_diepctl6.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "CNAK");
	state->f4.fld.otg_hs_diepctl6.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "SNAK");
	state->f4.fld.otg_hs_diepctl6.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl6.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "SODDFRM");
	state->f4.fld.otg_hs_diepctl6.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "EPDIS");
	state->f4.fld.otg_hs_diepctl6.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl6, "EPENA");

	// OTG_HS_DIEPCTL7 bitfields.
	state->f4.fld.otg_hs_diepctl7.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "MPSIZ");
	state->f4.fld.otg_hs_diepctl7.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "USBAEP");
	state->f4.fld.otg_hs_diepctl7.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "EONUM_DPID");
	state->f4.fld.otg_hs_diepctl7.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "NAKSTS");
	state->f4.fld.otg_hs_diepctl7.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "EPTYP");
	state->f4.fld.otg_hs_diepctl7.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "Stall");
	state->f4.fld.otg_hs_diepctl7.txfnum = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "TXFNUM");
	state->f4.fld.otg_hs_diepctl7.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "CNAK");
	state->f4.fld.otg_hs_diepctl7.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "SNAK");
	state->f4.fld.otg_hs_diepctl7.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_diepctl7.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "SODDFRM");
	state->f4.fld.otg_hs_diepctl7.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "EPDIS");
	state->f4.fld.otg_hs_diepctl7.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepctl7, "EPENA");

	// OTG_HS_DIEPINT0 bitfields.
	state->f4.fld.otg_hs_diepint0.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "XFRC");
	state->f4.fld.otg_hs_diepint0.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "EPDISD");
	state->f4.fld.otg_hs_diepint0.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "TOC");
	state->f4.fld.otg_hs_diepint0.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "ITTXFE");
	state->f4.fld.otg_hs_diepint0.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "INEPNE");
	state->f4.fld.otg_hs_diepint0.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "TXFE");
	state->f4.fld.otg_hs_diepint0.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint0.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "BNA");
	state->f4.fld.otg_hs_diepint0.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint0.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "BERR");
	state->f4.fld.otg_hs_diepint0.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint0, "NAK");

	// OTG_HS_DIEPINT1 bitfields.
	state->f4.fld.otg_hs_diepint1.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "XFRC");
	state->f4.fld.otg_hs_diepint1.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "EPDISD");
	state->f4.fld.otg_hs_diepint1.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "TOC");
	state->f4.fld.otg_hs_diepint1.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "ITTXFE");
	state->f4.fld.otg_hs_diepint1.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "INEPNE");
	state->f4.fld.otg_hs_diepint1.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "TXFE");
	state->f4.fld.otg_hs_diepint1.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint1.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "BNA");
	state->f4.fld.otg_hs_diepint1.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint1.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "BERR");
	state->f4.fld.otg_hs_diepint1.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint1, "NAK");

	// OTG_HS_DIEPINT2 bitfields.
	state->f4.fld.otg_hs_diepint2.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "XFRC");
	state->f4.fld.otg_hs_diepint2.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "EPDISD");
	state->f4.fld.otg_hs_diepint2.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "TOC");
	state->f4.fld.otg_hs_diepint2.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "ITTXFE");
	state->f4.fld.otg_hs_diepint2.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "INEPNE");
	state->f4.fld.otg_hs_diepint2.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "TXFE");
	state->f4.fld.otg_hs_diepint2.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint2.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "BNA");
	state->f4.fld.otg_hs_diepint2.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint2.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "BERR");
	state->f4.fld.otg_hs_diepint2.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint2, "NAK");

	// OTG_HS_DIEPINT3 bitfields.
	state->f4.fld.otg_hs_diepint3.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "XFRC");
	state->f4.fld.otg_hs_diepint3.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "EPDISD");
	state->f4.fld.otg_hs_diepint3.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "TOC");
	state->f4.fld.otg_hs_diepint3.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "ITTXFE");
	state->f4.fld.otg_hs_diepint3.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "INEPNE");
	state->f4.fld.otg_hs_diepint3.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "TXFE");
	state->f4.fld.otg_hs_diepint3.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint3.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "BNA");
	state->f4.fld.otg_hs_diepint3.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint3.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "BERR");
	state->f4.fld.otg_hs_diepint3.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint3, "NAK");

	// OTG_HS_DIEPINT4 bitfields.
	state->f4.fld.otg_hs_diepint4.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "XFRC");
	state->f4.fld.otg_hs_diepint4.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "EPDISD");
	state->f4.fld.otg_hs_diepint4.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "TOC");
	state->f4.fld.otg_hs_diepint4.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "ITTXFE");
	state->f4.fld.otg_hs_diepint4.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "INEPNE");
	state->f4.fld.otg_hs_diepint4.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "TXFE");
	state->f4.fld.otg_hs_diepint4.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint4.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "BNA");
	state->f4.fld.otg_hs_diepint4.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint4.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "BERR");
	state->f4.fld.otg_hs_diepint4.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint4, "NAK");

	// OTG_HS_DIEPINT5 bitfields.
	state->f4.fld.otg_hs_diepint5.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "XFRC");
	state->f4.fld.otg_hs_diepint5.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "EPDISD");
	state->f4.fld.otg_hs_diepint5.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "TOC");
	state->f4.fld.otg_hs_diepint5.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "ITTXFE");
	state->f4.fld.otg_hs_diepint5.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "INEPNE");
	state->f4.fld.otg_hs_diepint5.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "TXFE");
	state->f4.fld.otg_hs_diepint5.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint5.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "BNA");
	state->f4.fld.otg_hs_diepint5.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint5.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "BERR");
	state->f4.fld.otg_hs_diepint5.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint5, "NAK");

	// OTG_HS_DIEPINT6 bitfields.
	state->f4.fld.otg_hs_diepint6.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "XFRC");
	state->f4.fld.otg_hs_diepint6.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "EPDISD");
	state->f4.fld.otg_hs_diepint6.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "TOC");
	state->f4.fld.otg_hs_diepint6.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "ITTXFE");
	state->f4.fld.otg_hs_diepint6.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "INEPNE");
	state->f4.fld.otg_hs_diepint6.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "TXFE");
	state->f4.fld.otg_hs_diepint6.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint6.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "BNA");
	state->f4.fld.otg_hs_diepint6.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint6.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "BERR");
	state->f4.fld.otg_hs_diepint6.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint6, "NAK");

	// OTG_HS_DIEPINT7 bitfields.
	state->f4.fld.otg_hs_diepint7.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "XFRC");
	state->f4.fld.otg_hs_diepint7.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "EPDISD");
	state->f4.fld.otg_hs_diepint7.toc = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "TOC");
	state->f4.fld.otg_hs_diepint7.ittxfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "ITTXFE");
	state->f4.fld.otg_hs_diepint7.inepne = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "INEPNE");
	state->f4.fld.otg_hs_diepint7.txfe = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "TXFE");
	state->f4.fld.otg_hs_diepint7.txfifoudrn = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "TXFIFOUDRN");
	state->f4.fld.otg_hs_diepint7.bna = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "BNA");
	state->f4.fld.otg_hs_diepint7.pktdrpsts = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "PKTDRPSTS");
	state->f4.fld.otg_hs_diepint7.berr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "BERR");
	state->f4.fld.otg_hs_diepint7.nak = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepint7, "NAK");

	// OTG_HS_DIEPTSIZ0 bitfields.
	state->f4.fld.otg_hs_dieptsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz0, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz0, "PKTCNT");

	// OTG_HS_DIEPDMA1 bitfields.
	state->f4.fld.otg_hs_diepdma1.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepdma1, "DMAADDR");

	// OTG_HS_DIEPDMA2 bitfields.
	state->f4.fld.otg_hs_diepdma2.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepdma2, "DMAADDR");

	// OTG_HS_DIEPDMA3 bitfields.
	state->f4.fld.otg_hs_diepdma3.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepdma3, "DMAADDR");

	// OTG_HS_DIEPDMA4 bitfields.
	state->f4.fld.otg_hs_diepdma4.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepdma4, "DMAADDR");

	// OTG_HS_DIEPDMA5 bitfields.
	state->f4.fld.otg_hs_diepdma5.dmaaddr = cm_object_get_child_by_name(state->f4.reg.otg_hs_diepdma5, "DMAADDR");

	// OTG_HS_DTXFSTS0 bitfields.
	state->f4.fld.otg_hs_dtxfsts0.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts0, "INEPTFSAV");

	// OTG_HS_DTXFSTS1 bitfields.
	state->f4.fld.otg_hs_dtxfsts1.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts1, "INEPTFSAV");

	// OTG_HS_DTXFSTS2 bitfields.
	state->f4.fld.otg_hs_dtxfsts2.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts2, "INEPTFSAV");

	// OTG_HS_DTXFSTS3 bitfields.
	state->f4.fld.otg_hs_dtxfsts3.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts3, "INEPTFSAV");

	// OTG_HS_DTXFSTS4 bitfields.
	state->f4.fld.otg_hs_dtxfsts4.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts4, "INEPTFSAV");

	// OTG_HS_DTXFSTS5 bitfields.
	state->f4.fld.otg_hs_dtxfsts5.ineptfsav = cm_object_get_child_by_name(state->f4.reg.otg_hs_dtxfsts5, "INEPTFSAV");

	// OTG_HS_DIEPTSIZ1 bitfields.
	state->f4.fld.otg_hs_dieptsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz1, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz1, "PKTCNT");
	state->f4.fld.otg_hs_dieptsiz1.mcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz1, "MCNT");

	// OTG_HS_DIEPTSIZ2 bitfields.
	state->f4.fld.otg_hs_dieptsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz2, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz2, "PKTCNT");
	state->f4.fld.otg_hs_dieptsiz2.mcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz2, "MCNT");

	// OTG_HS_DIEPTSIZ3 bitfields.
	state->f4.fld.otg_hs_dieptsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz3, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz3, "PKTCNT");
	state->f4.fld.otg_hs_dieptsiz3.mcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz3, "MCNT");

	// OTG_HS_DIEPTSIZ4 bitfields.
	state->f4.fld.otg_hs_dieptsiz4.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz4, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz4.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz4, "PKTCNT");
	state->f4.fld.otg_hs_dieptsiz4.mcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz4, "MCNT");

	// OTG_HS_DIEPTSIZ5 bitfields.
	state->f4.fld.otg_hs_dieptsiz5.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz5, "XFRSIZ");
	state->f4.fld.otg_hs_dieptsiz5.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz5, "PKTCNT");
	state->f4.fld.otg_hs_dieptsiz5.mcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_dieptsiz5, "MCNT");

	// OTG_HS_DOEPCTL0 bitfields.
	state->f4.fld.otg_hs_doepctl0.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "MPSIZ");
	state->f4.fld.otg_hs_doepctl0.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "USBAEP");
	state->f4.fld.otg_hs_doepctl0.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "NAKSTS");
	state->f4.fld.otg_hs_doepctl0.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "EPTYP");
	state->f4.fld.otg_hs_doepctl0.snpm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "SNPM");
	state->f4.fld.otg_hs_doepctl0.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "Stall");
	state->f4.fld.otg_hs_doepctl0.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "CNAK");
	state->f4.fld.otg_hs_doepctl0.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "SNAK");
	state->f4.fld.otg_hs_doepctl0.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "EPDIS");
	state->f4.fld.otg_hs_doepctl0.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl0, "EPENA");

	// OTG_HS_DOEPCTL1 bitfields.
	state->f4.fld.otg_hs_doepctl1.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "MPSIZ");
	state->f4.fld.otg_hs_doepctl1.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "USBAEP");
	state->f4.fld.otg_hs_doepctl1.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "EONUM_DPID");
	state->f4.fld.otg_hs_doepctl1.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "NAKSTS");
	state->f4.fld.otg_hs_doepctl1.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "EPTYP");
	state->f4.fld.otg_hs_doepctl1.snpm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "SNPM");
	state->f4.fld.otg_hs_doepctl1.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "Stall");
	state->f4.fld.otg_hs_doepctl1.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "CNAK");
	state->f4.fld.otg_hs_doepctl1.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "SNAK");
	state->f4.fld.otg_hs_doepctl1.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_doepctl1.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "SODDFRM");
	state->f4.fld.otg_hs_doepctl1.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "EPDIS");
	state->f4.fld.otg_hs_doepctl1.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl1, "EPENA");

	// OTG_HS_DOEPCTL2 bitfields.
	state->f4.fld.otg_hs_doepctl2.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "MPSIZ");
	state->f4.fld.otg_hs_doepctl2.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "USBAEP");
	state->f4.fld.otg_hs_doepctl2.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "EONUM_DPID");
	state->f4.fld.otg_hs_doepctl2.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "NAKSTS");
	state->f4.fld.otg_hs_doepctl2.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "EPTYP");
	state->f4.fld.otg_hs_doepctl2.snpm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "SNPM");
	state->f4.fld.otg_hs_doepctl2.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "Stall");
	state->f4.fld.otg_hs_doepctl2.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "CNAK");
	state->f4.fld.otg_hs_doepctl2.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "SNAK");
	state->f4.fld.otg_hs_doepctl2.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_doepctl2.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "SODDFRM");
	state->f4.fld.otg_hs_doepctl2.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "EPDIS");
	state->f4.fld.otg_hs_doepctl2.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl2, "EPENA");

	// OTG_HS_DOEPCTL3 bitfields.
	state->f4.fld.otg_hs_doepctl3.mpsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "MPSIZ");
	state->f4.fld.otg_hs_doepctl3.usbaep = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "USBAEP");
	state->f4.fld.otg_hs_doepctl3.eonum_dpid = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "EONUM_DPID");
	state->f4.fld.otg_hs_doepctl3.naksts = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "NAKSTS");
	state->f4.fld.otg_hs_doepctl3.eptyp = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "EPTYP");
	state->f4.fld.otg_hs_doepctl3.snpm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "SNPM");
	state->f4.fld.otg_hs_doepctl3.stall = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "Stall");
	state->f4.fld.otg_hs_doepctl3.cnak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "CNAK");
	state->f4.fld.otg_hs_doepctl3.snak = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "SNAK");
	state->f4.fld.otg_hs_doepctl3.sd0pid_sevnfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "SD0PID_SEVNFRM");
	state->f4.fld.otg_hs_doepctl3.soddfrm = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "SODDFRM");
	state->f4.fld.otg_hs_doepctl3.epdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "EPDIS");
	state->f4.fld.otg_hs_doepctl3.epena = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepctl3, "EPENA");

	// OTG_HS_DOEPINT0 bitfields.
	state->f4.fld.otg_hs_doepint0.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "XFRC");
	state->f4.fld.otg_hs_doepint0.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "EPDISD");
	state->f4.fld.otg_hs_doepint0.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "STUP");
	state->f4.fld.otg_hs_doepint0.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "OTEPDIS");
	state->f4.fld.otg_hs_doepint0.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "B2BSTUP");
	state->f4.fld.otg_hs_doepint0.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint0, "NYET");

	// OTG_HS_DOEPINT1 bitfields.
	state->f4.fld.otg_hs_doepint1.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "XFRC");
	state->f4.fld.otg_hs_doepint1.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "EPDISD");
	state->f4.fld.otg_hs_doepint1.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "STUP");
	state->f4.fld.otg_hs_doepint1.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "OTEPDIS");
	state->f4.fld.otg_hs_doepint1.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "B2BSTUP");
	state->f4.fld.otg_hs_doepint1.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint1, "NYET");

	// OTG_HS_DOEPINT2 bitfields.
	state->f4.fld.otg_hs_doepint2.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "XFRC");
	state->f4.fld.otg_hs_doepint2.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "EPDISD");
	state->f4.fld.otg_hs_doepint2.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "STUP");
	state->f4.fld.otg_hs_doepint2.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "OTEPDIS");
	state->f4.fld.otg_hs_doepint2.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "B2BSTUP");
	state->f4.fld.otg_hs_doepint2.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint2, "NYET");

	// OTG_HS_DOEPINT3 bitfields.
	state->f4.fld.otg_hs_doepint3.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "XFRC");
	state->f4.fld.otg_hs_doepint3.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "EPDISD");
	state->f4.fld.otg_hs_doepint3.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "STUP");
	state->f4.fld.otg_hs_doepint3.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "OTEPDIS");
	state->f4.fld.otg_hs_doepint3.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "B2BSTUP");
	state->f4.fld.otg_hs_doepint3.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint3, "NYET");

	// OTG_HS_DOEPINT4 bitfields.
	state->f4.fld.otg_hs_doepint4.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "XFRC");
	state->f4.fld.otg_hs_doepint4.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "EPDISD");
	state->f4.fld.otg_hs_doepint4.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "STUP");
	state->f4.fld.otg_hs_doepint4.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "OTEPDIS");
	state->f4.fld.otg_hs_doepint4.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "B2BSTUP");
	state->f4.fld.otg_hs_doepint4.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint4, "NYET");

	// OTG_HS_DOEPINT5 bitfields.
	state->f4.fld.otg_hs_doepint5.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "XFRC");
	state->f4.fld.otg_hs_doepint5.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "EPDISD");
	state->f4.fld.otg_hs_doepint5.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "STUP");
	state->f4.fld.otg_hs_doepint5.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "OTEPDIS");
	state->f4.fld.otg_hs_doepint5.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "B2BSTUP");
	state->f4.fld.otg_hs_doepint5.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint5, "NYET");

	// OTG_HS_DOEPINT6 bitfields.
	state->f4.fld.otg_hs_doepint6.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "XFRC");
	state->f4.fld.otg_hs_doepint6.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "EPDISD");
	state->f4.fld.otg_hs_doepint6.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "STUP");
	state->f4.fld.otg_hs_doepint6.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "OTEPDIS");
	state->f4.fld.otg_hs_doepint6.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "B2BSTUP");
	state->f4.fld.otg_hs_doepint6.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint6, "NYET");

	// OTG_HS_DOEPINT7 bitfields.
	state->f4.fld.otg_hs_doepint7.xfrc = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "XFRC");
	state->f4.fld.otg_hs_doepint7.epdisd = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "EPDISD");
	state->f4.fld.otg_hs_doepint7.stup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "STUP");
	state->f4.fld.otg_hs_doepint7.otepdis = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "OTEPDIS");
	state->f4.fld.otg_hs_doepint7.b2bstup = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "B2BSTUP");
	state->f4.fld.otg_hs_doepint7.nyet = cm_object_get_child_by_name(state->f4.reg.otg_hs_doepint7, "NYET");

	// OTG_HS_DOEPTSIZ0 bitfields.
	state->f4.fld.otg_hs_doeptsiz0.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz0, "XFRSIZ");
	state->f4.fld.otg_hs_doeptsiz0.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz0, "PKTCNT");
	state->f4.fld.otg_hs_doeptsiz0.stupcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz0, "STUPCNT");

	// OTG_HS_DOEPTSIZ1 bitfields.
	state->f4.fld.otg_hs_doeptsiz1.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz1, "XFRSIZ");
	state->f4.fld.otg_hs_doeptsiz1.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz1, "PKTCNT");
	state->f4.fld.otg_hs_doeptsiz1.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz1, "RXDPID_STUPCNT");

	// OTG_HS_DOEPTSIZ2 bitfields.
	state->f4.fld.otg_hs_doeptsiz2.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz2, "XFRSIZ");
	state->f4.fld.otg_hs_doeptsiz2.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz2, "PKTCNT");
	state->f4.fld.otg_hs_doeptsiz2.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz2, "RXDPID_STUPCNT");

	// OTG_HS_DOEPTSIZ3 bitfields.
	state->f4.fld.otg_hs_doeptsiz3.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz3, "XFRSIZ");
	state->f4.fld.otg_hs_doeptsiz3.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz3, "PKTCNT");
	state->f4.fld.otg_hs_doeptsiz3.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz3, "RXDPID_STUPCNT");

	// OTG_HS_DOEPTSIZ4 bitfields.
	state->f4.fld.otg_hs_doeptsiz4.xfrsiz = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz4, "XFRSIZ");
	state->f4.fld.otg_hs_doeptsiz4.pktcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz4, "PKTCNT");
	state->f4.fld.otg_hs_doeptsiz4.rxdpid_stupcnt = cm_object_get_child_by_name(state->f4.reg.otg_hs_doeptsiz4, "RXDPID_STUPCNT");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// OTG_HS_PWRCLK (USB on the go high speed) peripheral.
struct {
// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

	// DO NOT EDIT! Automatically generated!
	struct {
		// F4 OTG_HS_PWRCLK (USB on the go high speed) registers.
		struct {
			Object *otg_hs_pcgcr; // 0x0 Power and clock gating control register
		} reg;

		struct {

			// OTG_HS_PCGCR (Power and clock gating control register) bitfields.
			struct {
				Object *stppclk; // [0:0] Stop PHY clock
				Object *gatehclk; // [1:1] Gate HCLK
				Object *physusp; // [4:4] PHY suspended
			} otg_hs_pcgcr;
		} fld;
	} f4;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----
} STM32OTG_HS_PWRCLKState;

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

// DO NOT EDIT! Automatically generated!
static void stm32f40x_otg_hs_pwrclk_create_objects(Object *obj, JSON_Object *svd, const char *name)
{
	STM32OTG_HS_PWRCLKState *state = STM32_OTG_HS_PWRCLK_STATE(obj);

	JSON_Object *periph = svd_get_peripheral_by_name(svd, name);
	svd_add_peripheral_properties_and_children(obj, periph, svd);

	// Registers.
	state->f4.reg.otg_hs_pcgcr = cm_object_get_child_by_name(obj, "OTG_HS_PCGCR");

	// OTG_HS_PCGCR bitfields.
	state->f4.fld.otg_hs_pcgcr.stppclk = cm_object_get_child_by_name(state->f4.reg.otg_hs_pcgcr, "STPPCLK");
	state->f4.fld.otg_hs_pcgcr.gatehclk = cm_object_get_child_by_name(state->f4.reg.otg_hs_pcgcr, "GATEHCLK");
	state->f4.fld.otg_hs_pcgcr.physusp = cm_object_get_child_by_name(state->f4.reg.otg_hs_pcgcr, "PHYSUSP");
}

// ----- 8< ----- 8< -----  8< ----- 8< ----- 8< ----- 8< ----- 8< -----

