Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct  3 19:06:29 2021
| Host         : DESKTOP-18I9AUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |              56 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------------+-------------------------------+------------------+----------------+
|      Clock Signal     |                         Enable Signal                        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------------------+-------------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG | k0/system_0/FSM_onehot_state[5]_i_1_n_0                      | debouncer_0/rst               |                2 |              6 |
|  clk_100mhz_IBUF_BUFG |                                                              |                               |                3 |              7 |
|  clk_BUFG             | k0/central_processing_unit_0/program_counter_0/pc[7]_i_1_n_0 | k0/system_0/SR[0]             |                3 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_1[7]_i_1_n_0  |                               |                5 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_3[7]_i_1_n_0  |                               |                4 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_2[7]_i_1_n_0  |                               |                4 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_5[7]_i_1_n_0  |                               |                4 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_6[7]_i_1_n_0  |                               |                3 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_7[7]_i_1_n_0  |                               |                3 |              8 |
|  clk_BUFG             | k0/central_processing_unit_0/register_file_0/r_4[7]_i_1_n_0  |                               |                5 |              8 |
|  clk_100mhz_IBUF_BUFG | k0/system_0/port_1_we_reg_0[0]                               | debouncer_0/rst               |                2 |              8 |
|  clk_100mhz_IBUF_BUFG | k0/system_0/E[0]                                             | debouncer_0/rst               |                2 |              8 |
|  clk_100mhz_IBUF_BUFG |                                                              | debouncer_0/count[19]_i_1_n_0 |                6 |             20 |
+-----------------------+--------------------------------------------------------------+-------------------------------+------------------+----------------+


