{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573593506395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573593506396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:18:26 2019 " "Processing started: Tue Nov 12 18:18:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573593506396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573593506396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573593506396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573593506823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder-arch " "Found design unit 1: remainder-arch" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507230 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder " "Found entity 1: remainder" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch " "Found design unit 1: contador-arch" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507234 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507234 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Mux/mux.vhd " "Entity \"mux\" obtained from \"../Mux/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1573593507237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507237 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch " "Found design unit 1: somador-arch" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507240 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho-arch " "Found design unit 1: trabalho-arch" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507243 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_trabalho-teste " "Found design unit 1: tb_trabalho-teste" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/tb_trabalho.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593507246 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_trabalho " "Found entity 1: tb_trabalho" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/tb_trabalho.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593507246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593507246 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "output_COMP trabalho.vhd(97) " "VHDL Association List error at trabalho.vhd(97): formal \"output_COMP\" does not exist" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 97 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1 1573593507247 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573593507337 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 18:18:27 2019 " "Processing ended: Tue Nov 12 18:18:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573593507337 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573593507337 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573593507337 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573593507337 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573593507917 ""}
