[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LTC2157IUP-14#TRPBF production of ANALOG DEVICES from the text:1\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONFEATURES\nAPPLICATIONSDESCRIPTIONDual 14-Bit 250Msps/ \n210Msps/170Msps ADCs\nn Communications\nn Cellular Basestations\nn Software Defined Radios\nn Medical Imaging\nn High Definition Video\nn Testing and Measurement Instrumentsn 70dB SNR\nn 90dB SFDR\nn Low Power: 650mW/616mW/567mW Total\nn Single 1.8V Supply\nn DDR LVDS Outputs\nn Easy-to-Drive 1.5V P-P Input Range \nn 1.25GHz Full Power Bandwidth S/H\nn Optional Clock Duty Cycle Stabilizer\nn Low Power Sleep and Nap Modes\nn Serial SPI Port for Configuration\nn Pin-Compatible 12-Bit Versions\nn 64-Pin (9mm × 9mm) QFN PackageThe LT C®2157-14/L TC2156-14/L TC2155-14 are 2-channel \nsimultaneous sampling 250Msps/210Msps/170Msps  \n14-bit A/D converters designed for digitizing high fre -\nquency, wide dynamic range signals. They are perfect \nfor demanding communications applications with AC  \nper\nformance that includes 70dB SNR and 90dB spurious \nfree dynamic range (SFDR). The 1.25GHz input bandwidth allows the ADC to undersample high frequencies with good performance. The latency is only six clock cycles.\nDC specs include ±0.85LSB INL (typ), ±0.25LSB DNL (typ) \nand no missing codes over temperature. The transition noise is 1.82LSB\nRMS.\nThe digital outputs are double data rate (DDR) LVDS.\nThe ENC+ and ENC– inputs can be driven differentially with \na sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional \nclock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.\nL, L T , L TC, L TM, Linear Technology and the Linear logo are registered trademarks of Linear \nTechnology Corporation. All other trademarks are the property of their respective owners. \nS/HCORRECTION\nLOGICOUTPUT\nDRIVERS14-BIT\nPIPELINED\nADC CORE\nCLOCK/DUTY\nCYCLE\nCONTROLDA12_13\n    •    •    •\nDA0_1\nDB12_13\n    •\n    •    •\nDB0_1CLOCKANALOG\nINPUT\n21576514 TA01DDRLVDS\nDDR\nLVDSVDD\nOVDD\nOGND\nOGNDGNDCHANNEL A\nS/HCORRECTION\nLOGICOUTPUT\nDRIVERS14-BIT\nPIPELINED\nADC COREANALOG\nINPUTOVDD\nCHANNEL B\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 TA01b100 120–20L TC2157-14 32K Point FFT , \nfIN = 15MHz, –1dBFS, 250Msps\nLTC2157-14/\nLTC2156-14/LTC2155-142\n21576514fb For more information www.linear .com/L TC2157-14ABSOLUTE MAXIMUM RATINGS\nSupply Voltage\n VDD, OV DD ................................................ –0 .3V to 2V\nAnalog Input Voltage \n AINA/B+, AINA/B–, PAR/ SER,  \nSENSE (Note 3)  ........................ – 0.3V to (V DD + 0.2V)\nDigital Input Voltage  \nENC+, ENC– (Note 3)  ................ –0 .3V to (V DD + 0.3V)\n CS, S\nDI, SCK (Note 4)  ........................... –\n0.3V to 3.9V\nSDO (Note 4)  ............................................. –\n0.3V to 3.9V\nDigital Output Voltage  ................ –\n0.3V to (OV DD + 0.3V)\nOperating Temperature Range \nLTC2157C, LTC2156C, LTC2155C  ............ 0° C to 70°C\n LTC\n2157I, LTC2156I, LTC2155I  ............ –\n40°C to 85°C\nStorage Temperature Range  .................. –\n65°C to 150°C(Notes 1, 2)PIN CONFIGURATION\nTOP VIEW\nUP PACKAGE\n64-LEAD (9mm × 9mm) PLASTIC QFN65\nGND V DD 1\n V DD 2\n GND 3\n A INA+ 4\n A INA– 5\n GND 6\n SENSE 7\n V REF 8\n GND 9\n V CM 10\n GND 11\n A INB– 12\n A INB+ 13\n GND 14\n V DD 15\n V DD 1648 OGND\n47 DA4_5+ \n46 DA4_5–\n45 DA2_3+ \n44 DA2_3–\n43 DA0_1+ \n42 DA0_1–\n41 CLKOUT+\n40 CLKOUT–\n39 DB12_13+ \n38 DB12_13–\n37 DB10_11+ \n36 DB10_11–\n35 DB8_9+ \n34 DB8_9–\n33 OGND64 V DD \n63 PAR/SER62 CS\n61 SCK60 SDI59 SDO58 GND57 DA12_13\n+\n56 DA12_13–\n55 DA10_11+\n54 DA10_11–\n53 DA8_9+\n52 DA8_9–\n51 DA6_7+\n50 DA6_7–\n49 OV DD V DD 17\n GND 18\n ENC+ 19\n ENC– 20\n GND 21\n OF– 22\n OF+ 23\n DB0_1– 24\n DB0_1+ 25\n DB2_3– 26\n DB2_3+ 27\n DB4_5– 28\n DB4_5+ 29\n DB6_7– 30\n DB6_7+ 31\n OV DD 32\n \nTJMAX = 150°C, θ JA = 20°C/W \nEXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB\nORDER INFORMATION\nLEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE\nL TC2157CUP-14#PBF L TC2157CUP-14#TRPBF L TC2157UP-14 64-Lead (9mm × 9mm) Plastic QFN 0°C to 70°C\nL TC2157IUP-14#PBF L TC2157IUP-14#TRPBF L TC2157UP-14 64-Lead (9mm × 9mm) Plastic QFN –40°C to 85°C\nL TC2156CUP-14#PBF L TC2156CUP-14#TRPBF L TC2156UP-14 64-Lead (9mm × 9mm) Plastic QFN 0°C to 70°C\nL TC2156IUP-14#PBF L TC2156IUP-14#TRPBF L TC2156UP-14 64-Lead (9mm × 9mm) Plastic QFN –40°C to 85°C\nL TC2155CUP-14#PBF L TC2155CUP-14#TRPBF L TC2155UP-14 64-Lead (9mm × 9mm) Plastic QFN 0°C to 70°C\nL TC2155IUP-14#PBF L TC2155IUP-14#TRPBF L TC2155UP-14 64-Lead (9mm × 9mm) Plastic QFN –40°C to 85°C\nConsult L TC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container .\nFor more information on lead free part marking, go to: http://www.linear .com/leadfree/  \nFor more information on tape and reel specifications, go to: http://www.linear .com/tapeandreel/\n3\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14CONVERTER CHARACTERISTICS The l denotes the specifications which apply over the full operating \ntemperature range, otherwise specifications are at T A = 25°C. (Note 5)\nPARAMETER CONDITIONSL TC2157-14 L TC2156-14 L TC2155-14\nUNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX\nResolution (No Missing Codes) l 14 14 14 Bits\nIntegral Linearity Error Differential Analog Input (Note 6) l–5.5 ±0.85 5.5 –5.3 ±0.85 5.3 –5.1 ±0.85 5.1 LSB\nDifferential Linearity Error Differential Analog Input l–0.9 ±0.25 0.9 –0.9 ±0.25 0.9 –0.9 ±0.25 0.9 LSB\nOffset Error (Note 7) l –13 ±5 13 –13 ±5 13 –13 ±5 13 mV\nGain Error Internal Reference \nExternal Reference \nl \n–4.0±1.5 \n±1 \n2.2 \n–4.0±1.5 \n±1 \n2.2 \n–4.0±1.5 \n±1 \n2.2%FS \n%FS\nOffset Drift ±20 ±20 ±20 µV\n/°C\nFull-Scale Drift Internal Reference \nExternal Reference±30 ±10±30 ±10±30 ±10ppm/°C ppm/°C\nTransition Noise 1.82 1.82 1.82\nLSB RMS\nANALOG INPUT The l denotes the specifications which apply over the full operating temperature range, otherwise \nspecifications are at T A = 25°C. (Note 5)\nSYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS\nVIN Analog Input Range (A IN+ – A IN–) 1.7V < V DD < 1.9V l 1.5 VP-P\nVIN(CM) Analog Input Common Mode (A IN+ + A IN–)/2 Differential Analog Input (Note 8) l VCM – 20mV V CM VCM + 20mV V\nVSENSE External Voltage Reference Applied to SENSE External Reference Mode l 1.200 1.250 1.300 V\nIIN1 Analog Input Leakage Current 0 < A IN+, AIN– < V DD, No Encode  l –1 1 µA\nIIN2 PAR/SER Input Leakage Current 0 < PAR/SER < V DD l –1 1 µA\nIIN3 SENSE Input Leakage Current 1.2V < SENSE < 1.3V l –1 1 µA\ntAP Sample-and-Hold Acquisition Delay Time 1 ns\ntJITTER Sample-and-Hold Acquisition Delay Jitter 0.15 psRMS\nCMRR Analog Input Common Mode Rejection Ratio 75 dB\nBW-3B Full-Power Bandwidth 1250 MHz\nDYNAMIC ACCURACY The l denotes the specifications which apply over the full operating temperature range, \notherwise specifications are at T A = 25°C. A IN = –1dBFS. (Note 5)\nSYMBOL PARAMETER CONDITIONSL TC2157-14 L TC2156-14 L TC2155-14\nUNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX\nSNR Signal-to-Noise Ratio 15MHz Input \n70MHz Input 140MHz Input \n \nl  \n67.170 \n69.7 \n69  \n67.670 \n69.7 \n69  \n67.770 \n69.8 \n69.1dBFS dBFS dBFS\nSFDR Spurious Free Dynamic Range \n2nd or 3rd Harmonic15MHz Input 70MHz Input 140MHz Input\n \n \nl  \n7190 \n85 80 \n \n7490 \n85 80 \n \n7690 \n85 80dBFS dBFS dBFS\nSpurious Free Dynamic Range 4th Harmonic or Higher15MHz Input 70MHz Input 140MHz Input\n \n \nl  \n8198 \n95 85 \n \n8295 \n95 85 \n \n8395 \n95 85dBFS dBFS dBFS\nS/(N+D) Signal-to-Noise Plus \nDistortion Ratio15MHz Input 70MHz Input 140MHz Input\n \n \nl  \n66.369.9 \n69.4 68.8 \n \n67.269.9 \n69.4 68.8 \n \n67.3 69.9 \n69.4 \n68.5dBFS dBFS dBFS\nCrosstalk Crosstalk Between Channels Up to 315MHz Input –95 –95 –95 dB\nLTC2157-14/\nLTC2156-14/LTC2155-144\n21576514fb For more information www.linear .com/L TC2157-14INTERNAL REFERENCE CHARACTERISTICS The l denotes the specifications which apply over the \nfull operating temperature range, otherwise specifications are at T A = 25°C. (Note 5)\nPARAMETER CONDITIONS MIN TYP MAX UNITS\nVCM Output Voltage IOUT = 0 0.435 • \nVDD – 18mV0.435 • \nVDD 0.435 • \nVDD + 18mVV\nVCM Output Temperature Drift ±37 ppm/°C\nVCM Output Resistance –1mA < I OUT < 1mA 4 Ω\nVREF Output Voltage IOUT = 0 1.225 1.250 1.275 V\nVREF Output Temperature Drift ±30 ppm/°C\nVREF Output Resistance –400µA < I OUT < 1mA 7 Ω\nVREF Line Regulation 1.7V < V DD < 1.9V 0.6 mV/V\nDIGITAL INPUTS AND OUTPUTS The l denotes the specifications which apply over the full operating \ntemperature range, otherwise specifications are at T A = 25°C. (Note 5)\nSYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS\nENCODE INPUTS (ENC+, ENC–  )\nVID Differential Input Voltage (Note 8) l 0.2 V\nVICM Common Mode Input Voltage Internally Set \nExternally Set (Note 8) \nl \n1.11.2  \n1.5V V\nR\nIN Input Resistance (See Figure 2) 10 kΩ\nCIN Input Capacitance (Note 8) 2 pF\nDIGITAL INPUTS (CS, SDI, SCK)\nVIH High Level Input Voltage VDD = 1.8V l 1.3 V\nVIL Low Level Input Voltage VDD = 1.8V l 0.6 V\nIIN Input Current VIN = 0V to 3.6V l –10 10 µA\nCIN Input Capacitance (Note 8) 3 pF\nSDO OUTPUT (Open-Drain Output. Requires 2k Pull-Up Resistor if SDO Is Used)R\nOL Logic Low Output Resistance to GND V DD = 1.8V , SDO = 0V 200 Ω\nIOH Logic High Output Leakage Current SDO = 0V to 3.6V l –10 10 µA\nCOUT Output Capacitance (Note 8) 4 pFPOWER REQUIREMENTS The l denotes the specifications which apply over the full operating temperature \nrange, otherwise specifications are at T A = 25°C. (Note 5)\nSYMBOL PARAMETER CONDITIONSL TC2157-14 L TC2156-14 L TC2155-14\nUNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX\nVDD Analog Supply Voltage (Note 9) l 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V\nOVDD Output Supply Voltage (Note 9) l 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 V\nIVDD Analog Supply Current l 316 350 299 330 274 305 mA\nIOVDD Digital Supply Current 1.75mA LVDS Mode \n3.5mA LVDS Model \nl45 \n7650 8543 7349 8441 7148 83mA mA\nP\nDISS Power Dissipation 1.75mA LVDS Mode \n3.5mA LVDS Model \nl650 \n706720 783616 670682 745567 621635 698mW mW\nP\nSLEEP Sleep Mode Power Clock Disabled \nClocked at f S(MAX)<5 <5<5 <5<5 <5mW mW\nP\nNAP Nap Mode Power Clocked at f S(MAX) 213 198 184 mW\n5\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS\nDIGITAL DATA OUTPUTS\nVOD Differential Output Voltage 100Ω Differential Load, 3.5mA Mode \n100Ω Differential Load, 1.75mA Model \nl247 \n125350 \n175454 250mV mV\nV\nOS Common Mode Output Voltage 100Ω Differential Load, 3.5mA Mode 100Ω Differential Load, 1.75mA Mode l \nl1.125 \n1.1251.250 1.2501.375 \n1.375V V\nR\nTERM On-Chip Termination Resistance Termination Enabled, OV DD = 1.8V 100 ΩDIGITAL INPUTS AND OUTPUTS The l denotes the specifications which apply over the full operating \ntemperature range, otherwise specifications are at T A = 25°C. (Note 5)\nTIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature \nrange, otherwise specifications are at T A = 25°C. (Note 5)\nSYMBOL PARAMETER CONDITIONSL TC2157-14 L TC2156-14 L TC2155-14\nUNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX\nfS Sampling Frequency (Note 9) l 10 250 10 210 10 170 MHz\ntL ENC Low Time (Note 8) Duty Cycle Stabilizer Off \nDuty Cycle Stabilizer Onl \nl1.9 \n1.52 250 502.26 \n1.52.38 2.3850 502.79 \n1.52.94 2.9450 50ns ns\nt\nH ENC High Time (Note 8) Duty Cycle Stabilizer Off \nDuty Cycle Stabilizer Onl \nl1.9 \n1.52 250 502.26 \n1.52.38 2.3850 502.79 \n1.52.94 2.9450 50ns ns\nDIGITAL DATA OUTPUTS\nSYMBOL PARAMETER CONDITIONSL TC215X-14\nMIN TYP MAX UNITS\ntD ENC to Data Delay CL = 5pF (Note 8) l 1.7 2 2.3 ns\ntC ENC to CLKOUT Delay CL = 5pF (Note 8) l 1.3 1.6 2 ns\ntSKEW DATA to CLKOUT Skew tD – tC (Note 8) l 0.3 0.4 0.55 ns\nPipeline Latency 6 6 Cycles\nSPI Port Timing (Note 8)\ntSCK SCK Period Write Mode \nReadback Mode C SDO= 20pF , R PULLUP  = 2kl \nl40 \n250ns \nns\ntS CS to SCK Set-Up Time l 5 ns\ntH SCK to CS Hold Time l 5 ns\ntDS SDI Set-Up Time l 5 ns\ntDH SDI Hold Time l 5 ns\ntDO SCK Falling to SDO Valid Readback Mode, C SDO = 20pF , R PULLUP  = 2k l 125 ns\nNote 1: Stresses beyond those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.\nNote 2: All voltage values are with respect to GND with GND and OGND \nshorted (unless otherwise noted).\nNote 3: When these pin voltages are taken below GND or above V\nDD, they \nwill be clamped by internal diodes. This product can handle input currents \nof greater than 100mA below GND or above V DD without latchup.\nNote 4: When these pin voltages are taken below GND they will be clamped by internal diodes.  When these pin voltages are taken above V\nDD \nthey will not be clamped by internal diodes. This product can handle input \ncurrents of greater than 100mA below GND without latchup.Note 5: V DD = OV DD = 1.8V , f SAMPLE  = 250MHz (L TC2157),  \n210MHz (L TC2156), or 170MHz (L TC2155), differential ENC+/ENC– = 2V P-P \nsine wave, input range = 1.5V P-P with differential drive, unless otherwise noted.\nNote 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.\nNote 7: Offset error is the offset voltage measured from –0.5LSB when the \noutput code flickers between 00 0000 0000 0000 and 11 1111 1111 1111 in 2’s complement output mode.\nNote 8: Guaranteed by design, not subject to test.Note 9: Recommended operating conditions.\nLTC2157-14/\nLTC2156-14/LTC2155-146\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2157-14: Integral Nonlinearity \n(INL)L TC2157-14: Differential Nonlinearity (DNL)L TC2157-14: 32K Point FFT ,  f\nIN = 15MHz, –1dBFS, 250Msps\nL TC2157-14: 32K Point FFT ,  f\nIN = 70MHz, –1dBFS, 250MspsL TC2157-14: 32K Point FFT ,  f\nIN = 122MHz, –1dBFS, 250Msps\nL TC2157-14: 32K Point FFT ,  f\nIN = 907MHz, –1dBFS, 250MspsL TC2157-14: 32K Point 2-Tone FFT , f\nIN = 70.5MHz and 69.5MHz, \n250MspsL TC2157-14: 32K Point FFT ,  f\nIN = 381MHz, –1dBFS, 250MspsL TC2157-14: 32K Point FFT ,  f\nIN = 171MHz, –1dBFS, 250Msps\nOUTPUT CODE0–2.0–1.5–1.0–0.5INL ERROR (LSB)00.52.0\n1.5\n1.0\n4096 8192 12288 16383\n21576514 G01\nOUTPUT CODE0–0.5–0.25DNL ERROR (LSB)00.250.5\n4096 8192 12288 16383\n21576514 G02\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G03100 120–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G04100 120–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G05100 120–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G06100 120–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G07100 120–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G08100 120–20\n0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G08a100 120–20\nINPUT FREQUENCY (MHz)\n7\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14L TC2157-14: SNR vs Input Frequency, \n–1dBFS, 250MspsL TC2157-14: SFDR vs Input Frequency, –1dBFS, 250Msps\nL TC2157-14: SNR vs Input Level,  f\nIN = 70MHz, 250MspsL TC2157-14: SFDR vs Input Level,  f\nIN = 70MHz, 250MspsL TC2157-14: I VDD vs Sample \nRate, 15MHz Sine Wave Input, –1dBFSL TC2157-14: Shorted Input HistogramTYPICAL PERFORMANCE CHARACTERISTICS\nL TC2157-14: Frequency ResponseL TC2157-14: I OVDD vs Sample \nRate, 15MHz Sine Wave Input, –1dBFSOUTPUT CODE81980COUNT\n100020003000\n8200 8202 8204 8206 8210 8208 82124000\n500150025003500\n821421576514 G09INPUT FREQUENCY (MHz)0SNR (dBFS)606570\n70055\n50\n200 400 100 900 300 500 800 600 100045\n4075\n21576514 G10INPUT FREQUENCY (MHz)0SFDR (dBFS)507090\n70030\n20\n200 400 100 900 300 500 800 600 100010\n0406080\n21576514 G11\nINPUT LEVEL (dBFS)10\n0SNR (dBc AND dBFS)\n2030405080\n70\n60\n–70 –50 –30 –60 –40 –20 –10 0dBFS\ndBc\n21576514 G12AMPLITUDE (dBFS)0SFDR (dBFS)\n206080100\n–50 –30 –2040120\n–70 –60 –80 –40 –10 0\n21576514 G13dBcdBFS\nSAMPLE RATE (Msps)0200IVDD (mA)\n220240260280300\n50 100 150 200 250\n21576514 G14\nSAMPLE RATE (Msps)030IOVDD (mA)\n4050607080\n50 100 150 200 250\n21576514 G15LVDS CURRENT\n3.5mA\nLVDS CURRENT\n1.75mA\n1000 100\nINPUT FREQUENCY (MHz)AMPLITUDE (dBFS)–4.0–1.5–1.0–0.5\n–5.0–2.5\n–4.5–2.0\n–5.5\n–6.0–3.0\n–3.5\n21576514 G16\nLTC2157-14/\nLTC2156-14/LTC2155-148\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2156-14: 32K Point FFT ,  \nfIN = 15MHz, –1dBFS, 210Msps \nL TC2156-14: 32K Point FFT ,  f\nIN = 71MHz, –1dBFS, 210Msps L TC2156-14: 32K Point FFT ,  f\nIN = 101MHz, –1dBFS, 210Msps L TC2156-14: 32K Point FFT ,  f\nIN = 171MHz, –1dBFS, 210Msps\nL TC2156-14: 32K Point FFT ,  f\nIN = 227MHz, –1dBFS, 210Msps L TC2156-14: 32K Point FFT ,  f\nIN = 379MHz, –1dBFS, 210Msps\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G19100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G20100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G21100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G22100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G23100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G24100–20L TC2156-14: Differential \nNonlinearity (DNL)\nOUTPUT CODE0–0.5–0.25DNL ERROR (LSB)00.250.5\n4096 8192 12288 16383\n21576514 G18L TC2156-14: Integral Nonlinearity (INL)\nOUTPUT CODE0–2.0–1.5–1.0–0.5INL ERROR (LSB)00.52.0\n1.5\n1.0\n4096 8192 12288 16383\n21576514 G17\n9\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2156-14: SNR vs Input Frequency, \n–1dBFS, 210MspsL TC2156-14: SFDR vs Input Frequency, –1dBFS, 210Msps\nL TC2156-14: SNR vs Input Level,  f\nIN = 70MHz, 210MspsL TC2156-14: SFDR vs Input Level,  f\nIN = 71MHz, 210MspsL TC2156-14: 32K Point FFT ,  f\nIN = 907MHz, –1dBFS, 210Msps L TC2156-14: 32K Point 2-Tone FFT ,  f\nIN = 70.5MHz and 69.5MHz,  \n210Msps \nL TC2156-14: Shorted  Input HistogramL TC2156-14: 32K Point FFT ,  f\nIN = 571MHz, –1dBFS, 210Msps \nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G25100–20\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G26100–20\nOUTPUT CODE81960COUNT\n100020003000\n8198 8200 8202 8204 8208 8206 82104000\n500150025003500\n8212\n21576514 G27INPUT FREQUENCY (MHz)0SNR (dBFS)606570\n70055\n50\n200 400 100 900 300 500 800 600 100045\n4075\n21576514 G28INPUT FREQUENCY (MHz)0SFDR (dBFS)507090\n70030\n20\n200 400 100 900 300 500 800 600 100010\n0406080\n21576514 G29\nINPUT LEVEL (dBFS)10\n0SNR (dBc AND dBFS)\n2030405080\n70\n60\n–70 –50 –30 –60 –40 –20 –10 0dBFS\ndBc\n21576514 G30AMPLITUDE (dBFS)0SFDR (dBFS)\n206080100\n–50 –30 –2040120\n–70 –60 –80 –40 –10 0\n21576514 G31dBcdBFS\nINPUT FREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 G26a100–20\nLTC2157-14/\nLTC2156-14/LTC2155-1410\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2155-14: 32K Point FFT ,  \nfIN = 15MHz, –1dBFS, 170Msps \nL TC2155-14: 32K Point FFT ,  f\nIN = 70MHz, –1dBFS, 170Msps L TC2155-14: 32K Point FFT ,  f\nIN = 121MHz, –1dBFS, 170Msps L TC2155-14: 32K Point FFT ,  f\nIN = 169MHz, –1dBFS, 170Msps\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 10 30  50 70 80\n21576514 G37–20\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G38–20\n0 20 40 60 10 30  50 70 80\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G39–20\n0 20 40 60 10 30  50 70 80\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G40–20\n0 20 40 60 10 30  50 70 80L TC2155-14: Integral Nonlinearity \n(INL)L TC2155-14: Differential Nonlinearity (DNL)L TC2156-14: Frequency ResponseL TC2156-14: I\nOVDD vs Sample Rate, \n15MHz Sine Wave Input, –1dBFS\nOUTPUT CODE0–2.0–1.5–1.0–0.5INL ERROR (LSB)00.52.0\n1.5\n1.0\n4096 8192 12288 16383\n21576514 G35\nOUTPUT CODE0–0.5–0.25DNL ERROR (LSB)00.250.5\n4096 8192 12288 16383\n21576514 G36SAMPLE RATE (Msps)030IOVDD (mA)\n4050607080\n50 100 150 200 250\n21576514 G33LVDS CURRENT\n3.5mA\nLVDS CURRENT\n1.75mA\n1000 100\nINPUT FREQUENCY (MHz)AMPLITUDE (dBFS)–4.0–1.5–1.0–0.5\n–5.0–2.5\n–4.5–2.0\n–5.5\n–6.0–3.0\n–3.5\n21576514 G34L TC2156-14: I VDD vs Sample Rate, \n15MHz Sine Wave Input, –1dBFS\nSAMPLE RATE (Msps)0200IVDD (mA)\n220240260280\n50 100 150 200250\n21576514 G32\n11\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14L TC2155-14: 32K Point FFT ,  \nfIN = 225MHz, –1dBFS, 170Msps \nL TC2155-14: 32K Point FFT ,  f\nIN = 907MHz, –1dBFS, 170Msps L TC2155-14: 32K Point 2-Tone FFT ,  f\nIN = 70.5MHz and 69.5MHz, 170Msps L TC2155-14: Shorted  Input HistogramL TC2155-14: 32K Point FFT ,  f\nIN = 571MHz, –1dBFS, 170Msps L TC2155-14: 32K Point FFT ,  f\nIN = 380MHz, –1dBFS, 170Msps TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2155-14: SNR vs Input Frequency, –1dBFS, 170MspsL TC2155-14: SFDR vs Input Frequency, –1dBFS, 170Msps\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G41–20\n0 20 40 60 10 30  50 70 80\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G42–20\n0 20 40 60 10 30  50 70 80\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G43–20\n0 20 40 60 10 30  50 70 80\nFREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G44–20\n0 20 40 60 10 30  50 70 80\nOUTPUT CODE81980COUNT\n100020003000\n8200 8202 8204 8206 8210 8208 82124000\n500150025003500\n8214\n21576514 G45\nINPUT FREQUENCY (MHz)0SNR (dBFS)606570\n70055\n50\n200 400 100 900 300 500 800 600 100045\n4075\n21576514 G46INPUT FREQUENCY (MHz)0SFDR (dBFS)507090\n70030\n20\n200 400 100 900 300 500 800 600 100010\n0406080\n21576514 G47\nINPUT FREQUENCY (MHz)–120 AMPLITUDE (dBFS)\n–100–80–60–400\n21576514 G44a–20\n0 20 40 60 10 30  50 70 80\nLTC2157-14/\nLTC2156-14/LTC2155-1412\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL PERFORMANCE CHARACTERISTICS\nL TC2155-14: SNR vs Input Level,  \nfIN = 70MHz, 170MspsL TC2155-14: SFDR vs Input Level,  f\nIN = 70MHz, 170MspsL TC2155-14: I VDD vs Sample Rate, \n15MHz Sine Wave Input, –1dBFS\nL TC2155-14: Frequency ResponseL TC2155-14: I OVDD vs Sample Rate, \n15MHz Sine Wave Input, –1dBFSINPUT LEVEL (dBFS)10\n0SNR (dBc AND dBFS)\n2030405080\n70\n60\n–70 –50 –30 –60 –40 –20 –10 0dBFS\ndBc\n21576514 G48AMPLITUDE (dBFS)0SFDR (dBc AND dBFS)\n206080100\n–50 –30 –2040120\n–70 –60 –80 –40 –10 0\n21576514 G49dBcdBFS\n170180190200210220250\n240\n230\nSAMPLE RATE (Msps)0IVDD (mA)\n20 60 100 140 180 40 80 120 160\n21576514 G50\nSAMPLE RATE (Msps)030IOVDD (mA)\n4050607080\n20 60 100 140 180 40 80 120 160\n21576514 G51LVDS CURRENT\n3.5mA\nLVDS CURRENT\n1.75mA\n1000 100\nINPUT FREQUENCY (MHz)AMPLITUDE (dBFS)–4.0–1.5–1.0–0.5\n–5.0–2.5\n–4.5–2.0\n–5.5\n–6.0–3.0\n–3.5\n21576514 G52\n13\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14PIN FUNCTIONS\nVDD (Pins 1, 2, 15, 16, 17, 64): 1.8V Analog Power Supply.  \nBypass to ground with 0.1µF ceramic capacitors. Pins 1, \n2, 64 \ncan share a bypass capacitor . Pins 15, 16, 17 can \nshare a bypass capacitor . \nGND (Pins 3, 6, 9, 11, 14, 18, 21, 58, Exposed Pad \nPin 65): ADC Power Ground. The exposed pad must be soldered to the PCB ground.\nA\nINA+ (Pin 4): Positive Differential Analog Input for  \nChannel A.A\nINA– (Pin 5): Negative Differential Analog Input for \nChannel A.SENSE (Pin 7): Reference Programming Pin. Connecting \nSENSE to V\nDD selects the internal reference and a ±0.75V \ninput range. An external reference between 1.2V and 1.3V applied to SENSE selects an input range of ±0.6 × V\nSENSE .\nVREF (Pin 8): Reference Voltage Output. Bypass to ground \nwith a 2.2µF ceramic capacitor . Nominally 1.25V .\nVCM (Pin 10): Common Mode Bias Output; nominally equal \nto 0.435 • V DD. VCM should be used to bias the common \nmode of the analog inputs. Bypass to ground with a 0.1µF \nceramic capacitor .\nAINB– (Pin 12): Negative Differential Analog Input for \nChannel B.A\nINB+ (Pin 13): Positive Differential Analog Input for \nChannel B.ENC\n+ (Pin 19): Encode Input. Conversion starts on the \nrising edge.ENC\n– (Pin 20): Encode Complement Input. Conversion \nstarts on the falling edge.OGND (Pins 33, 48): Output Driver Ground.OV\nDD (Pins 32, 49): 1.8V Output Driver Supply. Bypass \neach pin to ground with separate 0.1µF ceramic capacitors.SDO (Pin 59): Serial Interface Data Output. In serial pro -\ngramming mode, (PAR/SER  = 0V), SDO is the optional serial  \ninter\nface data output. Data on SDO is read back from the \nmode control registers and can be latched on the falling \nedge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor from 1.8V to 3.3V . If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected.\nSDI (Pin 60): Serial Interface Data Input. In serial program -\nming mode, (PAR/SER  = 0V), SDI is the serial interface \ndata input. Data on SDI is clocked into the mode control \nregisters on the rising edge of SCK. In the parallel pro -\ngramming mode (P\nAR/SER  = VDD), SDI selects 3.5mA or \n1.75mA LVDS output current (see Table 2). SDI can be driven with 1.8V to 3.3V logic.\nSCK (Pin 61): Serial Interface Clock Input. In serial \nprogramming mode, (PAR/SER = 0V), SCK is the serial \ninterface clock input. In the parallel programming mode (PAR/SER  = V\nDD), SCK can be used to place the part in the \nlow power sleep mode (see Table 2). SCK can be driven with 1.8V to 3.3V logic.\nCS (Pin 62): Serial Interface Chip Select Input. In serial \nprogramming mode, (PAR/SER = 0V), CS is the serial in -\nterface chip select input. When CS is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (P AR/\nSER = V DD), CS \ncontrols the clock duty cycle stabilizer (see Table 2). CS can be driven with 1.8V to 3.3V logic.\nPAR/SER (Pin 63): Programming Mode Selection Pin. \nConnect to ground to enable the serial programming mode where CS, SCK, SDI, SDO become a serial interface that \ncontrol the A/D operating modes. Connect to V\nDD to en -\nable the parallel programming mode where CS, SCK, SDI become parallel \nlogic inputs that control a reduced set of \nthe A/D operating modes. PAR/SER  should be connected \ndirectly to ground or the V DD of the part and not be driven \nby a logic signal.\nLTC2157-14/\nLTC2156-14/LTC2155-1414\n21576514fb For more information www.linear .com/L TC2157-14PIN FUNCTIONS\nLVDS Outputs\nThe following pins are differential LVDS outputs. The \noutput current level is programmable. There is an optional internal 100Ω termination resistor between the pins of each LVDS output pair . \nOF\n–/OF+ (Pins 22/23): Over/Underflow Digital Output.  \nOF+ is high when an overflow or underflow has occurred. \nThe overflows for channel A and channel B are multiplexed \ntogether . \nDB0_1–/DB0_1+ to D B12_13–/DB12_13+ (Pins 24/25, 26/27, \n28/29, 30/31, 34/35, 36/37, 38/39): Channel B Double \nData Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair . The even data bits (DB0, DB2, DB4, DB6, DB8, DB10, DB12) appear when CLKOUT\n+ is low. The odd data bits (DB1, DB3, DB5, DB7, DB9, DB11, \nDB13) appear when CLKOUT+ is high.\nCLKOUT–/CLKOUT+ (Pins 40/41): Data Output Clock. \nThe digital outputs normally transition at the same time as the falling and rising edges of CLKOUT\n+. The phase of \nCLKOUT+ can also be delayed relative to the digital outputs \nby programming the mode control registers. \nDA0_1–/DA0_1+ to D A12_13–/DA12_13+ (Pins 42/43, 44/45, \n46/47, 50/51, 52/53, 54/55, 56/57): Channel A Double \nData Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair . The even data bits (DA0, DA2, DA4, DA6, DA8, DA10, DA12) appear when CLKOUT\n+ \nis low. The odd data bits (DA1, DA3, DA5, DA7, DA9, DA11, DA13) appear when CLKOUT\n+ is high. \n15\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14FUNCTIONAL BLOCK DIAGRAM\nFigure 1. Functional Block DiagramS/H\nVCM\nBUFFER\nBUFFER\nBUFFERGNDVCM\n0.1µFCORRECTION\nLOGICOUTPUT\nDRIVERS14-BIT\nPIPELINED\nADC CORE\nCLOCK/DUTY\nCYCLE CONTROL\n1.25V\nREFERENCE\nRANGE\nSELECTCLOCKANALOG\nINPUT\n21576514 F01DDR\nLVDS\nDDR\nLVDSVDD\nOVDD\nOVDDOGND\nOGNDCSCHANNEL A\nCHANNEL BS/HCORRECTION\nLOGICOUTPUT\nDRIVERSSPI\n14-BIT\nPIPELINED\nADC COREANALOG\nINPUTVREF\n2.2µF\nGND\nSENSESCK\nSDI\nPAR/SERDA12_13\n    •\n    •    •\nDA0_1\nDB12_13\n    •\n    •    •\nDB0_1\nGND\nLTC2157-14/\nLTC2156-14/LTC2155-1416\n21576514fb For more information www.linear .com/L TC2157-14TIMING DIAGRAMS\n Double Data Rate Output Timing, All Outputs Are Differential LVDS\ntH\ntC\ntDtL\nOF_A N-6 OF_B N-6 OF_A N-5 OF_B N-5 OF_A N-4 OF_B N-4\ntSKEWDA0 N-6 DA1 N-6 DA0 N-5 DA1 N-5 DA0 N-4 DA1 N-4\nDA12 N-6 DA13 N-6 DA12 N-5 DA13 N-5 DA12 N-4 DA13 N-4\nDB0 N-6 DB1 N-6 DB0 N-5 DB1 N-5 DB0 N-4 DB1 N-4\nDB12 N-6 DB13 N-6 DB12 N-5 DB13 N-5 DB12 N-4 DB13 N-4tAP\nN + 1N + 2N + 3N\nENC–\nENC+\nDB0_1+DB0_1–DA0_1+DA0_1–\nDB12_13+DB12_13–DA12_13+DA12_13–CLKOUT+\nCLKOUT–\nOF+OF–\n21576514 TD01\n17\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TIMING DIAGRAMS\nA6tS tDS\nA5 A4 A3 A2 A1 A0 XX\nD7 D6 D5 D4 D3 D2 D1 D0XX XX XX XX XX XX XXCS\nSCK\nSDI R/W\nSDO\nHIGH IMPEDANCESPI Port Timing (Readback Mode)\nSPI Port Timing (Write Mode)tDH\ntDOtSCK tH\nA6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0\n21576514 TD02CS\nSCK\nSDI R/W\nSDO\nHIGH IMPEDANCE\nLTC2157-14/\nLTC2156-14/LTC2155-1418\n21576514fb For more information www.linear .com/L TC2157-14CONVERTER OPERATION\nThe L TC2157-14/L TC2156-14/L TC2155-14 are two-  \nchannel, 14-bit 250Msps/210Msps/170Msps A/D con-\nverters that are powered by a single 1.8V supply . The \nanalog inputs must be driven differentially\n. The en -\ncode inputs should be driven differentially for optimal performance. The digital outputs are double data rate  \nL\nVDS. Additional features can be chosen by programming \nthe mode control registers through a serial SPI port.\nANALOG INPUT\nThe analog inputs are differential CMOS sample-and-  \nhold circuits (Figure 2). The inputs must be driven differ -\nentially around a common mode voltage set by the V CM \noutput pin, which is nominally 0.435 • V DD. For the 1.5V \ninput range, the inputs should swing from V CM – 0.375V \nto V CM + 0.375V . There should be 180° phase difference \nbetween the inputs.The two channels are simultaneously sampled by a  \nshared encode circuit.INPUT DRIVE CIRCUITS\nInput Filtering\nIf possible, there should be an RC lowpass filter right at \nthe analog inputs. This lowpass filter isolates the drive circuitr\ny from the A/D sample-and-hold switching, and also \nlimits wide band noise from the drive circuitry. Figure  3 \nshows an example of an input RC filter . The RC compo -\nnent values should be chosen based on the application’\ns \nspecific input frequency . \nT\nransformer-Coupled Circuits\nFigure 3 shows the analog input being driven by an RF transformer with the common mode supplied through a pair of resistors via the V\nCM pin.\nAt higher input frequencies a transmission line balun transformer (Figures 4 and 5) has better balance, resulting in lower A/D distortion.\n2pFRON\n20/uni03A9\nRON\n20/uni03A9VDD\nVDDL TC2157-14\nAIN+\n21576514 F022pFVDD\nAIN–\nENC–ENC+2pF\n2pF\n1.2V\n10k25/uni03A9\n25/uni03A94.7/uni03A94.7/uni03A910/uni03A9\n0.1µF10pF0.1µF\nL TC2157-14\nIN0.1µF\nT1: MACOM ETC1-1T21576514 F03AIN+\nAIN–VCM\nFigure 2. Equivalent Input Circuit. Only One \nof Two Analog Channels Is ShownFigure 3. Analog Input Circuit Using a T ransformer . Recommended for Input Frequencies from 5MHz to 70MHzAPPLICATIONS INFORMATION\nFigure 4. Recommended Front-End Circuit for Input Frequencies from 15MHz to 150MHz45/uni03A9\n45/uni03A910/uni03A9\n4.7/uni03A9\n4.7/uni03A90.1µF\n0.1µF100/uni03A9IN\n0.1µF0.1µF\nT1: MABA \n007159-000000T2: WBC1-1L \n21576514 F04L TC2157-14\nAIN+\nAIN–VCM\n19\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14APPLICATIONS INFORMATION\nFigure 5. Recommended Front-End Circuit for \nInput Frequencies from 150MHz to 900MHz\nFigure 6. Front-End Circuit Using a High Speed Differential AmplifierAmplifier Circuits\nFigure 6 shows the analog input being driven by a high \nspeed differential amplifier . The output of the amplifier is AC coupled to the A/D so the amplifier’s output common mode voltage can be optimally set to minimize distortion.\nAt very high frequencies an RF gain block will often have \nlower distortion than a differential amplifier . If the gain block is single-ended, then a transformer circuit (Figures 3 and 5) should convert the signal to differential before driving the A/D. The A/D cannot be driven single-ended.\nReference\nThe L TC2157-14/L TC2156-14/L TC2155-14 has an internal \n1.25V voltage reference. For a 1.5V input range with in -\nternal reference, connect SENSE to V\nDD. For a 1.5V input \nrange with an external reference, apply a 1.25V reference voltage to SENSE (Figure 7).\nEncode Input\nThe signal quality of the encode inputs strongly affects \nthe A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board. \nThe encode inputs are internally biased to 1.2V through \n10k equivalent resistance (Figure 8). If the common mode of the driver is within 1.1V to 1.5V , it is possible to drive the encode inputs directly. Otherwise a transformer or coupling capacitors are needed (Figures 9 and 10). The maximum (peak) voltage of the input signal should never exceed V\nDD +0.1V or go below –0.1V . 4.7/uni03A94.7/uni03A950/uni03A9 50/uni03A9\n0.1µF\nAIN+\nAIN–0.1µF\n3pF\n3pF3pFVCM\nL TC2157-14\n21576514 F06INPUT\n0.1µF45/uni03A9\n45/uni03A910/uni03A9\n100/uni03A9\n4.7/uni03A94.7/uni03A90.1µF\n0.1µFIN\n0.1µF0.1µF\nT1: MABA\n007159-000000\n21576514 F05L TC2157-14\nAIN+\nAIN–VCM\nFigure 7. Reference Circuit Figure 8. Equivalent Encode Input CircuitVDD L TC2157-14\n21576514 F081.2V\n10k\nENC+\nENC–SCALER/\nBUFFERVREF\n2.2µF\nSENSE1.25VL TC2157-14\n21576514 F075/uni03A9\nADC\nREFERENCE\nSENSE\nDETECTOR\nLTC2157-14/\nLTC2156-14/LTC2155-1420\n21576514fb For more information www.linear .com/L TC2157-14APPLICATIONS INFORMATION\nClock Duty Cycle Stabilizer\nFor good performance the encode signal should have a \n50% (±5%) duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from 30% to 70% and the duty cycle stabilizer will maintain a constant 50% internal duty cycle. The duty cycle stabilizer is enabled via SPI Register A2 (see Table\n 3) or \nby CS\n in parallel programming mode.\nFor applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. In this cases care should be taken to make the clock a 50% (± 5%) duty cycle.\nDIGITAL OUTPUTS\nThe digital outputs are double data rate LVDS signals. Two \ndata bits are multiplexed and output on each differential \nFigure 9. Sinusoidal Encode Driveoutput pair . There are seven LVDS output pairs for chan -\nnel A (DA0_1+/DA0_1– through DA12_13–/DA12_13+) \nand seven pairs for channel B (DB0_1+/DB0_1– through \nDB12_13–/DB12_13+). Overflow (OF+/OF–) and the data \noutput clock (CLKOUT+/CLKOUT–) each have an LVDS \noutput pair . Note that overflow for both channels is mul-\ntiplexed onto the OF+/OF– output pair .\nBy default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair . The termination resistors should be located as close as possible to the LVDS receiver .\nThe outputs are powered by OV\nDD and OGND which are \nisolated from the A/D core power and ground.\nL TC2157-14VDD\n21576514 F091.2V\n10k\n50/uni03A9\n100/uni03A9\n50/uni03A9 0.1µF0.1µF\nT1: MACOM\nETC1-1-13\nFigure 10. PECL or LVDS Encode DriveVDDL TC2157-14\nPECL OR\nLVDS INPUT\n21576514 F101.2V\n10k\n100/uni03A9\n0.1µF0.1µF\nENC+\nENC–\n21\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14APPLICATIONS INFORMATION\nProgrammable LVDS Output Current\nThe default output driver current is 3.5mA. This current \ncan be adjusted by serially programming mode control register A3 (see Table 3). Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.\nOptional LVDS Driver Internal Termination\nIn most cases, using just an external 100Ω termination \nresistor will give excellent LVDS signal integrity. In addi -\ntion, an optional internal 100Ω termination resistor can be enabled by serially programming mode control register A3. The \ninternal termination helps absorb any reflections \ncaused by imperfect termination at the receiver . When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.\nOverflow Bit\nThe overflow output bit (OF) outputs a logic high when \nthe analog input is either overranged or underranged. The overflow bit has the same pipeline latency as the data bits. The OF output is double data rate; when CLKOUT\n+ is low, channel A’s overflow is available; when CLKOUT+ is high, \nchannel B’s overflow is available.\nPhase Shifting the Output Clock\nTo allow adequate set-up and hold time when latching the \noutput data, the CLKOUT+ signal may need to be phase \nshifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing.\nAlternatively, the ADC can also phase shift the CLKOUT\n+/\nCLKOUT– signals by serially programming mode control \nregister A2. The output clock can be shifted by 0°, 45°, \n90°, or 135°. To use the phase shifting feature the clock duty cycle stabilizer must be turned on. Another con -\ntrol register bit can invert the polarity of CLKOUT\n+ and  \nCLKOUT–, independently of the phase shift. The combina -\ntion of these two features enables phase shifts of 45° up to 315° (Figure 11). \nFigure 11. Phase Shifting CLKOUTCLKOUT+D0-D13, OF\nPHASE\nSHIFT\n0°\n45°\n90°\n135°\n180°\n225°270°\n315°CLKINV\n0\n0\n0\n0\n1\n11\n1CLKPHASE1MODE CONTROL BITS\n0\n0\n1\n1\n0\n01\n1CLKPHASE0\n0\n1\n0\n1\n0\n10\n1\n21576514 F11ENC+\nLTC2157-14/\nLTC2156-14/LTC2155-1422\n21576514fb For more information www.linear .com/L TC2157-14Figure 12. Functional Equivalent of Digital Output Randomizer\nFigure 13. Decoding a Randomized Digital \nOutput SignalAPPLICATIONS INFORMATION\nDATA FORMAT\nTable 1 shows the relationship between the analog input \nvoltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2’s complement format can be selected by serially program -\nming mode control register A4.\nTable 1. Output Codes vs Input Voltage\nAIN+ – A IN– \n(1.5V Range) OFD13-D0 \n(OFFSET BINARY)D13-D0 \n(2’s COMPLEMENT)\n>0.75 V\n+0.75V+0.749908V10011 1111 1111 111111 1111 1111 111111 1111 1111 111001 1111 1111 111101 1111 1111 111101 1111 1111 1110\n+0.0000915V+0.000000V–0.0000915V–0.0001831V000010 0000 0000 000110 0000 0000 000001 1111 1111 111101 1111 1111 111000 0000 0000 000100 0000 0000 000011 1111 1111 111111 1111 1111 1110\n–0.7499084V–0.75V< –0.75V00100 0000 0000 000100 0000 0000 000000 0000 0000 000010 0000 0000 000110 0000 0000 000010 0000 0000 0000\nDigital Output Randomizer\nInterference from the A/D digital outputs is sometimes \nunavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.\nThe digital output is randomized by applying an exclu -\nsive\n-OR logic operation between the LSB and all other \ndata output bits. To decode, the reverse operation is  \napplied—an exclusive-OR operation is applied between  \nthe LSB and all other bits. The LSB, OF and CLKOUT out -\nputs are not affected. The output randomizer is enabled \nby serially programming mode control register A4.CLKOUT CLKOUT\nOF\nD13/D0\nD12/D0\n\x7f\n\x7f\x7f\nD1/D0\nD0\n21576514 F12OF\nD13\nD12\nD1\nD0RANDOMIZER\nON\nD13FPGAPC BOARD\nD12\n•\n••\nD1\nD0\n21576514 F13D0D1/D0D12/D0D13/D0OFCLKOUT\nL TC2157-14\n23\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14Alternate Bit Polarity\nAnother feature that may reduce digital feedback on the \ncircuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11, D13) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10, D12), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.\nThe digital output is decoded at the receiver by inverting \nthe odd bits (D1, D3, D5, D7, D9, D11, D13.) The alternate bit polarity mode is independent of the digital output ran -\ndomizer—either both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.\nDigital Output Test Patterns\nT\no allow in-circuit testing of the digital interface to the \nA/D, there are several test modes that force the A/D data \noutputs (OF , D13 to D0) to known values:\nAll 1s: All outputs are 1\nAll 0s: All outputs are 0Alternating: Outputs change from all 1s to all 0s on \nalternating samples\nCheckerboard: Outputs change from 101010101010101 \nto 010101010101010 on alternating samples.\nThe digital output test patterns are enabled by serially programming mode control register A4. When enabled, the test patterns override all other formatting modes:  \n2’s complement, randomizer , alternate-bit polarity.\nOutput Disable\nThe digital \noutputs may be disabled by serially program -\nming mode control register A3. All digital outputs includ -\ning OF and CLKOUT are disabled. The high impedance \ndisabled state is intended for long periods of inactivity , \nit is not designed for multiplexing the data bus between multiple converters.Sleep Mode\nThe A/D may be placed in sleep mode to conser\nve power . \nIn sleep mode the entire A/D converter is powered down, \nresulting in < 5mW power consumption. If the encode input signal is not disabled the power consumption will be higher (up to 5mW at 250Msps). Sleep mode is enabled by mode control register A1 (serial programming mode), or by SCK (parallel programming mode). \nIn the serial programming mode it is also possible to dis -\nable channel B while leaving channel A in normal operation.The amount of time required to recover from sleep mode \ndepends on the size of the bypass capacitor on V\nREF. For \nthe suggested value in Figure 1, the A/D will stabilize after 0.1ms + 2500 • t\np where t p is the period of the sampling \nclock. \nNap Mode\nIn nap mode the A/D core is powered down while the \ninternal reference circuits stay active, allowing faster wakeup. Recovering from nap mode requires at least 100 clock cycles. Nap mode is enabled by setting register A1 in the serial programming mode.\nWake-up time from nap mode is guaranteed only if the \nclock is kept running, otherwise sleep mode Wake-up conditions apply.\nDEVICE PROGRAMMING MODES\nThe operating modes of the L TC215X-14 can be pro -\ngrammed by either a parallel interface or a simple serial \ninterface. The serial inter\nface has more flexibility and \ncan program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes. \nParallel Programming Mode\nTo use the parallel programming mode, PAR/SER  should \nbe tied to V\nDD. The CS, SCK and SDI pins are binary logic \ninputs that set certain operating modes. These pins can \nbe tied to V DD or ground, or driven by 1.8V , 2.5V , or 3.3V \nCMOS logic. Table 2 shows the modes set by CS, SCK and SDI.APPLICATIONS INFORMATION\nLTC2157-14/\nLTC2156-14/LTC2155-1424\n21576514fb For more information www.linear .com/L TC2157-14Table 2. Parallel Programming Mode Control Bits (PAR/SER = V DD)\nPIN DESCRIPTION\nCS Clock Duty Cycle Stabilizer Control Bit\n 0 = Clock Duty Cycle Stabilizer Off\n 1 = Clock Duty Cycle Stabilizer On\nSCK Power Down Control Bit\n 0 = Normal Operation\n 1 = Sleep Mode (entire ADC is powered down)\nSDI LVDS Current Selection Bit\n 0 = 3.5mA LVDS Current Mode\n 1 = 1.75mA LVDS Current Mode\nSerial Programming Mode\nTo use the serial programming mode, PAR/SER  should be \ntied to ground. The CS, SCK, SDI and SDO pins become \na serial interface that program the A/D control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.\nSerial data transfer starts when CS is taken low. The data \non the SDI pin is latched at the first sixteen rising edges of SCK. Any SCK rising edges after the first sixteen are ignored. The data transfer ends when CS is taken high again.\nThe first bit of the 16-bit input word is the R/W bit. The \nnext seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).\nIf the R/W bit is low, the serial data (D7:D0) will be writ -\nten to the register set by the address bits (A6:A0). If the \nR/W\n bit is high, data in the register set by the address bits \n(A6:A0) will be read back on the SDO pin (see the Timing Diagrams). During a readback command the register is not updated and data on SDI is ignored.\nThe SDO pin is an open-drain output that pulls to ground \nwith a 200Ω impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table\n 3 shows a map of the mode control registers.Software Reset\nIf serial programming is used, the mode control registers \nshould be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset \nall register data \nbits to logic 0. To perform a software reset it is neces -\nsary to write  1 in register A0 (Bit D7). After the reset is \ncomplete, Bit D7 is automatically set back to zero. This register is write-only.\nGROUNDING AND BYPASSING\nThe L TC215X-14 requires a printed circuit board with a \nclean unbroken ground plane in the first layer beneath the ADC. A multilayer board with an internal ground plane is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular , care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.\nHigh quality ceramic bypass capacitors should be used at \nthe V\nDD, OV DD, VCM, VREF pins. Bypass capacitors must be \nlocated as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.\nThe analog inputs, encode signals, and digital outputs \nshould not be routed next to each other . Ground fill and grounded vias should be used as barriers to isolate these signals from each other .\nHEAT TRANSFER\nMost of the heat generated by the L TC215X-14 is trans -\nferred from the die through the bottom-side exposed pad \nand package leads onto the printed cir cuit board. For good \nelectrical \nand thermal performance, the exposed pad must \nbe soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.APPLICATIONS INFORMATION\n25\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14APPLICATIONS INFORMATION\nTable 3. Serial Programming Mode Register Map (PAR/SER = GND). X Indicates Unused Bit\nREGISTER A0: RESET REGISTER (ADDRESS 00h) Write Only\nD7 D6 D5 D4 D3 D2 D1 D0\nRESET X X X X X X X\nBit 7 RESET Software Reset Bit\n0 = Reset Disabled \n1 = Software Reset. All mode control registers are reset to 00h. This bit is automatically set back to zero after the reset is complete.\nBits 6-0 Unused Bits\nREGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)\nD7 D6 D5 D4 D3 D2 D1 D0\nX X X X SLEEP NAP PDB 0\nBits 7-4 Unused, this bit read back as 0\nBit 3 SLEEP  \n0 = Normal Operation \n1 = Power Down Entire ADC\nBit 2 NAP\n0 = Normal Mode1 = Low Power Mode for Both Channels\nBit 1 PDB0 = Normal Operation1 = Power Down Channel B. Channel A operates normally .\nBit 0 Must be set to 0\nREGISTER A2: TIMING REGISTER (ADDRESS 02h)\nD7 D6 D5 D4 D3 D2 D1 D0\nX X X X CLKINV CLKPHASE1 CLKPHASE0 DCS\nBits 7-4 Unused, This Bit Read Back as 0\nBit 3 CLKINV         Output Clock Invert Bit \n0 = Normal CLKOUT Polarity (as shown in the Timing Diagrams) \n1 = Inverted CLKOUT Polarity\nBits 2-1 CLKPHASE1:CLKPHASE0           Output Clock Phase Delay Bits \n00 = No CLKOUT Delay (as shown in the T\niming Diagrams) \n01 = CLKOUT+/CLKOUT– delayed by 45° (Clock Period • 1/8) \n10 = CLKOUT+/CLKOUT– delayed by 90° (Clock Period • 1/4) \n11 = CLKOUT+/CLKOUT– delayed by 135° (Clock Period • 3/8) \nNote: If the CLKOUT phase delay feature is used, the clock duty cycle stabilizer must also be turned on.\nBit 0 DCS          Clock Duty Cycle Stabilizer Bit \n0 = Clock Duty Cycle Stabilizer Off 1 = Clock Duty Cycle Stabilizer On\nLTC2157-14/\nLTC2156-14/LTC2155-1426\n21576514fb For more information www.linear .com/L TC2157-14REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)\nD7 D6 D5 D4 D3 D2 D1 D0\nX X X ILVDS2 ILVDS1 ILVDS0 TERMON OUTOFF\nBits 7-5 Unused, This Bit Read Back as 0 \nBits 4-2 ILVDS2:ILVDS0 LVDS Output Current Bits  \n000 = 3.5mA LVDS Output Driver Current \n001 = 4.0mA LVDS Output Driver Current 010 = 4.5mA LVDS Output Driver Current 011 = Not Used 100 = 3.0mA LVDS Output Driver Current 101 = 2.5mA LVDS Output Driver Current 110 = 2.1mA LVDS Output Driver Current 111 = 1.75mA LVDS Output Driver Current\nBit 1 TERMON           L\nVDS Internal Termination Bit \n0 = Internal Termination Off 1 = Internal Termination On. LVDS output driver current is 2× the current set by ILVDS2:ILVDS0\nBit 0 OUTOFF             Digital Output Mode Control Bits \n0 = Digital Outputs Are Enabled 1 = Digital Outputs Are Disabled (High Impedance)\nREGISTER A4: DATA FORMAT REGISTER (ADDRESS 04h)\nD7 D6 D5 D4 D3 D2 D1 D0\nOUTTEST2 OUTTEST1 OUTTEST0 ABP 0 DTESTON RAND TWOSCOMP\nBits 7-5 OUTTEST2:OUTTEST0              Digital Output Test Pattern Bits \n000 = All Digital Outputs = 0 001 = All Digital Outputs = 1 010 = Alternating Output Pattern. OF , D13-D0 alternate between 000 0000 0000 0000 and 111 1111 1111 1111 100 = Checkerboard Output Pattern. OF , D13-D0 alternate between 101 0101 0101 0101 and 010 1010 1010 1010\nNote 1: Other bit combinations are not used.Note 2: Patterns from channel A and channel B may not be synchronous.\nBit 4 ABP                  Alternate Bit Polarity Mode Control Bit  \n0 = Alternate Bit Polarity Mode Off \n1 = Alternate Bit Polarity Mode On\nBit 3 Must Be Set to 0\nBit 2 DTESTON\n Enable the digital output test patterns (set by Bits 7-5) \n0 = Normal Mode 1 = Enable the Digital Output Test Patterns\nBit 1 RAND               Data Output Randomizer Mode Control Bit \n0 = Data Output Randomizer Mode Off 1 = Data Output Randomizer Mode On\nBit 0 TWOSCOMP\n    T wo’s Complement Mode Control Bit \n0 = Offset Binary Data Format 1 = T wo’s Complement Data FormatAPPLICATIONS INFORMATION\n27\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONS\nSilkscreen Top\nTop Side\n\nLTC2157-14/\nLTC2156-14/LTC2155-1428\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONS\nInner Layer 2 GND\nInner Layer 3\n\n29\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONS\nInner Layer 4\nInner Layer 5\nLTC2157-14/\nLTC2156-14/LTC2155-1430\n21576514fb For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONS\nBottom Side\n31\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14TYPICAL APPLICATIONS\nL TC2157-14 Schematic\nPAR/SERSPI BUS\nENCODE CLOCKDIGITAL\nOUTPUTSR33\nL TC2157-141\n23456789\n10111213141516V\nDD\nVDD\nGNDA\nINA+\nAINA–\nGNDSENSEV\nREF\nGNDV\nCM\nGNDA\nINB–\nAINB+\nGNDV\nDD\nVDDVDD\nVDDOVDDC13, 0.1µF64636261605958575655545352515049V\nDD\nPAR/SER\nCS\nSCK\nSDI\nSDO\nGND\nDA12_ 13+\nDA12_ 13–\nDA10_ 11+\nDA10_ 11–\nDA8_9+\nDA8_9–\nDA6_7+\nDA6_7–\nOVDD17181920212223242526272829303132V\nDD\nGNDENC\n+\nENC–\nGNDOF\n–\nOF+\nDB0_1–\nDB0_1+\nDB2_3–\nDB2_3+\nDB4_5–\nDB4_5+\nDB6_7–\nDB6_7+\nOVDD48 47 46 45  44 43  42 41 40 39  38 37  36 35  34 33 OGND\nDA4_5\n+\nDA4_5–\nDA2_3+\nDA2_3–\nDA0_1+\nDA0_1–\nCLKOUT+\nCLKOUT–\nDB12_13+\nDB12_13–\nDB10_11+\nDB10_11–\nDB8_9+\nDB8_9–\nOGND\nOVDDR34\nAINA–\nSENSEAINA+\nC4\n2.2µF\nC120.1µF C140.1µFR8\nC29, 0.1µF\nR6R7\nAINB–\nAINB+C70.1µF\nC780.1µF C790.1µF\nR56\n21576514 TA09R12\nLTC2157-14/\nLTC2156-14/LTC2155-1432\n21576514fb For more information www.linear .com/L TC2157-14PACKAGE DESCRIPTION\n9 .00 ±0.10\n(4 SIDES)\nNOTE:\n1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-52. ALL DIMENSIONS ARE IN MILLIMETERS3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE     MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT4. EXPOSED PAD SHALL BE SOLDER PLATED5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE \n6. DRAWING NOT TO SCALE PIN 1 TOP MARK(SEE NOTE 5)0.40 ±0.1064 63\n1\n2\nBOTTOM VIEW—EXPOSED PAD7.15 ±0.10\n7.15 ±0.107.50 REF\n(4-SIDES)0.75 ±0.05\nR = 0.10\nTYPR = 0.115\nTYP\n0.25 ±0.05\n0.50 BSC0.200 REF\n0.00 – 0.05(UP64) QFN 0406 REV CRECOMMENDED SOLDER PAD PITCH AND DIMENSIONS\nAPPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED0.70 ±0.05\n7.50 REF\n(4 SIDES)7.15 ±0.05\n7.15 ±0.058.10 ±0.05 9.50 ±0.05\n0.25 ±0.05\n0.50 BSCPACKAGE OUTLINE\nPIN 1\nCHAMFER\nC = 0.35UP Package\n64-Lead Plastic QFN (9mm × 9mm)\n(Reference LTC DWG # 05-08-1705 Rev C)Please refer to http://www.linear .com/designtools/packaging/ for the most recent package drawings.\n33\n21576514fbLTC2157-14/\nLTC2156-14/LTC2155-14 For more information www.linear .com/L TC2157-14Information furnished by Linear Technology Corporation is believed to be accurate and reliable.  \nHowever , no responsibility is assumed for its use. Linear Technology Corporation makes no representa -\ntion that the interconnection of its circuits as described herein will not infringe on existing patent rights.REVISION HISTORY\nREV DATE DESCRIPTION PAGE NUMBER\nA 03/12 Corrected common mode voltage range to 0.435 • V DD\nInserted 4.7Ω resistor in Figure 5\nCorrected Nap Mode paragraph descriptionL TC2157 Schematic. Replaced C8, C12 with R8, R1218192331\nB 12/14 Changed pipeline latency to 6\nUpdated G125 and 16\n7\nLTC2157-14/\nLTC2156-14/LTC2155-1434\n21576514fb For more information www.linear .com/L TC2157-14\n\uf8e9 LINEAR TECHNOLOGY CORPORATION 2011LT 1214 REV B • PRINTED IN USA Linear Technology  Corporation\n1630 McCarthy Blvd., Milpitas, CA 95035-7417\n(408) 432-1900  ● FAX: (408) 434-0507  ●  www.linear .com/L TC2157-14RELATED PARTSS/HCORRECTION\nLOGICOUTPUT\nDRIVERS14-BIT\nPIPELINED\nADC CORE\nCLOCK/DUTY\nCYCLE\nCONTROLDA12_13\n    •\n    •    •\nDA0_1\nDB12_13\n    •\n    •    •\nDB0_1CLOCKANALOG\nINPUT\n21576514 TA10aDDRLVDS\nDDR\nLVDSVDD\nOVDD\nOGND\nOGNDGNDCHANNEL A\nS/HCORRECTION\nLOGICOUTPUT\nDRIVERS14-BIT\nPIPELINED\nADC COREANALOG\nINPUTOVDD\nCHANNEL B\nFREQUENCY (MHz)0–120 AMPLITUDE (dBFS)\n–100–80–60–400\n20 40 60 80\n21576514 TA10b100 120–20L TC2157-14: 32K Point FFT , \nfIN = 15MHz, –1dBFS, 250MspsTYPICAL APPLICATION\nPART NUMBER DESCRIPTION COMMENTS\nADCs\nL TC2208 16-Bit, 130Msps, 3.3V ADC, LVDS Outputs 1250mW , 77.7dB SNR, 100dB SFDR, 48-Pin QFN\nL TC2157-12/ L TC2156-12/\nL TC2155-1212-Bit, 250Msps/210Msps/170Msps,  1.8V Dual ADC, LVDS DDR Outputs588mW/543mW/495mW , 68.5dB SNR, 90dB SFDR\nL\nTC2242-10/L TC2241-10/\nL TC2240-1010-Bit, 250Msps/210Msps/170Msps,  2.5V ADC, LVDS Outputs740mW/585mW/445mW , 60.6dB SNR, 78dB SFDR, 64-Pin QFN\nL\nTC2242-12/L TC2241-12/\nL TC2240-1212-Bit, 250Msps/210Msps/170Msps,  2.5V ADC, LVDS Outputs740mW/585mW/445mW , 65.5dB SNR, 80dB SFDR, 64-Pin QFN\nL\nTC2262-14 14-Bit, 150Msps 1.8V ADC, Ultralow Power 149mW , 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm × 6mm 36-Pin QFN\nRF Mixers/Demodulators\nL T5517 40MHz to 900MHz Direct Conversion Quadrature \nDemodulatorHigh IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator\nL T5527 400MHz to 3.7GHz High Linearity Downconverting Mixer24.5dBm IIP3 at 900MHz, 23.5dBm IIP3 at 3.5GHz, NF = 12.5dB,  50Ω Single-Ended RF and LO Ports\nLT5575 800MHz to 2.7GHz Direct Conversion Quadrature DemodulatorHigh IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator\n, \nIntegrated RF and LO T ransformer\nAmplifiers/Filters\nL TC6409 10GHz GBW , 1.1nV/√Hz Differential Amplifier/\nADC Driver88dB SFDR at 100MHz, Input Range Includes Ground 52mA Supply Current 3mm × 2mm QFN Package\nL TC6412 800MHz, 31dB Range, Analog-Controlled Variable Gain AmplifierContinuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, 4mm × 4mm QFN-24\nL TC6420-20 1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IFFixed Gain 10V/V , 1nV/√Hz Total Input Noise, 80mA Supply Current per Amplifier , 3mm × 4mm QFN-20\nReceiver Subsystems\nLT M\n®9002 14-Bit Dual Channel IF/Baseband Receiver \nSubsystemIntegrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers\nL TM9003 12-Bit Digital Pre-Distortion Receiver Integrated 12-Bit ADC Down-Converter Mixer with 0.4GHz to 3.8GHz Input Frequency Range\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 LTC2157CUP-14#PBF\xa0 LTC2157CUP-14#TRPBF\xa0 LTC2157IUP-14#TRPBF\xa0 LTC2157IUP-14#PBF\xa0 DC1564A-A\n'}]
!==============================================================================!
### Component Summary: LTC2157IUP-14#TRPBF

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VDD, OVDD): -0.3V to 2V
  - Analog Input Voltage (AIN+/AIN–): -0.3V to (VDD + 0.2V)
  - Digital Input Voltage (ENC+, ENC–): -0.3V to (VDD + 0.3V)
  
- **Current Ratings:**
  - Analog Supply Current (IVDD): 299 mA (typical)
  - Digital Supply Current (IOVDD): 1.75 mA (LVDS Mode)

- **Power Consumption:**
  - Power Dissipation: 567 mW (typical)
  - Sleep Mode Power: < 5 mW
  - Nap Mode Power: 184 mW

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 64-Lead (9mm × 9mm) Plastic QFN

- **Special Features:**
  - Dual 14-Bit ADC with sampling rates of 250Msps
  - Low Power Consumption
  - DDR LVDS Outputs
  - Optional Clock Duty Cycle Stabilizer
  - Serial SPI Port for Configuration
  - Pin-Compatible with 12-Bit Versions

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The LTC2157IUP-14#TRPBF is a dual-channel, 14-bit analog-to-digital converter (ADC) designed for high-speed digitization of analog signals. It operates at sampling rates of up to 250Msps and is optimized for applications requiring high performance in terms of signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR). The device features a low power consumption profile, making it suitable for battery-operated and portable applications.

#### Typical Applications:
- **Communications:** Used in cellular base stations and software-defined radios for digitizing RF signals.
- **Medical Imaging:** Ideal for high-resolution imaging systems that require precise signal conversion.
- **High Definition Video:** Suitable for video processing applications where high fidelity is essential.
- **Testing and Measurement Instruments:** Employed in various measurement devices that require accurate signal digitization.

This ADC is particularly beneficial in scenarios where high-speed data acquisition and processing are critical, such as in telecommunications and advanced imaging systems. Its low power consumption and compact package make it a versatile choice for modern electronic designs.