#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 20 16:56:39 2025
# Process ID: 2460998
# Current directory: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator
# Command line: vivado
# Log file: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator/vivado.log
# Journal file: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator/vivado.jou
# Running On: tung-System-Product-Name, OS: Linux, CPU Frequency: 4295.590 MHz, CPU Physical cores: 6, Host memory: 16680 MB
#-----------------------------------------------------------
start_gui
open_project /home/tung/gat_project/gat_project.xpr
reset_run synth_1
reset_run design_gat_wrapper_rst_ps8_0_99M_0_synth_1
reset_run design_gat_wrapper_xbar_0_synth_1
reset_run design_gat_wrapper_auto_pc_0_synth_1
reset_run design_gat_wrapper_auto_ds_0_synth_1
reset_run design_gat_wrapper_axi_smc_0_synth_1
open_bd_design {/home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd}
update_compile_order -fileset sources_1
source /home/tung/vivado/gen_bit.tcl
source /home/tung/vivado/gen_timing.tcl
close_design
startgroup
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {350} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
source /home/tung/vivado/gen_bit.tcl
