
#####  START OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z42  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                             DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[71:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[79:0]                                   RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[73:0]                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[68:0]                                           RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[68:0]                                           RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[13:0]       RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                 AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1       64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[9:0]       RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[8:0]                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                            64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z42  #####

