use bitflags::bitflags;
use embassy_futures::yield_now;
use embedded_hal::spi::{Operation, SpiDevice};
use embedded_storage::nor_flash::{ErrorType, NorFlashError, NorFlashErrorKind};
use embedded_storage_async::nor_flash::{NorFlash, ReadNorFlash};

const PAGE_SIZE: usize = 256;
const ERASE_SIZE: usize = 4096;
const FLASH_SIZE: usize = 4 * 1024 * 1024;

#[repr(u8)]
#[allow(unused)]
enum OpCode {
    ReadId = 0x9F,
    WriteEnable = 0x06,
    WriteDisable = 0x04,
    ReadStatus = 0x05,
    Read = 0x03,
    FastRead = 0x0B,
    ProgPage = 0x02,
    EraseSector = 0x20,
    Wakeup = 0xAB,
    PowerDown = 0xB9,
}

bitflags! {
    /// Status register bits.
    #[derive(Debug)]
    pub struct StatusRegister: u8 {
        /// Erase or write in progress.
        const WIP = 1 << 0;
        /// Status of the **W**rite **E**nable **L**atch.
        const WEL = 1 << 1;
        /// The 3 protection region bits.
        const PROT = 0b00011100;
        /// **S**tatus **R**egister **W**rite **D**isable bit.
        const SRWD = 1 << 7;
    }
}

pub struct XtFlash<SPI: SpiDevice> {
    spi: SPI,
}

#[derive(Debug)]
pub enum Error<SPI> {
    Spi(SPI),
    Flash(NorFlashErrorKind),
    InvalidManufacturerId,
    InvalidMemoryType,
    NotInRam,
    Unaligned,
}

impl<SPI> From<SPI> for Error<SPI> {
    fn from(spi: SPI) -> Self {
        Self::Spi(spi)
    }
}

impl<SPI: SpiDevice> XtFlash<SPI> {
    pub fn new(mut spi: SPI) -> Result<Self, Error<SPI::Error>> {
        let mut value: [u8; 4] = [0xAB, 0x01, 0x02, 0x03];
        spi.transfer_in_place(&mut value[..])?;

        let mut value: [u8; 4] = [OpCode::ReadId as u8, 0, 0, 0];
        spi.transfer_in_place(&mut value[..])?;

        if value[1] != 0x0B {
            return Err(Error::InvalidManufacturerId);
        }

        if value[2] != 0x40 {
            return Err(Error::InvalidMemoryType);
        }

        spi.write(&[0x98])?;

        spi.write(&[0x50])?;

        Ok(Self { spi })
    }

    pub async fn erase(&mut self, from: u32, to: u32) -> Result<(), Error<SPI::Error>> {
        check_erase(self, from, to).map_err(Error::Flash)?;

        // info!("Erase 0x{:x} - 0x{:x}", from, to);
        for page in (from..to).step_by(ERASE_SIZE) {
            self.write_enable()?;

            let offset = page.to_be_bytes();
            self.spi.transaction(&mut [Operation::TransferInPlace(&mut [
                OpCode::EraseSector as u8,
                offset[1],
                offset[2],
                offset[3],
            ])])?;

            self.wait_done()?;
            yield_now().await;
        }

        Ok(())
    }

    pub fn read_status(&mut self) -> Result<StatusRegister, Error<SPI::Error>> {
        let mut value = [OpCode::ReadStatus as u8, 0x00];
        self.spi
            .transaction(&mut [Operation::TransferInPlace(&mut value[..])])?;
        let status = StatusRegister::from_bits_truncate(value[1]);
        // info!("Read status...: 0x{:02x}", value[1]);
        Ok(status)
    }

    fn write_enable(&mut self) -> Result<(), Error<SPI::Error>> {
        self.spi
            .transaction(&mut [Operation::Write(&mut [OpCode::WriteEnable as u8])])?;

        while !self.read_status()?.contains(StatusRegister::WEL) {}
        Ok(())
    }

    fn wait_done(&mut self) -> Result<(), Error<SPI::Error>> {
        // info!("Waiting ready...");
        loop {
            let status = self.read_status()?;
            if !(status.contains(StatusRegister::WIP)) {
                break;
            }
        }
        Ok(())
    }

    pub async fn write(&mut self, mut write_offset: u32, data: &[u8]) -> Result<(), Error<SPI::Error>> {
        check_write(self, write_offset, data.len()).map_err(Error::Flash)?;
        for chunk in data.chunks(PAGE_SIZE / 2) {
            self.write_enable()?;

            let offset = write_offset.to_be_bytes();
            let cmd = [OpCode::ProgPage as u8, offset[1], offset[2], offset[3]];
            self.spi
                .transaction(&mut [Operation::Write(&cmd[..]), Operation::Write(chunk)])?;

            self.wait_done()?;

            write_offset += chunk.len() as u32;
            yield_now().await;
        }

        Ok(())
    }

    pub async fn read(&mut self, mut offset: u32, data: &mut [u8]) -> Result<(), Error<SPI::Error>> {
        for chunk in data.chunks_mut(PAGE_SIZE / 2) {
            let off = offset.to_be_bytes();
            let cmd = [OpCode::Read as u8, off[1], off[2], off[3]];

            self.spi
                .transaction(&mut [Operation::Write(&cmd[..]), Operation::Read(chunk)])?;
            offset += chunk.len() as u32;
            yield_now().await;
        }

        Ok(())
    }
}

impl<SPI: core::fmt::Debug> NorFlashError for Error<SPI> {
    fn kind(&self) -> NorFlashErrorKind {
        match self {
            Self::Flash(kind) => *kind,
            Self::InvalidManufacturerId => NorFlashErrorKind::Other,
            Self::InvalidMemoryType => NorFlashErrorKind::Other,
            Self::NotInRam => NorFlashErrorKind::Other,
            Self::Unaligned => NorFlashErrorKind::NotAligned,
            Self::Spi(_) => NorFlashErrorKind::Other,
        }
    }
}

impl<SPI: SpiDevice> ErrorType for XtFlash<SPI> {
    type Error = Error<SPI::Error>;
}

impl<SPI: SpiDevice> ReadNorFlash for XtFlash<SPI> {
    const READ_SIZE: usize = 1;
    async fn read(&mut self, offset: u32, buf: &mut [u8]) -> Result<(), Self::Error> {
        slice_in_ram_or(buf, Error::NotInRam)?;
        XtFlash::read(self, offset, buf).await
    }

    fn capacity(&self) -> usize {
        FLASH_SIZE
    }
}

impl<SPI: SpiDevice> NorFlash for XtFlash<SPI> {
    const WRITE_SIZE: usize = 1;
    const ERASE_SIZE: usize = ERASE_SIZE;

    async fn erase(&mut self, from: u32, to: u32) -> Result<(), Self::Error> {
        XtFlash::erase(self, from, to).await
    }

    async fn write(&mut self, offset: u32, data: &[u8]) -> Result<(), Self::Error> {
        slice_in_ram_or(data, Error::NotInRam)?;
        XtFlash::write(self, offset, data).await
    }
}

use core::mem;

const SRAM_LOWER: usize = 0x2000_0000;
const SRAM_UPPER: usize = 0x3000_0000;

// TODO: replace transmutes with core::ptr::metadata once it's stable
pub(crate) fn slice_ptr_parts<T>(slice: *const [T]) -> (*const T, usize) {
    unsafe { mem::transmute(slice) }
}

/// Does this slice reside entirely within RAM?
pub(crate) fn slice_in_ram<T>(slice: *const [T]) -> bool {
    let (ptr, len) = slice_ptr_parts(slice);
    let ptr = ptr as usize;
    ptr >= SRAM_LOWER && (ptr + len * core::mem::size_of::<T>()) < SRAM_UPPER
}

/// Return an error if slice is not in RAM. Skips check if slice is zero-length.
pub(crate) fn slice_in_ram_or<T, E>(slice: *const [T], err: E) -> Result<(), E> {
    let (_, len) = slice_ptr_parts(slice);
    if len == 0 || slice_in_ram(slice) {
        Ok(())
    } else {
        Err(err)
    }
}

/// Return whether an erase operation is aligned and within bounds.
fn check_erase<T: NorFlash>(flash: &T, from: u32, to: u32) -> Result<(), NorFlashErrorKind> {
    let (from, to) = (from as usize, to as usize);
    if from > to || to > flash.capacity() {
        return Err(NorFlashErrorKind::OutOfBounds);
    }
    if from % T::ERASE_SIZE != 0 || to % T::ERASE_SIZE != 0 {
        return Err(NorFlashErrorKind::NotAligned);
    }
    Ok(())
}

/// Return whether a write operation is aligned and within bounds.
fn check_write<T: NorFlash>(flash: &T, offset: u32, length: usize) -> Result<(), NorFlashErrorKind> {
    check_slice(flash, T::WRITE_SIZE, offset, length)
}

fn check_slice<T: ReadNorFlash>(flash: &T, align: usize, offset: u32, length: usize) -> Result<(), NorFlashErrorKind> {
    let offset = offset as usize;
    if length > flash.capacity() || offset > flash.capacity() - length {
        return Err(NorFlashErrorKind::OutOfBounds);
    }
    if offset % align != 0 || length % align != 0 {
        return Err(NorFlashErrorKind::NotAligned);
    }
    Ok(())
}
