<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
BERR_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BERR <= BERR_I when BERR_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BERR_OE <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
CPU_DTACK <= DUART_DTACK;
</td></tr><tr><td>
</td></tr><tr><td>
DUARTCS <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
HALT <= (SRESET AND BRESET);
</td></tr><tr><td>
</td></tr><tr><td>
LED(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(1) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(1) <= LED_I(1) when LED_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED(2) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(3) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(3) <= LED_I(3) when LED_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(3) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED(4) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(5) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(5) <= LED_I(5) when LED_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(5) <= '0';
</td></tr><tr><td>
FDCPE_Mtrien_RAMHCE0: FDCPE port map (Mtrien_RAMHCE(0),Mtrien_RAMHCE_D(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMHCE_D(0) <= ((Mtrien_RAMHCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Mtrien_RAMHCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Mtrien_RAMHCE(0) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_RAMHCE1: FDCPE port map (Mtrien_RAMHCE(1),Mtrien_RAMHCE_D(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMHCE_D(1) <= ((NOT Mtrien_RAMHCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMHCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMHCE(1) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_RAMHOE: FDCPE port map (Mtrien_RAMHOE,Mtrien_RAMHOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMHOE_D <= ((NOT Mtrien_RAMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMHOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_RAMLCE0: FDCPE port map (Mtrien_RAMLCE(0),Mtrien_RAMLCE_D(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMLCE_D(0) <= ((Mtrien_RAMLCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Mtrien_RAMLCE(0) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_RAMLCE1: FDCPE port map (Mtrien_RAMLCE(1),Mtrien_RAMLCE_D(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMLCE_D(1) <= ((NOT Mtrien_RAMLCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMLCE(1) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_RAMLOE: FDCPE port map (Mtrien_RAMLOE,Mtrien_RAMLOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_RAMLOE_D <= ((NOT Mtrien_RAMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_RAMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_ROMHCE: FDCPE port map (Mtrien_ROMHCE,Mtrien_ROMHCE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_ROMHCE_D <= ((NOT Mtrien_ROMHCE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMHCE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMHCE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_ROMHOE: FDCPE port map (Mtrien_ROMHOE,Mtrien_ROMHOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_ROMHOE_D <= ((NOT Mtrien_ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMHOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_ROMLCE: FDCPE port map (Mtrien_ROMLCE,Mtrien_ROMLCE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_ROMLCE_D <= ((NOT Mtrien_ROMLCE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMLCE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMLCE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_Mtrien_ROMLOE: FDCPE port map (Mtrien_ROMLOE,Mtrien_ROMLOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_ROMLOE_D <= ((NOT Mtrien_ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Mtrien_ROMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
</td></tr><tr><td>
RAMHCE_I(0) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE(0) <= RAMHCE_I(0) when RAMHCE_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE_OE(0) <= NOT Mtrien_RAMHCE(0);
</td></tr><tr><td>
</td></tr><tr><td>
RAMHCE_I(1) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE(1) <= RAMHCE_I(1) when RAMHCE_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE_OE(1) <= NOT Mtrien_RAMHCE(1);
</td></tr><tr><td>
</td></tr><tr><td>
RAMHOE_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHOE <= RAMHOE_I when RAMHOE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHOE_OE <= NOT Mtrien_RAMHOE;
</td></tr><tr><td>
</td></tr><tr><td>
RAMLCE_I(0) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE(0) <= RAMLCE_I(0) when RAMLCE_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE_OE(0) <= NOT Mtrien_RAMLCE(0);
</td></tr><tr><td>
</td></tr><tr><td>
RAMLCE_I(1) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE(1) <= RAMLCE_I(1) when RAMLCE_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE_OE(1) <= NOT Mtrien_RAMLCE(1);
</td></tr><tr><td>
</td></tr><tr><td>
RAMLOE_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLOE <= RAMLOE_I when RAMLOE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLOE_OE <= NOT Mtrien_RAMLOE;
</td></tr><tr><td>
</td></tr><tr><td>
RESET <= (SRESET AND BRESET);
</td></tr><tr><td>
</td></tr><tr><td>
ROMHCE_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHCE <= ROMHCE_I when ROMHCE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHCE_OE <= NOT Mtrien_ROMHCE;
</td></tr><tr><td>
</td></tr><tr><td>
ROMHOE_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHOE <= ROMHOE_I when ROMHOE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHOE_OE <= NOT Mtrien_ROMHOE;
</td></tr><tr><td>
</td></tr><tr><td>
ROMLCE_I <= ROMLOE;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLCE <= ROMLCE_I when ROMLCE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLCE_OE <= NOT Mtrien_ROMLCE;
</td></tr><tr><td>
FDCPE_ROMLOE: FDCPE port map (ROMLOE_I,ROMLOE,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLOE <= ((NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(3) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(1) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLOE <= ROMLOE_I when ROMLOE_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLOE_OE <= NOT Mtrien_ROMLOE;
</td></tr><tr><td>
FDCPE_decode_bus0: FDCPE port map (decode_bus(0),ABUS(0),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus1: FDCPE port map (decode_bus(1),ABUS(1),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus2: FDCPE port map (decode_bus(2),ABUS(2),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus3: FDCPE port map (decode_bus(3),ABUS(3),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus4: FDCPE port map (decode_bus(4),ABUS(4),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus5: FDCPE port map (decode_bus(5),UDS,CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus6: FDCPE port map (decode_bus(6),LDS,CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus7: FDCPE port map (decode_bus(7),AS,CLK,'0','0');
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
