;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 124, 0
	SUB 42, @-20
	SUB 42, @-20
	SUB 12, @10
	ADD 124, 0
	SUB #72, @200
	JMZ <342, #87
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	MOV -7, <-20
	JMP 4, @-2
	CMP 42, @-20
	SPL 4, @-2
	SUB #72, @200
	SUB @112, @0
	SLT <300, 90
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <332
	ADD 124, 0
	SLT 652, @-50
	SLT <-30, 9
	SUB @127, 106
	SUB #12, @201
	ADD #270, <1
	SUB @-127, 100
	SUB @-127, 100
	JMP <272, #-801
	CMP #12, @201
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SLT <300, 90
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	SLT <300, 90
	JMP @-12, #237
	SUB -207, <-120
	JMP @-12, #237
	SUB -207, <-120
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
