m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Emram_controller
Z1 w1682232079
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
VhIQ1nN9MV9a9nR8JgOH9:2
Z9 OV;C;10.1d;51
31
Z10 !s108 1682232089.699000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 f<i1V][9j1eAUM;HoVQ1?2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 hIQ1nN9MV9a9nR8JgOH9:2
l37
L32
VW8E7RUaVDZRL=18Ja32Og1
R9
31
R10
R11
R12
R13
R14
!s100 bgGY;MDKm7ff@nV7=19OV2
!i10b 1
Eread_adc_manager
Z15 w1682231993
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
V=Hgkl5fn@j1:Z:g[XS<aZ3
R9
31
Z18 !s108 1682232089.949000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
R13
R14
!s100 KBOW5z4H@@;1?EmM27KJY2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 =Hgkl5fn@j1:Z:g[XS<aZ3
l30
L25
VAm^Wn05A2HVcE?3RX3YbN1
R9
31
R18
R19
R20
R13
R14
!s100 PUj^A8YP=KAYKc3;1fXBZ3
!i10b 1
Esetup_manager
Z21 w1682066791
R2
R3
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
V7IJjIENf@Ajf:8AOOY3@?0
R9
31
Z24 !s108 1682232089.874000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
R13
R14
!s100 PhFBQbZFzoDIIjMKJe8ko3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 7IJjIENf@Ajf:8AOOY3@?0
l24
L22
V5P6?8cH6i6Imh@Hn[]F9M1
R9
31
R24
R25
R26
R13
R14
!s100 dRzKPGmfH]>17om24J=N80
!i10b 1
Espi_controller
Z27 w1681480348
R2
R3
R4
R5
R6
Z28 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z29 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
V^>BQ9dEGE?bJ`CTD]4kf<3
R9
31
Z30 !s108 1682232089.468000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z32 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
R13
R14
!s100 zL@Vi^VS_4HP=Vf60h=;h3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 ^>BQ9dEGE?bJ`CTD]4kf<3
l72
L26
V3A`^Bh:ElaeMfOIG>kgUF1
R9
31
R30
R31
R32
R13
R14
!s100 Vbk@M2d=;03DU1oP3GeH12
!i10b 1
Espi_tx
R27
R2
R3
R4
R5
R6
Z33 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z34 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VNR_T6:U@:cB]1nEUfM3D]3
R9
31
Z35 !s108 1682232089.543000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z37 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 9F=BPVQcO_H=DG`@CkSWB3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 NR_T6:U@:cB]1nEUfM3D]3
l35
L22
Vza[oK]_F1]I9U@m491?K?0
R9
31
R35
R36
R37
R13
R14
!s100 K`2m^faGNgQb@FCe8H^_j1
!i10b 1
Estate_manager
Z38 w1681986572
R2
R3
R4
R5
R6
Z39 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z40 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
V7@z@7WCO2KNG20<H30N`42
R9
31
Z41 !s108 1682232089.782000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z43 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
R13
R14
!s100 n8nWlNHSS_7laMIH]oijc0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 7@z@7WCO2KNG20<H30N`42
l25
L20
VcJDUZG?_]@GcP5mzh?Xz[0
R9
31
R41
R42
R43
R13
R14
!s100 D>W@Z2PhUPl]Jje6U`z:c0
!i10b 1
Etestbenchas
Z44 w1682232291
R2
R3
R4
R5
R6
Z45 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z46 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
VPCU6:PNKKCFVfM1zfNJMz3
!s100 JCbIaeN<CK:SzhCj;_n0g3
R9
32
!i10b 1
Z47 !s108 1682232298.225000
Z48 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z49 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z50 o-work work -O0
R14
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 PCU6:PNKKCFVfM1zfNJMz3
l124
L14
VGlajdn;5YZ@:O4YYOGBUm1
!s100 n7FT2X^7o;]GFgNlSBB3>3
R9
32
!i10b 1
R47
R48
R49
R50
R14
Euart_controller
Z51 w1682103935
Z52 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R2
R3
R4
R5
R6
Z53 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z54 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
V9>0@WY7]eQ6TGCP8:m?=T2
R9
31
Z55 !s108 1682232089.229000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z57 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 dniWcnLfJdDg4dYQUb_5:1
!i10b 1
Aarc
R52
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 9>0@WY7]eQ6TGCP8:m?=T2
l62
L21
V=5O[aiM37ZL[=m1V7:2A?2
R9
31
R55
R56
R57
R13
R14
!s100 n@iS;VYz28W2eOco@CPRC2
!i10b 1
Euart_fifo_wizard
Z58 w1675277695
R4
R5
R6
Z59 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z60 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z61 !s108 1682232089.393000
Z62 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z63 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R61
R62
R63
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
Z64 w1682104408
R2
R3
R4
R5
R6
Z65 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z66 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
V2Ni7nNL?]IG<e@:6U344S1
R9
31
Z67 !s108 1682232089.307000
Z68 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z69 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 YazYlHTj^dE53IiF:;lLW2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 2Ni7nNL?]IG<e@:6U344S1
l33
L24
V[1EFWHWLNY=4EVbY2GMcn2
R9
31
R67
R68
R69
R13
R14
!s100 0TMcDG7K7AAQJoZ0>TLM32
!i10b 1
Euni_projektas
Z70 w1682230327
R2
R3
R4
R5
R6
Z71 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z72 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VL0_2Si>VG5I6no0HBGFHn1
R9
31
Z73 !s108 1682232089.132000
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z75 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 [fPVU>22U6gi;h]5lZBTB1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 L0_2Si>VG5I6no0HBGFHn1
l366
L54
VO^A^Poj3DG76@RGEmY61`0
R9
31
R73
R74
R75
R13
R14
!s100 k8A4CXm1`LbE<1WZiN]bc3
!i10b 1
Ewizard_pll
Z76 w1682193245
R4
R5
R6
Z77 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z78 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VkP9YH9Bk6[cLbdZ6zdG^M2
R9
31
Z79 !s108 1682232089.027000
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z81 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
R13
R14
!s100 8gOQ3aUW5EfBYhGlfFTY>1
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 kP9YH9Bk6[cLbdZ6zdG^M2
l122
L51
VbdC]kjKR8S@hT@87;7k:Z3
R9
31
R79
R80
R81
R13
R14
!s100 ?1j2i]A2dl20aM69I_?FV1
!i10b 1
Ewizard_spi_fifo
Z82 w1681480349
R4
R5
R6
Z83 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z84 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z85 !s108 1682232089.619000
Z86 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z87 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R85
R86
R87
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
Ewrite_out_mram_manager
Z88 w1682088364
R2
R3
R4
R5
R6
Z89 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z90 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VIiM???eMfYnJb[WZ6:llN3
R9
31
Z91 !s108 1682232090.017000
Z92 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z93 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
R13
R14
!s100 3<HUXK1aKz86d?Q0KUT[k2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 IiM???eMfYnJb[WZ6:llN3
l34
L28
V;bX`dXiY^T<N>]z:RGzo:2
R9
31
R91
R92
R93
R13
R14
!s100 _m]DdA?fUTCEgnan]RIOP2
!i10b 1
