Version 3.2 HI-TECH Software Intermediate Code
"4061 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f24j50.h
[v _SSP2BUF `Vuc ~T0 @X0 0 e@3957 ]
"3521
[v _SSP2STAT `Vuc ~T0 @X0 0 e@3955 ]
"17205
[v _RC6 `Vb ~T0 @X0 0 e@31766 ]
"17199
[v _RC4 `Vb ~T0 @X0 0 e@31764 ]
"17187
[v _RC2 `Vb ~T0 @X0 0 e@31762 ]
"17172
[v _RC0 `Vb ~T0 @X0 0 e@31760 ]
"17175
[v _RC1 `Vb ~T0 @X0 0 e@31761 ]
"147 ST7735.h
[v _lcd_init_command_list `(v ~T0 @X0 0 ef ]
"151
[v _set_draw_window `(v ~T0 @X0 0 ef4`uc`uc`uc`uc ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f24j50.h: 52: extern volatile unsigned char RPOR0 __at(0xEC6);
"54 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f24j50.h
[; ;pic18f24j50.h: 54: asm("RPOR0 equ 0EC6h");
[; <" RPOR0 equ 0EC6h ;# ">
[; ;pic18f24j50.h: 59: extern volatile unsigned char RPOR1 __at(0xEC7);
"61
[; ;pic18f24j50.h: 61: asm("RPOR1 equ 0EC7h");
[; <" RPOR1 equ 0EC7h ;# ">
[; ;pic18f24j50.h: 66: extern volatile unsigned char RPOR2 __at(0xEC8);
"68
[; ;pic18f24j50.h: 68: asm("RPOR2 equ 0EC8h");
[; <" RPOR2 equ 0EC8h ;# ">
[; ;pic18f24j50.h: 73: extern volatile unsigned char RPOR3 __at(0xEC9);
"75
[; ;pic18f24j50.h: 75: asm("RPOR3 equ 0EC9h");
[; <" RPOR3 equ 0EC9h ;# ">
[; ;pic18f24j50.h: 80: extern volatile unsigned char RPOR4 __at(0xECA);
"82
[; ;pic18f24j50.h: 82: asm("RPOR4 equ 0ECAh");
[; <" RPOR4 equ 0ECAh ;# ">
[; ;pic18f24j50.h: 87: extern volatile unsigned char RPOR5 __at(0xECB);
"89
[; ;pic18f24j50.h: 89: asm("RPOR5 equ 0ECBh");
[; <" RPOR5 equ 0ECBh ;# ">
[; ;pic18f24j50.h: 94: extern volatile unsigned char RPOR6 __at(0xECC);
"96
[; ;pic18f24j50.h: 96: asm("RPOR6 equ 0ECCh");
[; <" RPOR6 equ 0ECCh ;# ">
[; ;pic18f24j50.h: 101: extern volatile unsigned char RPOR7 __at(0xECD);
"103
[; ;pic18f24j50.h: 103: asm("RPOR7 equ 0ECDh");
[; <" RPOR7 equ 0ECDh ;# ">
[; ;pic18f24j50.h: 108: extern volatile unsigned char RPOR8 __at(0xECE);
"110
[; ;pic18f24j50.h: 110: asm("RPOR8 equ 0ECEh");
[; <" RPOR8 equ 0ECEh ;# ">
[; ;pic18f24j50.h: 115: extern volatile unsigned char RPOR9 __at(0xECF);
"117
[; ;pic18f24j50.h: 117: asm("RPOR9 equ 0ECFh");
[; <" RPOR9 equ 0ECFh ;# ">
[; ;pic18f24j50.h: 122: extern volatile unsigned char RPOR10 __at(0xED0);
"124
[; ;pic18f24j50.h: 124: asm("RPOR10 equ 0ED0h");
[; <" RPOR10 equ 0ED0h ;# ">
[; ;pic18f24j50.h: 129: extern volatile unsigned char RPOR11 __at(0xED1);
"131
[; ;pic18f24j50.h: 131: asm("RPOR11 equ 0ED1h");
[; <" RPOR11 equ 0ED1h ;# ">
[; ;pic18f24j50.h: 136: extern volatile unsigned char RPOR12 __at(0xED2);
"138
[; ;pic18f24j50.h: 138: asm("RPOR12 equ 0ED2h");
[; <" RPOR12 equ 0ED2h ;# ">
[; ;pic18f24j50.h: 143: extern volatile unsigned char RPOR13 __at(0xED3);
"145
[; ;pic18f24j50.h: 145: asm("RPOR13 equ 0ED3h");
[; <" RPOR13 equ 0ED3h ;# ">
[; ;pic18f24j50.h: 150: extern volatile unsigned char RPOR17 __at(0xED7);
"152
[; ;pic18f24j50.h: 152: asm("RPOR17 equ 0ED7h");
[; <" RPOR17 equ 0ED7h ;# ">
[; ;pic18f24j50.h: 157: extern volatile unsigned char RPOR18 __at(0xED8);
"159
[; ;pic18f24j50.h: 159: asm("RPOR18 equ 0ED8h");
[; <" RPOR18 equ 0ED8h ;# ">
[; ;pic18f24j50.h: 164: extern volatile unsigned char RPINR1 __at(0xEE7);
"166
[; ;pic18f24j50.h: 166: asm("RPINR1 equ 0EE7h");
[; <" RPINR1 equ 0EE7h ;# ">
[; ;pic18f24j50.h: 171: extern volatile unsigned char RPINR2 __at(0xEE8);
"173
[; ;pic18f24j50.h: 173: asm("RPINR2 equ 0EE8h");
[; <" RPINR2 equ 0EE8h ;# ">
[; ;pic18f24j50.h: 178: extern volatile unsigned char RPINR3 __at(0xEE9);
"180
[; ;pic18f24j50.h: 180: asm("RPINR3 equ 0EE9h");
[; <" RPINR3 equ 0EE9h ;# ">
[; ;pic18f24j50.h: 185: extern volatile unsigned char RPINR4 __at(0xEEA);
"187
[; ;pic18f24j50.h: 187: asm("RPINR4 equ 0EEAh");
[; <" RPINR4 equ 0EEAh ;# ">
[; ;pic18f24j50.h: 192: extern volatile unsigned char RPINR6 __at(0xEEC);
"194
[; ;pic18f24j50.h: 194: asm("RPINR6 equ 0EECh");
[; <" RPINR6 equ 0EECh ;# ">
[; ;pic18f24j50.h: 199: extern volatile unsigned char RPINR7 __at(0xEED);
"201
[; ;pic18f24j50.h: 201: asm("RPINR7 equ 0EEDh");
[; <" RPINR7 equ 0EEDh ;# ">
[; ;pic18f24j50.h: 206: extern volatile unsigned char RPINR8 __at(0xEEE);
"208
[; ;pic18f24j50.h: 208: asm("RPINR8 equ 0EEEh");
[; <" RPINR8 equ 0EEEh ;# ">
[; ;pic18f24j50.h: 213: extern volatile unsigned char RPINR12 __at(0xEF2);
"215
[; ;pic18f24j50.h: 215: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f24j50.h: 220: extern volatile unsigned char RPINR13 __at(0xEF3);
"222
[; ;pic18f24j50.h: 222: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f24j50.h: 227: extern volatile unsigned char RPINR16 __at(0xEF6);
"229
[; ;pic18f24j50.h: 229: asm("RPINR16 equ 0EF6h");
[; <" RPINR16 equ 0EF6h ;# ">
[; ;pic18f24j50.h: 234: extern volatile unsigned char RPINR17 __at(0xEF7);
"236
[; ;pic18f24j50.h: 236: asm("RPINR17 equ 0EF7h");
[; <" RPINR17 equ 0EF7h ;# ">
[; ;pic18f24j50.h: 241: extern volatile unsigned char RPINR21 __at(0xEFB);
"243
[; ;pic18f24j50.h: 243: asm("RPINR21 equ 0EFBh");
[; <" RPINR21 equ 0EFBh ;# ">
[; ;pic18f24j50.h: 248: extern volatile unsigned char RPINR22 __at(0xEFC);
"250
[; ;pic18f24j50.h: 250: asm("RPINR22 equ 0EFCh");
[; <" RPINR22 equ 0EFCh ;# ">
[; ;pic18f24j50.h: 255: extern volatile unsigned char RPINR23 __at(0xEFD);
"257
[; ;pic18f24j50.h: 257: asm("RPINR23 equ 0EFDh");
[; <" RPINR23 equ 0EFDh ;# ">
[; ;pic18f24j50.h: 262: extern volatile unsigned char RPINR24 __at(0xEFE);
"264
[; ;pic18f24j50.h: 264: asm("RPINR24 equ 0EFEh");
[; <" RPINR24 equ 0EFEh ;# ">
[; ;pic18f24j50.h: 269: extern volatile unsigned char PPSCON __at(0xEFF);
"271
[; ;pic18f24j50.h: 271: asm("PPSCON equ 0EFFh");
[; <" PPSCON equ 0EFFh ;# ">
[; ;pic18f24j50.h: 274: typedef union {
[; ;pic18f24j50.h: 275: struct {
[; ;pic18f24j50.h: 276: unsigned IOLOCK :1;
[; ;pic18f24j50.h: 277: };
[; ;pic18f24j50.h: 278: } PPSCONbits_t;
[; ;pic18f24j50.h: 279: extern volatile PPSCONbits_t PPSCONbits __at(0xEFF);
[; ;pic18f24j50.h: 289: extern volatile unsigned char UEP0 __at(0xF26);
"291
[; ;pic18f24j50.h: 291: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f24j50.h: 294: typedef union {
[; ;pic18f24j50.h: 295: struct {
[; ;pic18f24j50.h: 296: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 297: unsigned EPINEN :1;
[; ;pic18f24j50.h: 298: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 299: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 300: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 301: };
[; ;pic18f24j50.h: 302: struct {
[; ;pic18f24j50.h: 303: unsigned EP0STALL :1;
[; ;pic18f24j50.h: 304: unsigned EP0INEN :1;
[; ;pic18f24j50.h: 305: unsigned EP0OUTEN :1;
[; ;pic18f24j50.h: 306: unsigned EP0CONDIS :1;
[; ;pic18f24j50.h: 307: unsigned EP0HSHK :1;
[; ;pic18f24j50.h: 308: };
[; ;pic18f24j50.h: 309: struct {
[; ;pic18f24j50.h: 310: unsigned EPSTALL0 :1;
[; ;pic18f24j50.h: 311: unsigned EPINEN0 :1;
[; ;pic18f24j50.h: 312: unsigned EPOUTEN0 :1;
[; ;pic18f24j50.h: 313: unsigned EPCONDIS0 :1;
[; ;pic18f24j50.h: 314: unsigned EPHSHK0 :1;
[; ;pic18f24j50.h: 315: };
[; ;pic18f24j50.h: 316: } UEP0bits_t;
[; ;pic18f24j50.h: 317: extern volatile UEP0bits_t UEP0bits __at(0xF26);
[; ;pic18f24j50.h: 397: extern volatile unsigned char UEP1 __at(0xF27);
"399
[; ;pic18f24j50.h: 399: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f24j50.h: 402: typedef union {
[; ;pic18f24j50.h: 403: struct {
[; ;pic18f24j50.h: 404: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 405: unsigned EPINEN :1;
[; ;pic18f24j50.h: 406: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 407: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 408: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 409: };
[; ;pic18f24j50.h: 410: struct {
[; ;pic18f24j50.h: 411: unsigned EP1STALL :1;
[; ;pic18f24j50.h: 412: unsigned EP1INEN :1;
[; ;pic18f24j50.h: 413: unsigned EP1OUTEN :1;
[; ;pic18f24j50.h: 414: unsigned EP1CONDIS :1;
[; ;pic18f24j50.h: 415: unsigned EP1HSHK :1;
[; ;pic18f24j50.h: 416: };
[; ;pic18f24j50.h: 417: struct {
[; ;pic18f24j50.h: 418: unsigned EPSTALL1 :1;
[; ;pic18f24j50.h: 419: unsigned EPINEN1 :1;
[; ;pic18f24j50.h: 420: unsigned EPOUTEN1 :1;
[; ;pic18f24j50.h: 421: unsigned EPCONDIS1 :1;
[; ;pic18f24j50.h: 422: unsigned EPHSHK1 :1;
[; ;pic18f24j50.h: 423: };
[; ;pic18f24j50.h: 424: } UEP1bits_t;
[; ;pic18f24j50.h: 425: extern volatile UEP1bits_t UEP1bits __at(0xF27);
[; ;pic18f24j50.h: 505: extern volatile unsigned char UEP2 __at(0xF28);
"507
[; ;pic18f24j50.h: 507: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f24j50.h: 510: typedef union {
[; ;pic18f24j50.h: 511: struct {
[; ;pic18f24j50.h: 512: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 513: unsigned EPINEN :1;
[; ;pic18f24j50.h: 514: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 515: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 516: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 517: };
[; ;pic18f24j50.h: 518: struct {
[; ;pic18f24j50.h: 519: unsigned EP2STALL :1;
[; ;pic18f24j50.h: 520: unsigned EP2INEN :1;
[; ;pic18f24j50.h: 521: unsigned EP2OUTEN :1;
[; ;pic18f24j50.h: 522: unsigned EP2CONDIS :1;
[; ;pic18f24j50.h: 523: unsigned EP2HSHK :1;
[; ;pic18f24j50.h: 524: };
[; ;pic18f24j50.h: 525: struct {
[; ;pic18f24j50.h: 526: unsigned EPSTALL2 :1;
[; ;pic18f24j50.h: 527: unsigned EPINEN2 :1;
[; ;pic18f24j50.h: 528: unsigned EPOUTEN2 :1;
[; ;pic18f24j50.h: 529: unsigned EPCONDIS2 :1;
[; ;pic18f24j50.h: 530: unsigned EPHSHK2 :1;
[; ;pic18f24j50.h: 531: };
[; ;pic18f24j50.h: 532: } UEP2bits_t;
[; ;pic18f24j50.h: 533: extern volatile UEP2bits_t UEP2bits __at(0xF28);
[; ;pic18f24j50.h: 613: extern volatile unsigned char UEP3 __at(0xF29);
"615
[; ;pic18f24j50.h: 615: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f24j50.h: 618: typedef union {
[; ;pic18f24j50.h: 619: struct {
[; ;pic18f24j50.h: 620: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 621: unsigned EPINEN :1;
[; ;pic18f24j50.h: 622: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 623: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 624: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 625: };
[; ;pic18f24j50.h: 626: struct {
[; ;pic18f24j50.h: 627: unsigned EP3STALL :1;
[; ;pic18f24j50.h: 628: unsigned EP3INEN :1;
[; ;pic18f24j50.h: 629: unsigned EP3OUTEN :1;
[; ;pic18f24j50.h: 630: unsigned EP3CONDIS :1;
[; ;pic18f24j50.h: 631: unsigned EP3HSHK :1;
[; ;pic18f24j50.h: 632: };
[; ;pic18f24j50.h: 633: struct {
[; ;pic18f24j50.h: 634: unsigned EPSTALL3 :1;
[; ;pic18f24j50.h: 635: unsigned EPINEN3 :1;
[; ;pic18f24j50.h: 636: unsigned EPOUTEN3 :1;
[; ;pic18f24j50.h: 637: unsigned EPCONDIS3 :1;
[; ;pic18f24j50.h: 638: unsigned EPHSHK3 :1;
[; ;pic18f24j50.h: 639: };
[; ;pic18f24j50.h: 640: } UEP3bits_t;
[; ;pic18f24j50.h: 641: extern volatile UEP3bits_t UEP3bits __at(0xF29);
[; ;pic18f24j50.h: 721: extern volatile unsigned char UEP4 __at(0xF2A);
"723
[; ;pic18f24j50.h: 723: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f24j50.h: 726: typedef union {
[; ;pic18f24j50.h: 727: struct {
[; ;pic18f24j50.h: 728: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 729: unsigned EPINEN :1;
[; ;pic18f24j50.h: 730: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 731: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 732: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 733: };
[; ;pic18f24j50.h: 734: struct {
[; ;pic18f24j50.h: 735: unsigned EP4STALL :1;
[; ;pic18f24j50.h: 736: unsigned EP4INEN :1;
[; ;pic18f24j50.h: 737: unsigned EP4OUTEN :1;
[; ;pic18f24j50.h: 738: unsigned EP4CONDIS :1;
[; ;pic18f24j50.h: 739: unsigned EP4HSHK :1;
[; ;pic18f24j50.h: 740: };
[; ;pic18f24j50.h: 741: struct {
[; ;pic18f24j50.h: 742: unsigned EPSTALL4 :1;
[; ;pic18f24j50.h: 743: unsigned EPINEN4 :1;
[; ;pic18f24j50.h: 744: unsigned EPOUTEN4 :1;
[; ;pic18f24j50.h: 745: unsigned EPCONDIS4 :1;
[; ;pic18f24j50.h: 746: unsigned EPHSHK4 :1;
[; ;pic18f24j50.h: 747: };
[; ;pic18f24j50.h: 748: } UEP4bits_t;
[; ;pic18f24j50.h: 749: extern volatile UEP4bits_t UEP4bits __at(0xF2A);
[; ;pic18f24j50.h: 829: extern volatile unsigned char UEP5 __at(0xF2B);
"831
[; ;pic18f24j50.h: 831: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f24j50.h: 834: typedef union {
[; ;pic18f24j50.h: 835: struct {
[; ;pic18f24j50.h: 836: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 837: unsigned EPINEN :1;
[; ;pic18f24j50.h: 838: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 839: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 840: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 841: };
[; ;pic18f24j50.h: 842: struct {
[; ;pic18f24j50.h: 843: unsigned EP5STALL :1;
[; ;pic18f24j50.h: 844: unsigned EP5INEN :1;
[; ;pic18f24j50.h: 845: unsigned EP5OUTEN :1;
[; ;pic18f24j50.h: 846: unsigned EP5CONDIS :1;
[; ;pic18f24j50.h: 847: unsigned EP5HSHK :1;
[; ;pic18f24j50.h: 848: };
[; ;pic18f24j50.h: 849: struct {
[; ;pic18f24j50.h: 850: unsigned EPSTALL5 :1;
[; ;pic18f24j50.h: 851: unsigned EPINEN5 :1;
[; ;pic18f24j50.h: 852: unsigned EPOUTEN5 :1;
[; ;pic18f24j50.h: 853: unsigned EPCONDIS5 :1;
[; ;pic18f24j50.h: 854: unsigned EPHSHK5 :1;
[; ;pic18f24j50.h: 855: };
[; ;pic18f24j50.h: 856: } UEP5bits_t;
[; ;pic18f24j50.h: 857: extern volatile UEP5bits_t UEP5bits __at(0xF2B);
[; ;pic18f24j50.h: 937: extern volatile unsigned char UEP6 __at(0xF2C);
"939
[; ;pic18f24j50.h: 939: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f24j50.h: 942: typedef union {
[; ;pic18f24j50.h: 943: struct {
[; ;pic18f24j50.h: 944: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 945: unsigned EPINEN :1;
[; ;pic18f24j50.h: 946: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 947: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 948: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 949: };
[; ;pic18f24j50.h: 950: struct {
[; ;pic18f24j50.h: 951: unsigned EP6STALL :1;
[; ;pic18f24j50.h: 952: unsigned EP6INEN :1;
[; ;pic18f24j50.h: 953: unsigned EP6OUTEN :1;
[; ;pic18f24j50.h: 954: unsigned EP6CONDIS :1;
[; ;pic18f24j50.h: 955: unsigned EP6HSHK :1;
[; ;pic18f24j50.h: 956: };
[; ;pic18f24j50.h: 957: struct {
[; ;pic18f24j50.h: 958: unsigned EPSTALL6 :1;
[; ;pic18f24j50.h: 959: unsigned EPINEN6 :1;
[; ;pic18f24j50.h: 960: unsigned EPOUTEN6 :1;
[; ;pic18f24j50.h: 961: unsigned EPCONDIS6 :1;
[; ;pic18f24j50.h: 962: unsigned EPHSHK6 :1;
[; ;pic18f24j50.h: 963: };
[; ;pic18f24j50.h: 964: } UEP6bits_t;
[; ;pic18f24j50.h: 965: extern volatile UEP6bits_t UEP6bits __at(0xF2C);
[; ;pic18f24j50.h: 1045: extern volatile unsigned char UEP7 __at(0xF2D);
"1047
[; ;pic18f24j50.h: 1047: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f24j50.h: 1050: typedef union {
[; ;pic18f24j50.h: 1051: struct {
[; ;pic18f24j50.h: 1052: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1053: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1054: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1055: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1056: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1057: };
[; ;pic18f24j50.h: 1058: struct {
[; ;pic18f24j50.h: 1059: unsigned EP7STALL :1;
[; ;pic18f24j50.h: 1060: unsigned EP7INEN :1;
[; ;pic18f24j50.h: 1061: unsigned EP7OUTEN :1;
[; ;pic18f24j50.h: 1062: unsigned EP7CONDIS :1;
[; ;pic18f24j50.h: 1063: unsigned EP7HSHK :1;
[; ;pic18f24j50.h: 1064: };
[; ;pic18f24j50.h: 1065: struct {
[; ;pic18f24j50.h: 1066: unsigned EPSTALL7 :1;
[; ;pic18f24j50.h: 1067: unsigned EPINEN7 :1;
[; ;pic18f24j50.h: 1068: unsigned EPOUTEN7 :1;
[; ;pic18f24j50.h: 1069: unsigned EPCONDIS7 :1;
[; ;pic18f24j50.h: 1070: unsigned EPHSHK7 :1;
[; ;pic18f24j50.h: 1071: };
[; ;pic18f24j50.h: 1072: } UEP7bits_t;
[; ;pic18f24j50.h: 1073: extern volatile UEP7bits_t UEP7bits __at(0xF2D);
[; ;pic18f24j50.h: 1153: extern volatile unsigned char UEP8 __at(0xF2E);
"1155
[; ;pic18f24j50.h: 1155: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f24j50.h: 1158: typedef union {
[; ;pic18f24j50.h: 1159: struct {
[; ;pic18f24j50.h: 1160: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1161: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1162: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1163: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1164: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1165: };
[; ;pic18f24j50.h: 1166: struct {
[; ;pic18f24j50.h: 1167: unsigned EPSTALL8 :1;
[; ;pic18f24j50.h: 1168: unsigned EPINEN8 :1;
[; ;pic18f24j50.h: 1169: unsigned EPOUTEN8 :1;
[; ;pic18f24j50.h: 1170: unsigned EPCONDIS8 :1;
[; ;pic18f24j50.h: 1171: unsigned EPHSHK8 :1;
[; ;pic18f24j50.h: 1172: };
[; ;pic18f24j50.h: 1173: } UEP8bits_t;
[; ;pic18f24j50.h: 1174: extern volatile UEP8bits_t UEP8bits __at(0xF2E);
[; ;pic18f24j50.h: 1229: extern volatile unsigned char UEP9 __at(0xF2F);
"1231
[; ;pic18f24j50.h: 1231: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f24j50.h: 1234: typedef union {
[; ;pic18f24j50.h: 1235: struct {
[; ;pic18f24j50.h: 1236: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1237: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1238: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1239: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1240: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1241: };
[; ;pic18f24j50.h: 1242: struct {
[; ;pic18f24j50.h: 1243: unsigned EPSTALL9 :1;
[; ;pic18f24j50.h: 1244: unsigned EPINEN9 :1;
[; ;pic18f24j50.h: 1245: unsigned EPOUTEN9 :1;
[; ;pic18f24j50.h: 1246: unsigned EPCONDIS9 :1;
[; ;pic18f24j50.h: 1247: unsigned EPHSHK9 :1;
[; ;pic18f24j50.h: 1248: };
[; ;pic18f24j50.h: 1249: } UEP9bits_t;
[; ;pic18f24j50.h: 1250: extern volatile UEP9bits_t UEP9bits __at(0xF2F);
[; ;pic18f24j50.h: 1305: extern volatile unsigned char UEP10 __at(0xF30);
"1307
[; ;pic18f24j50.h: 1307: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f24j50.h: 1310: typedef union {
[; ;pic18f24j50.h: 1311: struct {
[; ;pic18f24j50.h: 1312: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1313: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1314: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1315: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1316: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1317: };
[; ;pic18f24j50.h: 1318: struct {
[; ;pic18f24j50.h: 1319: unsigned EPSTALL10 :1;
[; ;pic18f24j50.h: 1320: unsigned EPINEN10 :1;
[; ;pic18f24j50.h: 1321: unsigned EPOUTEN10 :1;
[; ;pic18f24j50.h: 1322: unsigned EPCONDIS10 :1;
[; ;pic18f24j50.h: 1323: unsigned EPHSHK10 :1;
[; ;pic18f24j50.h: 1324: };
[; ;pic18f24j50.h: 1325: } UEP10bits_t;
[; ;pic18f24j50.h: 1326: extern volatile UEP10bits_t UEP10bits __at(0xF30);
[; ;pic18f24j50.h: 1381: extern volatile unsigned char UEP11 __at(0xF31);
"1383
[; ;pic18f24j50.h: 1383: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f24j50.h: 1386: typedef union {
[; ;pic18f24j50.h: 1387: struct {
[; ;pic18f24j50.h: 1388: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1389: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1390: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1391: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1392: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1393: };
[; ;pic18f24j50.h: 1394: struct {
[; ;pic18f24j50.h: 1395: unsigned EPSTALL11 :1;
[; ;pic18f24j50.h: 1396: unsigned EPINEN11 :1;
[; ;pic18f24j50.h: 1397: unsigned EPOUTEN11 :1;
[; ;pic18f24j50.h: 1398: unsigned EPCONDIS11 :1;
[; ;pic18f24j50.h: 1399: unsigned EPHSHK11 :1;
[; ;pic18f24j50.h: 1400: };
[; ;pic18f24j50.h: 1401: } UEP11bits_t;
[; ;pic18f24j50.h: 1402: extern volatile UEP11bits_t UEP11bits __at(0xF31);
[; ;pic18f24j50.h: 1457: extern volatile unsigned char UEP12 __at(0xF32);
"1459
[; ;pic18f24j50.h: 1459: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f24j50.h: 1462: typedef union {
[; ;pic18f24j50.h: 1463: struct {
[; ;pic18f24j50.h: 1464: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1465: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1466: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1467: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1468: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1469: };
[; ;pic18f24j50.h: 1470: struct {
[; ;pic18f24j50.h: 1471: unsigned EPSTALL12 :1;
[; ;pic18f24j50.h: 1472: unsigned EPINEN12 :1;
[; ;pic18f24j50.h: 1473: unsigned EPOUTEN12 :1;
[; ;pic18f24j50.h: 1474: unsigned EPCONDIS12 :1;
[; ;pic18f24j50.h: 1475: unsigned EPHSHK12 :1;
[; ;pic18f24j50.h: 1476: };
[; ;pic18f24j50.h: 1477: } UEP12bits_t;
[; ;pic18f24j50.h: 1478: extern volatile UEP12bits_t UEP12bits __at(0xF32);
[; ;pic18f24j50.h: 1533: extern volatile unsigned char UEP13 __at(0xF33);
"1535
[; ;pic18f24j50.h: 1535: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f24j50.h: 1538: typedef union {
[; ;pic18f24j50.h: 1539: struct {
[; ;pic18f24j50.h: 1540: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1541: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1542: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1543: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1544: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1545: };
[; ;pic18f24j50.h: 1546: struct {
[; ;pic18f24j50.h: 1547: unsigned EPSTALL13 :1;
[; ;pic18f24j50.h: 1548: unsigned EPINEN13 :1;
[; ;pic18f24j50.h: 1549: unsigned EPOUTEN13 :1;
[; ;pic18f24j50.h: 1550: unsigned EPCONDIS13 :1;
[; ;pic18f24j50.h: 1551: unsigned EPHSHK13 :1;
[; ;pic18f24j50.h: 1552: };
[; ;pic18f24j50.h: 1553: } UEP13bits_t;
[; ;pic18f24j50.h: 1554: extern volatile UEP13bits_t UEP13bits __at(0xF33);
[; ;pic18f24j50.h: 1609: extern volatile unsigned char UEP14 __at(0xF34);
"1611
[; ;pic18f24j50.h: 1611: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f24j50.h: 1614: typedef union {
[; ;pic18f24j50.h: 1615: struct {
[; ;pic18f24j50.h: 1616: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1617: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1618: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1619: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1620: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1621: };
[; ;pic18f24j50.h: 1622: struct {
[; ;pic18f24j50.h: 1623: unsigned EPSTALL14 :1;
[; ;pic18f24j50.h: 1624: unsigned EPINEN14 :1;
[; ;pic18f24j50.h: 1625: unsigned EPOUTEN14 :1;
[; ;pic18f24j50.h: 1626: unsigned EPCONDIS14 :1;
[; ;pic18f24j50.h: 1627: unsigned EPHSHK14 :1;
[; ;pic18f24j50.h: 1628: };
[; ;pic18f24j50.h: 1629: } UEP14bits_t;
[; ;pic18f24j50.h: 1630: extern volatile UEP14bits_t UEP14bits __at(0xF34);
[; ;pic18f24j50.h: 1685: extern volatile unsigned char UEP15 __at(0xF35);
"1687
[; ;pic18f24j50.h: 1687: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f24j50.h: 1690: typedef union {
[; ;pic18f24j50.h: 1691: struct {
[; ;pic18f24j50.h: 1692: unsigned EPSTALL :1;
[; ;pic18f24j50.h: 1693: unsigned EPINEN :1;
[; ;pic18f24j50.h: 1694: unsigned EPOUTEN :1;
[; ;pic18f24j50.h: 1695: unsigned EPCONDIS :1;
[; ;pic18f24j50.h: 1696: unsigned EPHSHK :1;
[; ;pic18f24j50.h: 1697: };
[; ;pic18f24j50.h: 1698: struct {
[; ;pic18f24j50.h: 1699: unsigned EPSTALL15 :1;
[; ;pic18f24j50.h: 1700: unsigned EPINEN15 :1;
[; ;pic18f24j50.h: 1701: unsigned EPOUTEN15 :1;
[; ;pic18f24j50.h: 1702: unsigned EPCONDIS15 :1;
[; ;pic18f24j50.h: 1703: unsigned EPHSHK15 :1;
[; ;pic18f24j50.h: 1704: };
[; ;pic18f24j50.h: 1705: } UEP15bits_t;
[; ;pic18f24j50.h: 1706: extern volatile UEP15bits_t UEP15bits __at(0xF35);
[; ;pic18f24j50.h: 1761: extern volatile unsigned char UIE __at(0xF36);
"1763
[; ;pic18f24j50.h: 1763: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f24j50.h: 1766: typedef union {
[; ;pic18f24j50.h: 1767: struct {
[; ;pic18f24j50.h: 1768: unsigned URSTIE :1;
[; ;pic18f24j50.h: 1769: unsigned UERRIE :1;
[; ;pic18f24j50.h: 1770: unsigned ACTVIE :1;
[; ;pic18f24j50.h: 1771: unsigned TRNIE :1;
[; ;pic18f24j50.h: 1772: unsigned IDLEIE :1;
[; ;pic18f24j50.h: 1773: unsigned STALLIE :1;
[; ;pic18f24j50.h: 1774: unsigned SOFIE :1;
[; ;pic18f24j50.h: 1775: };
[; ;pic18f24j50.h: 1776: } UIEbits_t;
[; ;pic18f24j50.h: 1777: extern volatile UIEbits_t UIEbits __at(0xF36);
[; ;pic18f24j50.h: 1817: extern volatile unsigned char UEIE __at(0xF37);
"1819
[; ;pic18f24j50.h: 1819: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f24j50.h: 1822: typedef union {
[; ;pic18f24j50.h: 1823: struct {
[; ;pic18f24j50.h: 1824: unsigned PIDEE :1;
[; ;pic18f24j50.h: 1825: unsigned CRC5EE :1;
[; ;pic18f24j50.h: 1826: unsigned CRC16EE :1;
[; ;pic18f24j50.h: 1827: unsigned DFN8EE :1;
[; ;pic18f24j50.h: 1828: unsigned BTOEE :1;
[; ;pic18f24j50.h: 1829: unsigned :2;
[; ;pic18f24j50.h: 1830: unsigned BTSEE :1;
[; ;pic18f24j50.h: 1831: };
[; ;pic18f24j50.h: 1832: } UEIEbits_t;
[; ;pic18f24j50.h: 1833: extern volatile UEIEbits_t UEIEbits __at(0xF37);
[; ;pic18f24j50.h: 1868: extern volatile unsigned char UADDR __at(0xF38);
"1870
[; ;pic18f24j50.h: 1870: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f24j50.h: 1873: typedef union {
[; ;pic18f24j50.h: 1874: struct {
[; ;pic18f24j50.h: 1875: unsigned ADDR :7;
[; ;pic18f24j50.h: 1876: };
[; ;pic18f24j50.h: 1877: struct {
[; ;pic18f24j50.h: 1878: unsigned ADDR0 :1;
[; ;pic18f24j50.h: 1879: unsigned ADDR1 :1;
[; ;pic18f24j50.h: 1880: unsigned ADDR2 :1;
[; ;pic18f24j50.h: 1881: unsigned ADDR3 :1;
[; ;pic18f24j50.h: 1882: unsigned ADDR4 :1;
[; ;pic18f24j50.h: 1883: unsigned ADDR5 :1;
[; ;pic18f24j50.h: 1884: unsigned ADDR6 :1;
[; ;pic18f24j50.h: 1885: };
[; ;pic18f24j50.h: 1886: } UADDRbits_t;
[; ;pic18f24j50.h: 1887: extern volatile UADDRbits_t UADDRbits __at(0xF38);
[; ;pic18f24j50.h: 1932: extern volatile unsigned char UCFG __at(0xF39);
"1934
[; ;pic18f24j50.h: 1934: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f24j50.h: 1937: typedef union {
[; ;pic18f24j50.h: 1938: struct {
[; ;pic18f24j50.h: 1939: unsigned PPB0 :1;
[; ;pic18f24j50.h: 1940: unsigned PPB1 :1;
[; ;pic18f24j50.h: 1941: unsigned FSEN :1;
[; ;pic18f24j50.h: 1942: unsigned UTRDIS :1;
[; ;pic18f24j50.h: 1943: unsigned UPUEN :1;
[; ;pic18f24j50.h: 1944: unsigned :1;
[; ;pic18f24j50.h: 1945: unsigned UOEMON :1;
[; ;pic18f24j50.h: 1946: unsigned UTEYE :1;
[; ;pic18f24j50.h: 1947: };
[; ;pic18f24j50.h: 1948: struct {
[; ;pic18f24j50.h: 1949: unsigned UPP0 :1;
[; ;pic18f24j50.h: 1950: unsigned UPP1 :1;
[; ;pic18f24j50.h: 1951: };
[; ;pic18f24j50.h: 1952: } UCFGbits_t;
[; ;pic18f24j50.h: 1953: extern volatile UCFGbits_t UCFGbits __at(0xF39);
[; ;pic18f24j50.h: 2003: extern volatile unsigned char PADCFG1 __at(0xF3C);
"2005
[; ;pic18f24j50.h: 2005: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f24j50.h: 2008: typedef union {
[; ;pic18f24j50.h: 2009: struct {
[; ;pic18f24j50.h: 2010: unsigned PMPTTL :1;
[; ;pic18f24j50.h: 2011: unsigned RTSECSEL0 :1;
[; ;pic18f24j50.h: 2012: unsigned RTSECSEL1 :1;
[; ;pic18f24j50.h: 2013: };
[; ;pic18f24j50.h: 2014: } PADCFG1bits_t;
[; ;pic18f24j50.h: 2015: extern volatile PADCFG1bits_t PADCFG1bits __at(0xF3C);
[; ;pic18f24j50.h: 2035: extern volatile unsigned char REFOCON __at(0xF3D);
"2037
[; ;pic18f24j50.h: 2037: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f24j50.h: 2040: typedef union {
[; ;pic18f24j50.h: 2041: struct {
[; ;pic18f24j50.h: 2042: unsigned RODIV :4;
[; ;pic18f24j50.h: 2043: unsigned ROSEL :1;
[; ;pic18f24j50.h: 2044: unsigned ROSSLP :1;
[; ;pic18f24j50.h: 2045: unsigned :1;
[; ;pic18f24j50.h: 2046: unsigned ROON :1;
[; ;pic18f24j50.h: 2047: };
[; ;pic18f24j50.h: 2048: struct {
[; ;pic18f24j50.h: 2049: unsigned RODIV0 :1;
[; ;pic18f24j50.h: 2050: unsigned RODIV1 :1;
[; ;pic18f24j50.h: 2051: unsigned RODIV2 :1;
[; ;pic18f24j50.h: 2052: unsigned RODIV3 :1;
[; ;pic18f24j50.h: 2053: };
[; ;pic18f24j50.h: 2054: } REFOCONbits_t;
[; ;pic18f24j50.h: 2055: extern volatile REFOCONbits_t REFOCONbits __at(0xF3D);
[; ;pic18f24j50.h: 2100: extern volatile unsigned char RTCCAL __at(0xF3E);
"2102
[; ;pic18f24j50.h: 2102: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f24j50.h: 2105: typedef union {
[; ;pic18f24j50.h: 2106: struct {
[; ;pic18f24j50.h: 2107: unsigned CAL :8;
[; ;pic18f24j50.h: 2108: };
[; ;pic18f24j50.h: 2109: struct {
[; ;pic18f24j50.h: 2110: unsigned CAL0 :1;
[; ;pic18f24j50.h: 2111: unsigned CAL1 :1;
[; ;pic18f24j50.h: 2112: unsigned CAL2 :1;
[; ;pic18f24j50.h: 2113: unsigned CAL3 :1;
[; ;pic18f24j50.h: 2114: unsigned CAL4 :1;
[; ;pic18f24j50.h: 2115: unsigned CAL5 :1;
[; ;pic18f24j50.h: 2116: unsigned CAL6 :1;
[; ;pic18f24j50.h: 2117: unsigned CAL7 :1;
[; ;pic18f24j50.h: 2118: };
[; ;pic18f24j50.h: 2119: } RTCCALbits_t;
[; ;pic18f24j50.h: 2120: extern volatile RTCCALbits_t RTCCALbits __at(0xF3E);
[; ;pic18f24j50.h: 2170: extern volatile unsigned char RTCCFG __at(0xF3F);
"2172
[; ;pic18f24j50.h: 2172: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f24j50.h: 2175: typedef union {
[; ;pic18f24j50.h: 2176: struct {
[; ;pic18f24j50.h: 2177: unsigned RTCPTR0 :1;
[; ;pic18f24j50.h: 2178: unsigned RTCPTR1 :1;
[; ;pic18f24j50.h: 2179: unsigned RTCOE :1;
[; ;pic18f24j50.h: 2180: unsigned HALFSEC :1;
[; ;pic18f24j50.h: 2181: unsigned RTCSYNC :1;
[; ;pic18f24j50.h: 2182: unsigned RTCWREN :1;
[; ;pic18f24j50.h: 2183: unsigned :1;
[; ;pic18f24j50.h: 2184: unsigned RTCEN :1;
[; ;pic18f24j50.h: 2185: };
[; ;pic18f24j50.h: 2186: } RTCCFGbits_t;
[; ;pic18f24j50.h: 2187: extern volatile RTCCFGbits_t RTCCFGbits __at(0xF3F);
[; ;pic18f24j50.h: 2227: extern volatile unsigned char ODCON3 __at(0xF40);
"2229
[; ;pic18f24j50.h: 2229: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f24j50.h: 2232: typedef union {
[; ;pic18f24j50.h: 2233: struct {
[; ;pic18f24j50.h: 2234: unsigned SPI1OD :1;
[; ;pic18f24j50.h: 2235: unsigned SPI2OD :1;
[; ;pic18f24j50.h: 2236: };
[; ;pic18f24j50.h: 2237: } ODCON3bits_t;
[; ;pic18f24j50.h: 2238: extern volatile ODCON3bits_t ODCON3bits __at(0xF40);
[; ;pic18f24j50.h: 2253: extern volatile unsigned char ODCON2 __at(0xF41);
"2255
[; ;pic18f24j50.h: 2255: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f24j50.h: 2258: typedef union {
[; ;pic18f24j50.h: 2259: struct {
[; ;pic18f24j50.h: 2260: unsigned U1OD :1;
[; ;pic18f24j50.h: 2261: unsigned U2OD :1;
[; ;pic18f24j50.h: 2262: };
[; ;pic18f24j50.h: 2263: } ODCON2bits_t;
[; ;pic18f24j50.h: 2264: extern volatile ODCON2bits_t ODCON2bits __at(0xF41);
[; ;pic18f24j50.h: 2279: extern volatile unsigned char ODCON1 __at(0xF42);
"2281
[; ;pic18f24j50.h: 2281: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f24j50.h: 2284: typedef union {
[; ;pic18f24j50.h: 2285: struct {
[; ;pic18f24j50.h: 2286: unsigned ECCP1OD :1;
[; ;pic18f24j50.h: 2287: unsigned ECCP2OD :1;
[; ;pic18f24j50.h: 2288: };
[; ;pic18f24j50.h: 2289: } ODCON1bits_t;
[; ;pic18f24j50.h: 2290: extern volatile ODCON1bits_t ODCON1bits __at(0xF42);
[; ;pic18f24j50.h: 2305: extern volatile unsigned char ANCON0 __at(0xF48);
"2307
[; ;pic18f24j50.h: 2307: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f24j50.h: 2310: typedef union {
[; ;pic18f24j50.h: 2311: struct {
[; ;pic18f24j50.h: 2312: unsigned PCFG0 :1;
[; ;pic18f24j50.h: 2313: unsigned PCFG1 :1;
[; ;pic18f24j50.h: 2314: unsigned PCFG2 :1;
[; ;pic18f24j50.h: 2315: unsigned PCFG3 :1;
[; ;pic18f24j50.h: 2316: unsigned PCFG4 :1;
[; ;pic18f24j50.h: 2317: };
[; ;pic18f24j50.h: 2318: } ANCON0bits_t;
[; ;pic18f24j50.h: 2319: extern volatile ANCON0bits_t ANCON0bits __at(0xF48);
[; ;pic18f24j50.h: 2349: extern volatile unsigned char ANCON1 __at(0xF49);
"2351
[; ;pic18f24j50.h: 2351: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f24j50.h: 2354: typedef union {
[; ;pic18f24j50.h: 2355: struct {
[; ;pic18f24j50.h: 2356: unsigned PCFG8 :1;
[; ;pic18f24j50.h: 2357: unsigned PCFG9 :1;
[; ;pic18f24j50.h: 2358: unsigned PCFG10 :1;
[; ;pic18f24j50.h: 2359: unsigned PCFG11 :1;
[; ;pic18f24j50.h: 2360: unsigned PCFG12 :1;
[; ;pic18f24j50.h: 2361: unsigned :1;
[; ;pic18f24j50.h: 2362: unsigned VBG2EN :1;
[; ;pic18f24j50.h: 2363: unsigned VBGEN :1;
[; ;pic18f24j50.h: 2364: };
[; ;pic18f24j50.h: 2365: struct {
[; ;pic18f24j50.h: 2366: unsigned :6;
[; ;pic18f24j50.h: 2367: unsigned PCFG14 :1;
[; ;pic18f24j50.h: 2368: unsigned PCFG15 :1;
[; ;pic18f24j50.h: 2369: };
[; ;pic18f24j50.h: 2370: } ANCON1bits_t;
[; ;pic18f24j50.h: 2371: extern volatile ANCON1bits_t ANCON1bits __at(0xF49);
[; ;pic18f24j50.h: 2421: extern volatile unsigned char DSWAKEL __at(0xF4A);
"2423
[; ;pic18f24j50.h: 2423: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f24j50.h: 2426: typedef union {
[; ;pic18f24j50.h: 2427: struct {
[; ;pic18f24j50.h: 2428: unsigned DSPOR :1;
[; ;pic18f24j50.h: 2429: unsigned :1;
[; ;pic18f24j50.h: 2430: unsigned DSMCLR :1;
[; ;pic18f24j50.h: 2431: unsigned DSRTC :1;
[; ;pic18f24j50.h: 2432: unsigned DSWDT :1;
[; ;pic18f24j50.h: 2433: unsigned DSULP :1;
[; ;pic18f24j50.h: 2434: unsigned :1;
[; ;pic18f24j50.h: 2435: unsigned DSFLT :1;
[; ;pic18f24j50.h: 2436: };
[; ;pic18f24j50.h: 2437: } DSWAKELbits_t;
[; ;pic18f24j50.h: 2438: extern volatile DSWAKELbits_t DSWAKELbits __at(0xF4A);
[; ;pic18f24j50.h: 2473: extern volatile unsigned char DSWAKEH __at(0xF4B);
"2475
[; ;pic18f24j50.h: 2475: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f24j50.h: 2478: typedef union {
[; ;pic18f24j50.h: 2479: struct {
[; ;pic18f24j50.h: 2480: unsigned DSINT0 :1;
[; ;pic18f24j50.h: 2481: };
[; ;pic18f24j50.h: 2482: } DSWAKEHbits_t;
[; ;pic18f24j50.h: 2483: extern volatile DSWAKEHbits_t DSWAKEHbits __at(0xF4B);
[; ;pic18f24j50.h: 2493: extern volatile unsigned char DSCONL __at(0xF4C);
"2495
[; ;pic18f24j50.h: 2495: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f24j50.h: 2498: typedef union {
[; ;pic18f24j50.h: 2499: struct {
[; ;pic18f24j50.h: 2500: unsigned RELEASE :1;
[; ;pic18f24j50.h: 2501: unsigned DSBOR :1;
[; ;pic18f24j50.h: 2502: unsigned ULPWDIS :1;
[; ;pic18f24j50.h: 2503: };
[; ;pic18f24j50.h: 2504: } DSCONLbits_t;
[; ;pic18f24j50.h: 2505: extern volatile DSCONLbits_t DSCONLbits __at(0xF4C);
[; ;pic18f24j50.h: 2525: extern volatile unsigned char DSCONH __at(0xF4D);
"2527
[; ;pic18f24j50.h: 2527: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f24j50.h: 2530: typedef union {
[; ;pic18f24j50.h: 2531: struct {
[; ;pic18f24j50.h: 2532: unsigned RTCWDIS :1;
[; ;pic18f24j50.h: 2533: unsigned DSULPEN :1;
[; ;pic18f24j50.h: 2534: unsigned :5;
[; ;pic18f24j50.h: 2535: unsigned DSEN :1;
[; ;pic18f24j50.h: 2536: };
[; ;pic18f24j50.h: 2537: } DSCONHbits_t;
[; ;pic18f24j50.h: 2538: extern volatile DSCONHbits_t DSCONHbits __at(0xF4D);
[; ;pic18f24j50.h: 2558: extern volatile unsigned char DSGPR0 __at(0xF4E);
"2560
[; ;pic18f24j50.h: 2560: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f24j50.h: 2563: typedef union {
[; ;pic18f24j50.h: 2564: struct {
[; ;pic18f24j50.h: 2565: unsigned DSGPR0 :8;
[; ;pic18f24j50.h: 2566: };
[; ;pic18f24j50.h: 2567: } DSGPR0bits_t;
[; ;pic18f24j50.h: 2568: extern volatile DSGPR0bits_t DSGPR0bits __at(0xF4E);
[; ;pic18f24j50.h: 2578: extern volatile unsigned char DSGPR1 __at(0xF4F);
"2580
[; ;pic18f24j50.h: 2580: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f24j50.h: 2583: typedef union {
[; ;pic18f24j50.h: 2584: struct {
[; ;pic18f24j50.h: 2585: unsigned DSGPR1 :8;
[; ;pic18f24j50.h: 2586: };
[; ;pic18f24j50.h: 2587: } DSGPR1bits_t;
[; ;pic18f24j50.h: 2588: extern volatile DSGPR1bits_t DSGPR1bits __at(0xF4F);
[; ;pic18f24j50.h: 2598: extern volatile unsigned char TCLKCON __at(0xF52);
"2600
[; ;pic18f24j50.h: 2600: asm("TCLKCON equ 0F52h");
[; <" TCLKCON equ 0F52h ;# ">
[; ;pic18f24j50.h: 2603: typedef union {
[; ;pic18f24j50.h: 2604: struct {
[; ;pic18f24j50.h: 2605: unsigned T3CCP1 :1;
[; ;pic18f24j50.h: 2606: unsigned T3CCP2 :1;
[; ;pic18f24j50.h: 2607: unsigned :2;
[; ;pic18f24j50.h: 2608: unsigned T1RUN :1;
[; ;pic18f24j50.h: 2609: };
[; ;pic18f24j50.h: 2610: } TCLKCONbits_t;
[; ;pic18f24j50.h: 2611: extern volatile TCLKCONbits_t TCLKCONbits __at(0xF52);
[; ;pic18f24j50.h: 2631: extern volatile unsigned char CVRCON __at(0xF53);
"2633
[; ;pic18f24j50.h: 2633: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f24j50.h: 2636: typedef union {
[; ;pic18f24j50.h: 2637: struct {
[; ;pic18f24j50.h: 2638: unsigned CVR :4;
[; ;pic18f24j50.h: 2639: unsigned CVRSS :1;
[; ;pic18f24j50.h: 2640: unsigned CVRR :1;
[; ;pic18f24j50.h: 2641: unsigned CVROE :1;
[; ;pic18f24j50.h: 2642: unsigned CVREN :1;
[; ;pic18f24j50.h: 2643: };
[; ;pic18f24j50.h: 2644: struct {
[; ;pic18f24j50.h: 2645: unsigned CVR0 :1;
[; ;pic18f24j50.h: 2646: unsigned CVR1 :1;
[; ;pic18f24j50.h: 2647: unsigned CVR2 :1;
[; ;pic18f24j50.h: 2648: unsigned CVR3 :1;
[; ;pic18f24j50.h: 2649: };
[; ;pic18f24j50.h: 2650: struct {
[; ;pic18f24j50.h: 2651: unsigned :6;
[; ;pic18f24j50.h: 2652: unsigned CVROEN :1;
[; ;pic18f24j50.h: 2653: };
[; ;pic18f24j50.h: 2654: } CVRCONbits_t;
[; ;pic18f24j50.h: 2655: extern volatile CVRCONbits_t CVRCONbits __at(0xF53);
[; ;pic18f24j50.h: 2710: extern volatile unsigned short UFRM __at(0xF60);
"2712
[; ;pic18f24j50.h: 2712: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f24j50.h: 2717: extern volatile unsigned char UFRML __at(0xF60);
"2719
[; ;pic18f24j50.h: 2719: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f24j50.h: 2722: typedef union {
[; ;pic18f24j50.h: 2723: struct {
[; ;pic18f24j50.h: 2724: unsigned FRM :8;
[; ;pic18f24j50.h: 2725: };
[; ;pic18f24j50.h: 2726: struct {
[; ;pic18f24j50.h: 2727: unsigned FRM0 :1;
[; ;pic18f24j50.h: 2728: unsigned FRM1 :1;
[; ;pic18f24j50.h: 2729: unsigned FRM2 :1;
[; ;pic18f24j50.h: 2730: unsigned FRM3 :1;
[; ;pic18f24j50.h: 2731: unsigned FRM4 :1;
[; ;pic18f24j50.h: 2732: unsigned FRM5 :1;
[; ;pic18f24j50.h: 2733: unsigned FRM6 :1;
[; ;pic18f24j50.h: 2734: unsigned FRM7 :1;
[; ;pic18f24j50.h: 2735: };
[; ;pic18f24j50.h: 2736: struct {
[; ;pic18f24j50.h: 2737: unsigned FRML :8;
[; ;pic18f24j50.h: 2738: };
[; ;pic18f24j50.h: 2739: } UFRMLbits_t;
[; ;pic18f24j50.h: 2740: extern volatile UFRMLbits_t UFRMLbits __at(0xF60);
[; ;pic18f24j50.h: 2795: extern volatile unsigned char UFRMH __at(0xF61);
"2797
[; ;pic18f24j50.h: 2797: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f24j50.h: 2800: typedef union {
[; ;pic18f24j50.h: 2801: struct {
[; ;pic18f24j50.h: 2802: unsigned FRM :3;
[; ;pic18f24j50.h: 2803: };
[; ;pic18f24j50.h: 2804: struct {
[; ;pic18f24j50.h: 2805: unsigned FRM8 :1;
[; ;pic18f24j50.h: 2806: unsigned FRM9 :1;
[; ;pic18f24j50.h: 2807: unsigned FRM10 :1;
[; ;pic18f24j50.h: 2808: };
[; ;pic18f24j50.h: 2809: } UFRMHbits_t;
[; ;pic18f24j50.h: 2810: extern volatile UFRMHbits_t UFRMHbits __at(0xF61);
[; ;pic18f24j50.h: 2835: extern volatile unsigned char UIR __at(0xF62);
"2837
[; ;pic18f24j50.h: 2837: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f24j50.h: 2840: typedef union {
[; ;pic18f24j50.h: 2841: struct {
[; ;pic18f24j50.h: 2842: unsigned URSTIF :1;
[; ;pic18f24j50.h: 2843: unsigned UERRIF :1;
[; ;pic18f24j50.h: 2844: unsigned ACTVIF :1;
[; ;pic18f24j50.h: 2845: unsigned TRNIF :1;
[; ;pic18f24j50.h: 2846: unsigned IDLEIF :1;
[; ;pic18f24j50.h: 2847: unsigned STALLIF :1;
[; ;pic18f24j50.h: 2848: unsigned SOFIF :1;
[; ;pic18f24j50.h: 2849: };
[; ;pic18f24j50.h: 2850: } UIRbits_t;
[; ;pic18f24j50.h: 2851: extern volatile UIRbits_t UIRbits __at(0xF62);
[; ;pic18f24j50.h: 2891: extern volatile unsigned char UEIR __at(0xF63);
"2893
[; ;pic18f24j50.h: 2893: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f24j50.h: 2896: typedef union {
[; ;pic18f24j50.h: 2897: struct {
[; ;pic18f24j50.h: 2898: unsigned PIDEF :1;
[; ;pic18f24j50.h: 2899: unsigned CRC5EF :1;
[; ;pic18f24j50.h: 2900: unsigned CRC16EF :1;
[; ;pic18f24j50.h: 2901: unsigned DFN8EF :1;
[; ;pic18f24j50.h: 2902: unsigned BTOEF :1;
[; ;pic18f24j50.h: 2903: unsigned :2;
[; ;pic18f24j50.h: 2904: unsigned BTSEF :1;
[; ;pic18f24j50.h: 2905: };
[; ;pic18f24j50.h: 2906: } UEIRbits_t;
[; ;pic18f24j50.h: 2907: extern volatile UEIRbits_t UEIRbits __at(0xF63);
[; ;pic18f24j50.h: 2942: extern volatile unsigned char USTAT __at(0xF64);
"2944
[; ;pic18f24j50.h: 2944: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f24j50.h: 2947: typedef union {
[; ;pic18f24j50.h: 2948: struct {
[; ;pic18f24j50.h: 2949: unsigned :1;
[; ;pic18f24j50.h: 2950: unsigned PPBI :1;
[; ;pic18f24j50.h: 2951: unsigned DIR :1;
[; ;pic18f24j50.h: 2952: unsigned ENDP :4;
[; ;pic18f24j50.h: 2953: };
[; ;pic18f24j50.h: 2954: struct {
[; ;pic18f24j50.h: 2955: unsigned :3;
[; ;pic18f24j50.h: 2956: unsigned ENDP0 :1;
[; ;pic18f24j50.h: 2957: unsigned ENDP1 :1;
[; ;pic18f24j50.h: 2958: unsigned ENDP2 :1;
[; ;pic18f24j50.h: 2959: unsigned ENDP3 :1;
[; ;pic18f24j50.h: 2960: };
[; ;pic18f24j50.h: 2961: } USTATbits_t;
[; ;pic18f24j50.h: 2962: extern volatile USTATbits_t USTATbits __at(0xF64);
[; ;pic18f24j50.h: 3002: extern volatile unsigned char UCON __at(0xF65);
"3004
[; ;pic18f24j50.h: 3004: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f24j50.h: 3007: typedef union {
[; ;pic18f24j50.h: 3008: struct {
[; ;pic18f24j50.h: 3009: unsigned :1;
[; ;pic18f24j50.h: 3010: unsigned SUSPND :1;
[; ;pic18f24j50.h: 3011: unsigned RESUME :1;
[; ;pic18f24j50.h: 3012: unsigned USBEN :1;
[; ;pic18f24j50.h: 3013: unsigned PKTDIS :1;
[; ;pic18f24j50.h: 3014: unsigned SE0 :1;
[; ;pic18f24j50.h: 3015: unsigned PPBRST :1;
[; ;pic18f24j50.h: 3016: };
[; ;pic18f24j50.h: 3017: } UCONbits_t;
[; ;pic18f24j50.h: 3018: extern volatile UCONbits_t UCONbits __at(0xF65);
[; ;pic18f24j50.h: 3053: extern volatile unsigned char DMABCH __at(0xF66);
"3055
[; ;pic18f24j50.h: 3055: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f24j50.h: 3058: typedef union {
[; ;pic18f24j50.h: 3059: struct {
[; ;pic18f24j50.h: 3060: unsigned DMACNTHB :2;
[; ;pic18f24j50.h: 3061: };
[; ;pic18f24j50.h: 3062: } DMABCHbits_t;
[; ;pic18f24j50.h: 3063: extern volatile DMABCHbits_t DMABCHbits __at(0xF66);
[; ;pic18f24j50.h: 3073: extern volatile unsigned char DMABCL __at(0xF67);
"3075
[; ;pic18f24j50.h: 3075: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f24j50.h: 3078: typedef union {
[; ;pic18f24j50.h: 3079: struct {
[; ;pic18f24j50.h: 3080: unsigned DMACNTLB :8;
[; ;pic18f24j50.h: 3081: };
[; ;pic18f24j50.h: 3082: } DMABCLbits_t;
[; ;pic18f24j50.h: 3083: extern volatile DMABCLbits_t DMABCLbits __at(0xF67);
[; ;pic18f24j50.h: 3093: extern volatile unsigned char RXADDRH __at(0xF68);
"3095
[; ;pic18f24j50.h: 3095: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f24j50.h: 3098: typedef union {
[; ;pic18f24j50.h: 3099: struct {
[; ;pic18f24j50.h: 3100: unsigned DMARCPTRHB :4;
[; ;pic18f24j50.h: 3101: };
[; ;pic18f24j50.h: 3102: } RXADDRHbits_t;
[; ;pic18f24j50.h: 3103: extern volatile RXADDRHbits_t RXADDRHbits __at(0xF68);
[; ;pic18f24j50.h: 3113: extern volatile unsigned char RXADDRL __at(0xF69);
"3115
[; ;pic18f24j50.h: 3115: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f24j50.h: 3118: typedef union {
[; ;pic18f24j50.h: 3119: struct {
[; ;pic18f24j50.h: 3120: unsigned DMARCVPTRLB :8;
[; ;pic18f24j50.h: 3121: };
[; ;pic18f24j50.h: 3122: } RXADDRLbits_t;
[; ;pic18f24j50.h: 3123: extern volatile RXADDRLbits_t RXADDRLbits __at(0xF69);
[; ;pic18f24j50.h: 3133: extern volatile unsigned char TXADDRH __at(0xF6A);
"3135
[; ;pic18f24j50.h: 3135: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f24j50.h: 3138: typedef union {
[; ;pic18f24j50.h: 3139: struct {
[; ;pic18f24j50.h: 3140: unsigned DMATXPTRHB :4;
[; ;pic18f24j50.h: 3141: };
[; ;pic18f24j50.h: 3142: } TXADDRHbits_t;
[; ;pic18f24j50.h: 3143: extern volatile TXADDRHbits_t TXADDRHbits __at(0xF6A);
[; ;pic18f24j50.h: 3153: extern volatile unsigned char TXADDRL __at(0xF6B);
"3155
[; ;pic18f24j50.h: 3155: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f24j50.h: 3158: typedef union {
[; ;pic18f24j50.h: 3159: struct {
[; ;pic18f24j50.h: 3160: unsigned DMATXPTRLB :8;
[; ;pic18f24j50.h: 3161: };
[; ;pic18f24j50.h: 3162: } TXADDRLbits_t;
[; ;pic18f24j50.h: 3163: extern volatile TXADDRLbits_t TXADDRLbits __at(0xF6B);
[; ;pic18f24j50.h: 3173: extern volatile unsigned char CMSTAT __at(0xF70);
"3175
[; ;pic18f24j50.h: 3175: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f24j50.h: 3178: extern volatile unsigned char CMSTATUS __at(0xF70);
"3180
[; ;pic18f24j50.h: 3180: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f24j50.h: 3183: typedef union {
[; ;pic18f24j50.h: 3184: struct {
[; ;pic18f24j50.h: 3185: unsigned COUT1 :1;
[; ;pic18f24j50.h: 3186: unsigned COUT2 :1;
[; ;pic18f24j50.h: 3187: };
[; ;pic18f24j50.h: 3188: } CMSTATbits_t;
[; ;pic18f24j50.h: 3189: extern volatile CMSTATbits_t CMSTATbits __at(0xF70);
[; ;pic18f24j50.h: 3202: typedef union {
[; ;pic18f24j50.h: 3203: struct {
[; ;pic18f24j50.h: 3204: unsigned COUT1 :1;
[; ;pic18f24j50.h: 3205: unsigned COUT2 :1;
[; ;pic18f24j50.h: 3206: };
[; ;pic18f24j50.h: 3207: } CMSTATUSbits_t;
[; ;pic18f24j50.h: 3208: extern volatile CMSTATUSbits_t CMSTATUSbits __at(0xF70);
[; ;pic18f24j50.h: 3223: extern volatile unsigned char SSP2CON2 __at(0xF71);
"3225
[; ;pic18f24j50.h: 3225: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f24j50.h: 3228: typedef union {
[; ;pic18f24j50.h: 3229: struct {
[; ;pic18f24j50.h: 3230: unsigned SEN :1;
[; ;pic18f24j50.h: 3231: unsigned RSEN :1;
[; ;pic18f24j50.h: 3232: unsigned PEN :1;
[; ;pic18f24j50.h: 3233: unsigned RCEN :1;
[; ;pic18f24j50.h: 3234: unsigned ACKEN :1;
[; ;pic18f24j50.h: 3235: unsigned ACKDT :1;
[; ;pic18f24j50.h: 3236: unsigned ACKSTAT :1;
[; ;pic18f24j50.h: 3237: unsigned GCEN :1;
[; ;pic18f24j50.h: 3238: };
[; ;pic18f24j50.h: 3239: struct {
[; ;pic18f24j50.h: 3240: unsigned :1;
[; ;pic18f24j50.h: 3241: unsigned ADMSK1 :1;
[; ;pic18f24j50.h: 3242: unsigned ADMSK2 :1;
[; ;pic18f24j50.h: 3243: unsigned ADMSK3 :1;
[; ;pic18f24j50.h: 3244: unsigned ADMSK4 :1;
[; ;pic18f24j50.h: 3245: unsigned ADMSK5 :1;
[; ;pic18f24j50.h: 3246: };
[; ;pic18f24j50.h: 3247: struct {
[; ;pic18f24j50.h: 3248: unsigned SEN2 :1;
[; ;pic18f24j50.h: 3249: unsigned ADMSK12 :1;
[; ;pic18f24j50.h: 3250: unsigned ADMSK22 :1;
[; ;pic18f24j50.h: 3251: unsigned ADMSK32 :1;
[; ;pic18f24j50.h: 3252: unsigned ACKEN2 :1;
[; ;pic18f24j50.h: 3253: unsigned ACKDT2 :1;
[; ;pic18f24j50.h: 3254: unsigned ACKSTAT2 :1;
[; ;pic18f24j50.h: 3255: unsigned GCEN2 :1;
[; ;pic18f24j50.h: 3256: };
[; ;pic18f24j50.h: 3257: struct {
[; ;pic18f24j50.h: 3258: unsigned :1;
[; ;pic18f24j50.h: 3259: unsigned RSEN2 :1;
[; ;pic18f24j50.h: 3260: unsigned PEN2 :1;
[; ;pic18f24j50.h: 3261: unsigned RCEN2 :1;
[; ;pic18f24j50.h: 3262: unsigned ADMSK42 :1;
[; ;pic18f24j50.h: 3263: unsigned ADMSK52 :1;
[; ;pic18f24j50.h: 3264: };
[; ;pic18f24j50.h: 3265: } SSP2CON2bits_t;
[; ;pic18f24j50.h: 3266: extern volatile SSP2CON2bits_t SSP2CON2bits __at(0xF71);
[; ;pic18f24j50.h: 3401: extern volatile unsigned char SSP2CON1 __at(0xF72);
"3403
[; ;pic18f24j50.h: 3403: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f24j50.h: 3406: typedef union {
[; ;pic18f24j50.h: 3407: struct {
[; ;pic18f24j50.h: 3408: unsigned SSPM :4;
[; ;pic18f24j50.h: 3409: unsigned CKP :1;
[; ;pic18f24j50.h: 3410: unsigned SSPEN :1;
[; ;pic18f24j50.h: 3411: unsigned SSPOV :1;
[; ;pic18f24j50.h: 3412: unsigned WCOL :1;
[; ;pic18f24j50.h: 3413: };
[; ;pic18f24j50.h: 3414: struct {
[; ;pic18f24j50.h: 3415: unsigned SSPM0 :1;
[; ;pic18f24j50.h: 3416: unsigned SSPM1 :1;
[; ;pic18f24j50.h: 3417: unsigned SSPM2 :1;
[; ;pic18f24j50.h: 3418: unsigned SSPM3 :1;
[; ;pic18f24j50.h: 3419: };
[; ;pic18f24j50.h: 3420: struct {
[; ;pic18f24j50.h: 3421: unsigned SSPM02 :1;
[; ;pic18f24j50.h: 3422: unsigned SSPM12 :1;
[; ;pic18f24j50.h: 3423: unsigned SSPM22 :1;
[; ;pic18f24j50.h: 3424: unsigned SSPM32 :1;
[; ;pic18f24j50.h: 3425: unsigned CKP2 :1;
[; ;pic18f24j50.h: 3426: unsigned SSPEN2 :1;
[; ;pic18f24j50.h: 3427: unsigned SSPOV2 :1;
[; ;pic18f24j50.h: 3428: unsigned WCOL2 :1;
[; ;pic18f24j50.h: 3429: };
[; ;pic18f24j50.h: 3430: } SSP2CON1bits_t;
[; ;pic18f24j50.h: 3431: extern volatile SSP2CON1bits_t SSP2CON1bits __at(0xF72);
[; ;pic18f24j50.h: 3521: extern volatile unsigned char SSP2STAT __at(0xF73);
"3523
[; ;pic18f24j50.h: 3523: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f24j50.h: 3526: typedef union {
[; ;pic18f24j50.h: 3527: struct {
[; ;pic18f24j50.h: 3528: unsigned :2;
[; ;pic18f24j50.h: 3529: unsigned R_NOT_W :1;
[; ;pic18f24j50.h: 3530: };
[; ;pic18f24j50.h: 3531: struct {
[; ;pic18f24j50.h: 3532: unsigned :5;
[; ;pic18f24j50.h: 3533: unsigned D_NOT_A :1;
[; ;pic18f24j50.h: 3534: };
[; ;pic18f24j50.h: 3535: struct {
[; ;pic18f24j50.h: 3536: unsigned BF :1;
[; ;pic18f24j50.h: 3537: unsigned UA :1;
[; ;pic18f24j50.h: 3538: unsigned R_nW :1;
[; ;pic18f24j50.h: 3539: unsigned S :1;
[; ;pic18f24j50.h: 3540: unsigned P :1;
[; ;pic18f24j50.h: 3541: unsigned D_nA :1;
[; ;pic18f24j50.h: 3542: unsigned CKE :1;
[; ;pic18f24j50.h: 3543: unsigned SMP :1;
[; ;pic18f24j50.h: 3544: };
[; ;pic18f24j50.h: 3545: struct {
[; ;pic18f24j50.h: 3546: unsigned BF2 :1;
[; ;pic18f24j50.h: 3547: unsigned UA2 :1;
[; ;pic18f24j50.h: 3548: unsigned I2C_READ2 :1;
[; ;pic18f24j50.h: 3549: unsigned I2C_START2 :1;
[; ;pic18f24j50.h: 3550: unsigned I2C_STOP2 :1;
[; ;pic18f24j50.h: 3551: unsigned DA2 :1;
[; ;pic18f24j50.h: 3552: unsigned CKE2 :1;
[; ;pic18f24j50.h: 3553: unsigned SMP2 :1;
[; ;pic18f24j50.h: 3554: };
[; ;pic18f24j50.h: 3555: struct {
[; ;pic18f24j50.h: 3556: unsigned :2;
[; ;pic18f24j50.h: 3557: unsigned READ_WRITE2 :1;
[; ;pic18f24j50.h: 3558: unsigned S2 :1;
[; ;pic18f24j50.h: 3559: unsigned P2 :1;
[; ;pic18f24j50.h: 3560: unsigned DATA_ADDRESS2 :1;
[; ;pic18f24j50.h: 3561: };
[; ;pic18f24j50.h: 3562: struct {
[; ;pic18f24j50.h: 3563: unsigned :2;
[; ;pic18f24j50.h: 3564: unsigned RW2 :1;
[; ;pic18f24j50.h: 3565: unsigned START2 :1;
[; ;pic18f24j50.h: 3566: unsigned STOP2 :1;
[; ;pic18f24j50.h: 3567: unsigned D_A2 :1;
[; ;pic18f24j50.h: 3568: };
[; ;pic18f24j50.h: 3569: struct {
[; ;pic18f24j50.h: 3570: unsigned :5;
[; ;pic18f24j50.h: 3571: unsigned D_NOT_A2 :1;
[; ;pic18f24j50.h: 3572: };
[; ;pic18f24j50.h: 3573: struct {
[; ;pic18f24j50.h: 3574: unsigned :2;
[; ;pic18f24j50.h: 3575: unsigned R_W2 :1;
[; ;pic18f24j50.h: 3576: unsigned :2;
[; ;pic18f24j50.h: 3577: unsigned D_nA2 :1;
[; ;pic18f24j50.h: 3578: };
[; ;pic18f24j50.h: 3579: struct {
[; ;pic18f24j50.h: 3580: unsigned :2;
[; ;pic18f24j50.h: 3581: unsigned R_NOT_W2 :1;
[; ;pic18f24j50.h: 3582: };
[; ;pic18f24j50.h: 3583: struct {
[; ;pic18f24j50.h: 3584: unsigned :2;
[; ;pic18f24j50.h: 3585: unsigned R_nW2 :1;
[; ;pic18f24j50.h: 3586: unsigned :2;
[; ;pic18f24j50.h: 3587: unsigned I2C_DAT2 :1;
[; ;pic18f24j50.h: 3588: };
[; ;pic18f24j50.h: 3589: struct {
[; ;pic18f24j50.h: 3590: unsigned :2;
[; ;pic18f24j50.h: 3591: unsigned NOT_W2 :1;
[; ;pic18f24j50.h: 3592: };
[; ;pic18f24j50.h: 3593: struct {
[; ;pic18f24j50.h: 3594: unsigned :5;
[; ;pic18f24j50.h: 3595: unsigned NOT_A2 :1;
[; ;pic18f24j50.h: 3596: };
[; ;pic18f24j50.h: 3597: struct {
[; ;pic18f24j50.h: 3598: unsigned :2;
[; ;pic18f24j50.h: 3599: unsigned nW2 :1;
[; ;pic18f24j50.h: 3600: unsigned :2;
[; ;pic18f24j50.h: 3601: unsigned nA2 :1;
[; ;pic18f24j50.h: 3602: };
[; ;pic18f24j50.h: 3603: struct {
[; ;pic18f24j50.h: 3604: unsigned :2;
[; ;pic18f24j50.h: 3605: unsigned NOT_WRITE2 :1;
[; ;pic18f24j50.h: 3606: };
[; ;pic18f24j50.h: 3607: struct {
[; ;pic18f24j50.h: 3608: unsigned :5;
[; ;pic18f24j50.h: 3609: unsigned NOT_ADDRESS2 :1;
[; ;pic18f24j50.h: 3610: };
[; ;pic18f24j50.h: 3611: struct {
[; ;pic18f24j50.h: 3612: unsigned :2;
[; ;pic18f24j50.h: 3613: unsigned nWRITE2 :1;
[; ;pic18f24j50.h: 3614: unsigned :2;
[; ;pic18f24j50.h: 3615: unsigned nADDRESS2 :1;
[; ;pic18f24j50.h: 3616: };
[; ;pic18f24j50.h: 3617: } SSP2STATbits_t;
[; ;pic18f24j50.h: 3618: extern volatile SSP2STATbits_t SSP2STATbits __at(0xF73);
[; ;pic18f24j50.h: 3823: extern volatile unsigned char SSP2ADD __at(0xF74);
"3825
[; ;pic18f24j50.h: 3825: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f24j50.h: 3828: extern volatile unsigned char SSP2MSK __at(0xF74);
"3830
[; ;pic18f24j50.h: 3830: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f24j50.h: 3833: typedef union {
[; ;pic18f24j50.h: 3834: struct {
[; ;pic18f24j50.h: 3835: unsigned SSPADD :8;
[; ;pic18f24j50.h: 3836: };
[; ;pic18f24j50.h: 3837: struct {
[; ;pic18f24j50.h: 3838: unsigned MSK0 :1;
[; ;pic18f24j50.h: 3839: unsigned MSK1 :1;
[; ;pic18f24j50.h: 3840: unsigned MSK2 :1;
[; ;pic18f24j50.h: 3841: unsigned MSK3 :1;
[; ;pic18f24j50.h: 3842: unsigned MSK4 :1;
[; ;pic18f24j50.h: 3843: unsigned MSK5 :1;
[; ;pic18f24j50.h: 3844: unsigned MSK6 :1;
[; ;pic18f24j50.h: 3845: unsigned MSK7 :1;
[; ;pic18f24j50.h: 3846: };
[; ;pic18f24j50.h: 3847: struct {
[; ;pic18f24j50.h: 3848: unsigned MSK02 :1;
[; ;pic18f24j50.h: 3849: unsigned MSK12 :1;
[; ;pic18f24j50.h: 3850: unsigned MSK22 :1;
[; ;pic18f24j50.h: 3851: unsigned MSK32 :1;
[; ;pic18f24j50.h: 3852: unsigned MSK42 :1;
[; ;pic18f24j50.h: 3853: unsigned MSK52 :1;
[; ;pic18f24j50.h: 3854: unsigned MSK62 :1;
[; ;pic18f24j50.h: 3855: unsigned MSK72 :1;
[; ;pic18f24j50.h: 3856: };
[; ;pic18f24j50.h: 3857: } SSP2ADDbits_t;
[; ;pic18f24j50.h: 3858: extern volatile SSP2ADDbits_t SSP2ADDbits __at(0xF74);
[; ;pic18f24j50.h: 3946: typedef union {
[; ;pic18f24j50.h: 3947: struct {
[; ;pic18f24j50.h: 3948: unsigned SSPADD :8;
[; ;pic18f24j50.h: 3949: };
[; ;pic18f24j50.h: 3950: struct {
[; ;pic18f24j50.h: 3951: unsigned MSK0 :1;
[; ;pic18f24j50.h: 3952: unsigned MSK1 :1;
[; ;pic18f24j50.h: 3953: unsigned MSK2 :1;
[; ;pic18f24j50.h: 3954: unsigned MSK3 :1;
[; ;pic18f24j50.h: 3955: unsigned MSK4 :1;
[; ;pic18f24j50.h: 3956: unsigned MSK5 :1;
[; ;pic18f24j50.h: 3957: unsigned MSK6 :1;
[; ;pic18f24j50.h: 3958: unsigned MSK7 :1;
[; ;pic18f24j50.h: 3959: };
[; ;pic18f24j50.h: 3960: struct {
[; ;pic18f24j50.h: 3961: unsigned MSK02 :1;
[; ;pic18f24j50.h: 3962: unsigned MSK12 :1;
[; ;pic18f24j50.h: 3963: unsigned MSK22 :1;
[; ;pic18f24j50.h: 3964: unsigned MSK32 :1;
[; ;pic18f24j50.h: 3965: unsigned MSK42 :1;
[; ;pic18f24j50.h: 3966: unsigned MSK52 :1;
[; ;pic18f24j50.h: 3967: unsigned MSK62 :1;
[; ;pic18f24j50.h: 3968: unsigned MSK72 :1;
[; ;pic18f24j50.h: 3969: };
[; ;pic18f24j50.h: 3970: } SSP2MSKbits_t;
[; ;pic18f24j50.h: 3971: extern volatile SSP2MSKbits_t SSP2MSKbits __at(0xF74);
[; ;pic18f24j50.h: 4061: extern volatile unsigned char SSP2BUF __at(0xF75);
"4063
[; ;pic18f24j50.h: 4063: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f24j50.h: 4066: typedef union {
[; ;pic18f24j50.h: 4067: struct {
[; ;pic18f24j50.h: 4068: unsigned SSPBUF :8;
[; ;pic18f24j50.h: 4069: };
[; ;pic18f24j50.h: 4070: } SSP2BUFbits_t;
[; ;pic18f24j50.h: 4071: extern volatile SSP2BUFbits_t SSP2BUFbits __at(0xF75);
[; ;pic18f24j50.h: 4081: extern volatile unsigned char T4CON __at(0xF76);
"4083
[; ;pic18f24j50.h: 4083: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f24j50.h: 4086: typedef union {
[; ;pic18f24j50.h: 4087: struct {
[; ;pic18f24j50.h: 4088: unsigned T4CKPS :2;
[; ;pic18f24j50.h: 4089: unsigned TMR4ON :1;
[; ;pic18f24j50.h: 4090: unsigned T4OUTPS :4;
[; ;pic18f24j50.h: 4091: };
[; ;pic18f24j50.h: 4092: struct {
[; ;pic18f24j50.h: 4093: unsigned T4CKPS0 :1;
[; ;pic18f24j50.h: 4094: unsigned T4CKPS1 :1;
[; ;pic18f24j50.h: 4095: unsigned :1;
[; ;pic18f24j50.h: 4096: unsigned T4OUTPS0 :1;
[; ;pic18f24j50.h: 4097: unsigned T4OUTPS1 :1;
[; ;pic18f24j50.h: 4098: unsigned T4OUTPS2 :1;
[; ;pic18f24j50.h: 4099: unsigned T4OUTPS3 :1;
[; ;pic18f24j50.h: 4100: };
[; ;pic18f24j50.h: 4101: } T4CONbits_t;
[; ;pic18f24j50.h: 4102: extern volatile T4CONbits_t T4CONbits __at(0xF76);
[; ;pic18f24j50.h: 4152: extern volatile unsigned char PR4 __at(0xF77);
"4154
[; ;pic18f24j50.h: 4154: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f24j50.h: 4157: typedef union {
[; ;pic18f24j50.h: 4158: struct {
[; ;pic18f24j50.h: 4159: unsigned PR4 :8;
[; ;pic18f24j50.h: 4160: };
[; ;pic18f24j50.h: 4161: } PR4bits_t;
[; ;pic18f24j50.h: 4162: extern volatile PR4bits_t PR4bits __at(0xF77);
[; ;pic18f24j50.h: 4172: extern volatile unsigned char TMR4 __at(0xF78);
"4174
[; ;pic18f24j50.h: 4174: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f24j50.h: 4177: typedef union {
[; ;pic18f24j50.h: 4178: struct {
[; ;pic18f24j50.h: 4179: unsigned TMR4 :8;
[; ;pic18f24j50.h: 4180: };
[; ;pic18f24j50.h: 4181: } TMR4bits_t;
[; ;pic18f24j50.h: 4182: extern volatile TMR4bits_t TMR4bits __at(0xF78);
[; ;pic18f24j50.h: 4192: extern volatile unsigned char T3CON __at(0xF79);
"4194
[; ;pic18f24j50.h: 4194: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f24j50.h: 4197: typedef union {
[; ;pic18f24j50.h: 4198: struct {
[; ;pic18f24j50.h: 4199: unsigned TMR3ON :1;
[; ;pic18f24j50.h: 4200: unsigned RD16 :1;
[; ;pic18f24j50.h: 4201: unsigned T3SYNC :1;
[; ;pic18f24j50.h: 4202: unsigned T3OSCEN :1;
[; ;pic18f24j50.h: 4203: unsigned T3CKPS :2;
[; ;pic18f24j50.h: 4204: unsigned TMR3CS :2;
[; ;pic18f24j50.h: 4205: };
[; ;pic18f24j50.h: 4206: struct {
[; ;pic18f24j50.h: 4207: unsigned :4;
[; ;pic18f24j50.h: 4208: unsigned T3CKPS0 :1;
[; ;pic18f24j50.h: 4209: unsigned T3CKPS1 :1;
[; ;pic18f24j50.h: 4210: unsigned TMR3CS0 :1;
[; ;pic18f24j50.h: 4211: unsigned TMR3CS1 :1;
[; ;pic18f24j50.h: 4212: };
[; ;pic18f24j50.h: 4213: struct {
[; ;pic18f24j50.h: 4214: unsigned :3;
[; ;pic18f24j50.h: 4215: unsigned SOSCEN3 :1;
[; ;pic18f24j50.h: 4216: unsigned :3;
[; ;pic18f24j50.h: 4217: unsigned RD163 :1;
[; ;pic18f24j50.h: 4218: };
[; ;pic18f24j50.h: 4219: struct {
[; ;pic18f24j50.h: 4220: unsigned :7;
[; ;pic18f24j50.h: 4221: unsigned T3RD16 :1;
[; ;pic18f24j50.h: 4222: };
[; ;pic18f24j50.h: 4223: } T3CONbits_t;
[; ;pic18f24j50.h: 4224: extern volatile T3CONbits_t T3CONbits __at(0xF79);
[; ;pic18f24j50.h: 4294: extern volatile unsigned short TMR3 __at(0xF7A);
"4296
[; ;pic18f24j50.h: 4296: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f24j50.h: 4301: extern volatile unsigned char TMR3L __at(0xF7A);
"4303
[; ;pic18f24j50.h: 4303: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f24j50.h: 4306: typedef union {
[; ;pic18f24j50.h: 4307: struct {
[; ;pic18f24j50.h: 4308: unsigned TMR3L :8;
[; ;pic18f24j50.h: 4309: };
[; ;pic18f24j50.h: 4310: } TMR3Lbits_t;
[; ;pic18f24j50.h: 4311: extern volatile TMR3Lbits_t TMR3Lbits __at(0xF7A);
[; ;pic18f24j50.h: 4321: extern volatile unsigned char TMR3H __at(0xF7B);
"4323
[; ;pic18f24j50.h: 4323: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f24j50.h: 4326: typedef union {
[; ;pic18f24j50.h: 4327: struct {
[; ;pic18f24j50.h: 4328: unsigned TMR3H :8;
[; ;pic18f24j50.h: 4329: };
[; ;pic18f24j50.h: 4330: } TMR3Hbits_t;
[; ;pic18f24j50.h: 4331: extern volatile TMR3Hbits_t TMR3Hbits __at(0xF7B);
[; ;pic18f24j50.h: 4341: extern volatile unsigned char BAUDCON2 __at(0xF7C);
"4343
[; ;pic18f24j50.h: 4343: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f24j50.h: 4346: typedef union {
[; ;pic18f24j50.h: 4347: struct {
[; ;pic18f24j50.h: 4348: unsigned ABDEN :1;
[; ;pic18f24j50.h: 4349: unsigned WUE :1;
[; ;pic18f24j50.h: 4350: unsigned :1;
[; ;pic18f24j50.h: 4351: unsigned BRG16 :1;
[; ;pic18f24j50.h: 4352: unsigned TXCKP :1;
[; ;pic18f24j50.h: 4353: unsigned RXDTP :1;
[; ;pic18f24j50.h: 4354: unsigned RCIDL :1;
[; ;pic18f24j50.h: 4355: unsigned ABDOVF :1;
[; ;pic18f24j50.h: 4356: };
[; ;pic18f24j50.h: 4357: struct {
[; ;pic18f24j50.h: 4358: unsigned ABDEN2 :1;
[; ;pic18f24j50.h: 4359: unsigned WUE2 :1;
[; ;pic18f24j50.h: 4360: unsigned :1;
[; ;pic18f24j50.h: 4361: unsigned BRG162 :1;
[; ;pic18f24j50.h: 4362: unsigned SCKP2 :1;
[; ;pic18f24j50.h: 4363: unsigned DTRXP2 :1;
[; ;pic18f24j50.h: 4364: unsigned RCIDL2 :1;
[; ;pic18f24j50.h: 4365: unsigned ABDOVF2 :1;
[; ;pic18f24j50.h: 4366: };
[; ;pic18f24j50.h: 4367: struct {
[; ;pic18f24j50.h: 4368: unsigned :4;
[; ;pic18f24j50.h: 4369: unsigned TXCKP2 :1;
[; ;pic18f24j50.h: 4370: unsigned RXDTP2 :1;
[; ;pic18f24j50.h: 4371: unsigned RCMT2 :1;
[; ;pic18f24j50.h: 4372: };
[; ;pic18f24j50.h: 4373: } BAUDCON2bits_t;
[; ;pic18f24j50.h: 4374: extern volatile BAUDCON2bits_t BAUDCON2bits __at(0xF7C);
[; ;pic18f24j50.h: 4464: extern volatile unsigned char SPBRGH2 __at(0xF7D);
"4466
[; ;pic18f24j50.h: 4466: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f24j50.h: 4469: typedef union {
[; ;pic18f24j50.h: 4470: struct {
[; ;pic18f24j50.h: 4471: unsigned SPBRGH2 :8;
[; ;pic18f24j50.h: 4472: };
[; ;pic18f24j50.h: 4473: } SPBRGH2bits_t;
[; ;pic18f24j50.h: 4474: extern volatile SPBRGH2bits_t SPBRGH2bits __at(0xF7D);
[; ;pic18f24j50.h: 4484: extern volatile unsigned char BAUDCON1 __at(0xF7E);
"4486
[; ;pic18f24j50.h: 4486: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f24j50.h: 4489: extern volatile unsigned char BAUDCON __at(0xF7E);
"4491
[; ;pic18f24j50.h: 4491: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f24j50.h: 4493: extern volatile unsigned char BAUDCTL __at(0xF7E);
"4495
[; ;pic18f24j50.h: 4495: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f24j50.h: 4498: typedef union {
[; ;pic18f24j50.h: 4499: struct {
[; ;pic18f24j50.h: 4500: unsigned ABDEN :1;
[; ;pic18f24j50.h: 4501: unsigned WUE :1;
[; ;pic18f24j50.h: 4502: unsigned :1;
[; ;pic18f24j50.h: 4503: unsigned BRG16 :1;
[; ;pic18f24j50.h: 4504: unsigned TXCKP :1;
[; ;pic18f24j50.h: 4505: unsigned RXDTP :1;
[; ;pic18f24j50.h: 4506: unsigned RCIDL :1;
[; ;pic18f24j50.h: 4507: unsigned ABDOVF :1;
[; ;pic18f24j50.h: 4508: };
[; ;pic18f24j50.h: 4509: struct {
[; ;pic18f24j50.h: 4510: unsigned ABDEN1 :1;
[; ;pic18f24j50.h: 4511: unsigned WUE1 :1;
[; ;pic18f24j50.h: 4512: unsigned :1;
[; ;pic18f24j50.h: 4513: unsigned BRG161 :1;
[; ;pic18f24j50.h: 4514: unsigned CKTXP :1;
[; ;pic18f24j50.h: 4515: unsigned DTRXP :1;
[; ;pic18f24j50.h: 4516: unsigned RCIDL1 :1;
[; ;pic18f24j50.h: 4517: unsigned ABDOVF1 :1;
[; ;pic18f24j50.h: 4518: };
[; ;pic18f24j50.h: 4519: struct {
[; ;pic18f24j50.h: 4520: unsigned :4;
[; ;pic18f24j50.h: 4521: unsigned SCKP :1;
[; ;pic18f24j50.h: 4522: unsigned DTRXP1 :1;
[; ;pic18f24j50.h: 4523: unsigned RCMT :1;
[; ;pic18f24j50.h: 4524: };
[; ;pic18f24j50.h: 4525: struct {
[; ;pic18f24j50.h: 4526: unsigned :4;
[; ;pic18f24j50.h: 4527: unsigned SCKP1 :1;
[; ;pic18f24j50.h: 4528: unsigned RXDTP1 :1;
[; ;pic18f24j50.h: 4529: unsigned RCMT1 :1;
[; ;pic18f24j50.h: 4530: };
[; ;pic18f24j50.h: 4531: struct {
[; ;pic18f24j50.h: 4532: unsigned :4;
[; ;pic18f24j50.h: 4533: unsigned TXCKP1 :1;
[; ;pic18f24j50.h: 4534: };
[; ;pic18f24j50.h: 4535: struct {
[; ;pic18f24j50.h: 4536: unsigned :5;
[; ;pic18f24j50.h: 4537: unsigned RXCKP :1;
[; ;pic18f24j50.h: 4538: };
[; ;pic18f24j50.h: 4539: struct {
[; ;pic18f24j50.h: 4540: unsigned :1;
[; ;pic18f24j50.h: 4541: unsigned W4E :1;
[; ;pic18f24j50.h: 4542: };
[; ;pic18f24j50.h: 4543: } BAUDCON1bits_t;
[; ;pic18f24j50.h: 4544: extern volatile BAUDCON1bits_t BAUDCON1bits __at(0xF7E);
[; ;pic18f24j50.h: 4662: typedef union {
[; ;pic18f24j50.h: 4663: struct {
[; ;pic18f24j50.h: 4664: unsigned ABDEN :1;
[; ;pic18f24j50.h: 4665: unsigned WUE :1;
[; ;pic18f24j50.h: 4666: unsigned :1;
[; ;pic18f24j50.h: 4667: unsigned BRG16 :1;
[; ;pic18f24j50.h: 4668: unsigned TXCKP :1;
[; ;pic18f24j50.h: 4669: unsigned RXDTP :1;
[; ;pic18f24j50.h: 4670: unsigned RCIDL :1;
[; ;pic18f24j50.h: 4671: unsigned ABDOVF :1;
[; ;pic18f24j50.h: 4672: };
[; ;pic18f24j50.h: 4673: struct {
[; ;pic18f24j50.h: 4674: unsigned ABDEN1 :1;
[; ;pic18f24j50.h: 4675: unsigned WUE1 :1;
[; ;pic18f24j50.h: 4676: unsigned :1;
[; ;pic18f24j50.h: 4677: unsigned BRG161 :1;
[; ;pic18f24j50.h: 4678: unsigned CKTXP :1;
[; ;pic18f24j50.h: 4679: unsigned DTRXP :1;
[; ;pic18f24j50.h: 4680: unsigned RCIDL1 :1;
[; ;pic18f24j50.h: 4681: unsigned ABDOVF1 :1;
[; ;pic18f24j50.h: 4682: };
[; ;pic18f24j50.h: 4683: struct {
[; ;pic18f24j50.h: 4684: unsigned :4;
[; ;pic18f24j50.h: 4685: unsigned SCKP :1;
[; ;pic18f24j50.h: 4686: unsigned DTRXP1 :1;
[; ;pic18f24j50.h: 4687: unsigned RCMT :1;
[; ;pic18f24j50.h: 4688: };
[; ;pic18f24j50.h: 4689: struct {
[; ;pic18f24j50.h: 4690: unsigned :4;
[; ;pic18f24j50.h: 4691: unsigned SCKP1 :1;
[; ;pic18f24j50.h: 4692: unsigned RXDTP1 :1;
[; ;pic18f24j50.h: 4693: unsigned RCMT1 :1;
[; ;pic18f24j50.h: 4694: };
[; ;pic18f24j50.h: 4695: struct {
[; ;pic18f24j50.h: 4696: unsigned :4;
[; ;pic18f24j50.h: 4697: unsigned TXCKP1 :1;
[; ;pic18f24j50.h: 4698: };
[; ;pic18f24j50.h: 4699: struct {
[; ;pic18f24j50.h: 4700: unsigned :5;
[; ;pic18f24j50.h: 4701: unsigned RXCKP :1;
[; ;pic18f24j50.h: 4702: };
[; ;pic18f24j50.h: 4703: struct {
[; ;pic18f24j50.h: 4704: unsigned :1;
[; ;pic18f24j50.h: 4705: unsigned W4E :1;
[; ;pic18f24j50.h: 4706: };
[; ;pic18f24j50.h: 4707: } BAUDCONbits_t;
[; ;pic18f24j50.h: 4708: extern volatile BAUDCONbits_t BAUDCONbits __at(0xF7E);
[; ;pic18f24j50.h: 4825: typedef union {
[; ;pic18f24j50.h: 4826: struct {
[; ;pic18f24j50.h: 4827: unsigned ABDEN :1;
[; ;pic18f24j50.h: 4828: unsigned WUE :1;
[; ;pic18f24j50.h: 4829: unsigned :1;
[; ;pic18f24j50.h: 4830: unsigned BRG16 :1;
[; ;pic18f24j50.h: 4831: unsigned TXCKP :1;
[; ;pic18f24j50.h: 4832: unsigned RXDTP :1;
[; ;pic18f24j50.h: 4833: unsigned RCIDL :1;
[; ;pic18f24j50.h: 4834: unsigned ABDOVF :1;
[; ;pic18f24j50.h: 4835: };
[; ;pic18f24j50.h: 4836: struct {
[; ;pic18f24j50.h: 4837: unsigned ABDEN1 :1;
[; ;pic18f24j50.h: 4838: unsigned WUE1 :1;
[; ;pic18f24j50.h: 4839: unsigned :1;
[; ;pic18f24j50.h: 4840: unsigned BRG161 :1;
[; ;pic18f24j50.h: 4841: unsigned CKTXP :1;
[; ;pic18f24j50.h: 4842: unsigned DTRXP :1;
[; ;pic18f24j50.h: 4843: unsigned RCIDL1 :1;
[; ;pic18f24j50.h: 4844: unsigned ABDOVF1 :1;
[; ;pic18f24j50.h: 4845: };
[; ;pic18f24j50.h: 4846: struct {
[; ;pic18f24j50.h: 4847: unsigned :4;
[; ;pic18f24j50.h: 4848: unsigned SCKP :1;
[; ;pic18f24j50.h: 4849: unsigned DTRXP1 :1;
[; ;pic18f24j50.h: 4850: unsigned RCMT :1;
[; ;pic18f24j50.h: 4851: };
[; ;pic18f24j50.h: 4852: struct {
[; ;pic18f24j50.h: 4853: unsigned :4;
[; ;pic18f24j50.h: 4854: unsigned SCKP1 :1;
[; ;pic18f24j50.h: 4855: unsigned RXDTP1 :1;
[; ;pic18f24j50.h: 4856: unsigned RCMT1 :1;
[; ;pic18f24j50.h: 4857: };
[; ;pic18f24j50.h: 4858: struct {
[; ;pic18f24j50.h: 4859: unsigned :4;
[; ;pic18f24j50.h: 4860: unsigned TXCKP1 :1;
[; ;pic18f24j50.h: 4861: };
[; ;pic18f24j50.h: 4862: struct {
[; ;pic18f24j50.h: 4863: unsigned :5;
[; ;pic18f24j50.h: 4864: unsigned RXCKP :1;
[; ;pic18f24j50.h: 4865: };
[; ;pic18f24j50.h: 4866: struct {
[; ;pic18f24j50.h: 4867: unsigned :1;
[; ;pic18f24j50.h: 4868: unsigned W4E :1;
[; ;pic18f24j50.h: 4869: };
[; ;pic18f24j50.h: 4870: } BAUDCTLbits_t;
[; ;pic18f24j50.h: 4871: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xF7E);
[; ;pic18f24j50.h: 4991: extern volatile unsigned char SPBRGH1 __at(0xF7F);
"4993
[; ;pic18f24j50.h: 4993: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f24j50.h: 4996: extern volatile unsigned char SPBRGH __at(0xF7F);
"4998
[; ;pic18f24j50.h: 4998: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f24j50.h: 5001: typedef union {
[; ;pic18f24j50.h: 5002: struct {
[; ;pic18f24j50.h: 5003: unsigned SPBRGH1 :8;
[; ;pic18f24j50.h: 5004: };
[; ;pic18f24j50.h: 5005: } SPBRGH1bits_t;
[; ;pic18f24j50.h: 5006: extern volatile SPBRGH1bits_t SPBRGH1bits __at(0xF7F);
[; ;pic18f24j50.h: 5014: typedef union {
[; ;pic18f24j50.h: 5015: struct {
[; ;pic18f24j50.h: 5016: unsigned SPBRGH1 :8;
[; ;pic18f24j50.h: 5017: };
[; ;pic18f24j50.h: 5018: } SPBRGHbits_t;
[; ;pic18f24j50.h: 5019: extern volatile SPBRGHbits_t SPBRGHbits __at(0xF7F);
[; ;pic18f24j50.h: 5029: extern volatile unsigned char PORTA __at(0xF80);
"5031
[; ;pic18f24j50.h: 5031: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f24j50.h: 5034: typedef union {
[; ;pic18f24j50.h: 5035: struct {
[; ;pic18f24j50.h: 5036: unsigned RA0 :1;
[; ;pic18f24j50.h: 5037: unsigned RA1 :1;
[; ;pic18f24j50.h: 5038: unsigned RA2 :1;
[; ;pic18f24j50.h: 5039: unsigned RA3 :1;
[; ;pic18f24j50.h: 5040: unsigned :1;
[; ;pic18f24j50.h: 5041: unsigned RA5 :1;
[; ;pic18f24j50.h: 5042: unsigned RA6 :1;
[; ;pic18f24j50.h: 5043: unsigned RA7 :1;
[; ;pic18f24j50.h: 5044: };
[; ;pic18f24j50.h: 5045: struct {
[; ;pic18f24j50.h: 5046: unsigned AN0 :1;
[; ;pic18f24j50.h: 5047: unsigned AN1 :1;
[; ;pic18f24j50.h: 5048: unsigned AN2 :1;
[; ;pic18f24j50.h: 5049: unsigned AN3 :1;
[; ;pic18f24j50.h: 5050: unsigned :1;
[; ;pic18f24j50.h: 5051: unsigned AN4 :1;
[; ;pic18f24j50.h: 5052: unsigned OSC2 :1;
[; ;pic18f24j50.h: 5053: unsigned OSC1 :1;
[; ;pic18f24j50.h: 5054: };
[; ;pic18f24j50.h: 5055: struct {
[; ;pic18f24j50.h: 5056: unsigned :5;
[; ;pic18f24j50.h: 5057: unsigned NOT_SS1 :1;
[; ;pic18f24j50.h: 5058: };
[; ;pic18f24j50.h: 5059: struct {
[; ;pic18f24j50.h: 5060: unsigned C1INA :1;
[; ;pic18f24j50.h: 5061: unsigned C2INA :1;
[; ;pic18f24j50.h: 5062: unsigned VREF_MINUS :1;
[; ;pic18f24j50.h: 5063: unsigned VREF_PLUS :1;
[; ;pic18f24j50.h: 5064: unsigned :1;
[; ;pic18f24j50.h: 5065: unsigned nSS1 :1;
[; ;pic18f24j50.h: 5066: unsigned CLKO :1;
[; ;pic18f24j50.h: 5067: unsigned CLKI :1;
[; ;pic18f24j50.h: 5068: };
[; ;pic18f24j50.h: 5069: struct {
[; ;pic18f24j50.h: 5070: unsigned :2;
[; ;pic18f24j50.h: 5071: unsigned CVREF_MINUS :1;
[; ;pic18f24j50.h: 5072: unsigned C1INB :1;
[; ;pic18f24j50.h: 5073: unsigned :1;
[; ;pic18f24j50.h: 5074: unsigned HLVDIN :1;
[; ;pic18f24j50.h: 5075: };
[; ;pic18f24j50.h: 5076: struct {
[; ;pic18f24j50.h: 5077: unsigned RP0 :1;
[; ;pic18f24j50.h: 5078: unsigned RP1 :1;
[; ;pic18f24j50.h: 5079: unsigned C2INB :1;
[; ;pic18f24j50.h: 5080: unsigned :2;
[; ;pic18f24j50.h: 5081: unsigned RCV :1;
[; ;pic18f24j50.h: 5082: };
[; ;pic18f24j50.h: 5083: struct {
[; ;pic18f24j50.h: 5084: unsigned ULPWU :1;
[; ;pic18f24j50.h: 5085: unsigned :4;
[; ;pic18f24j50.h: 5086: unsigned RP2 :1;
[; ;pic18f24j50.h: 5087: };
[; ;pic18f24j50.h: 5088: struct {
[; ;pic18f24j50.h: 5089: unsigned ULPWUIN :1;
[; ;pic18f24j50.h: 5090: unsigned :4;
[; ;pic18f24j50.h: 5091: unsigned LVDIN :1;
[; ;pic18f24j50.h: 5092: unsigned :1;
[; ;pic18f24j50.h: 5093: unsigned RJPU :1;
[; ;pic18f24j50.h: 5094: };
[; ;pic18f24j50.h: 5095: } PORTAbits_t;
[; ;pic18f24j50.h: 5096: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f24j50.h: 5271: extern volatile unsigned char PORTB __at(0xF81);
"5273
[; ;pic18f24j50.h: 5273: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f24j50.h: 5276: typedef union {
[; ;pic18f24j50.h: 5277: struct {
[; ;pic18f24j50.h: 5278: unsigned RB0 :1;
[; ;pic18f24j50.h: 5279: unsigned RB1 :1;
[; ;pic18f24j50.h: 5280: unsigned RB2 :1;
[; ;pic18f24j50.h: 5281: unsigned RB3 :1;
[; ;pic18f24j50.h: 5282: unsigned RB4 :1;
[; ;pic18f24j50.h: 5283: unsigned RB5 :1;
[; ;pic18f24j50.h: 5284: unsigned RB6 :1;
[; ;pic18f24j50.h: 5285: unsigned RB7 :1;
[; ;pic18f24j50.h: 5286: };
[; ;pic18f24j50.h: 5287: struct {
[; ;pic18f24j50.h: 5288: unsigned AN12 :1;
[; ;pic18f24j50.h: 5289: unsigned AN10 :1;
[; ;pic18f24j50.h: 5290: unsigned AN8 :1;
[; ;pic18f24j50.h: 5291: unsigned AN9 :1;
[; ;pic18f24j50.h: 5292: unsigned :2;
[; ;pic18f24j50.h: 5293: unsigned KBI2 :1;
[; ;pic18f24j50.h: 5294: unsigned KBI3 :1;
[; ;pic18f24j50.h: 5295: };
[; ;pic18f24j50.h: 5296: struct {
[; ;pic18f24j50.h: 5297: unsigned INT0 :1;
[; ;pic18f24j50.h: 5298: unsigned :1;
[; ;pic18f24j50.h: 5299: unsigned CTEDG1 :1;
[; ;pic18f24j50.h: 5300: unsigned CTEDG2 :1;
[; ;pic18f24j50.h: 5301: unsigned KBI0 :1;
[; ;pic18f24j50.h: 5302: unsigned KBI1 :1;
[; ;pic18f24j50.h: 5303: unsigned PGC :1;
[; ;pic18f24j50.h: 5304: unsigned PGD :1;
[; ;pic18f24j50.h: 5305: };
[; ;pic18f24j50.h: 5306: struct {
[; ;pic18f24j50.h: 5307: unsigned RP3 :1;
[; ;pic18f24j50.h: 5308: unsigned RTCC :1;
[; ;pic18f24j50.h: 5309: unsigned :2;
[; ;pic18f24j50.h: 5310: unsigned SCK1 :1;
[; ;pic18f24j50.h: 5311: unsigned SDI1 :1;
[; ;pic18f24j50.h: 5312: unsigned RP9 :1;
[; ;pic18f24j50.h: 5313: unsigned RP10 :1;
[; ;pic18f24j50.h: 5314: };
[; ;pic18f24j50.h: 5315: struct {
[; ;pic18f24j50.h: 5316: unsigned :1;
[; ;pic18f24j50.h: 5317: unsigned RP4 :1;
[; ;pic18f24j50.h: 5318: unsigned VMO :1;
[; ;pic18f24j50.h: 5319: unsigned VPO :1;
[; ;pic18f24j50.h: 5320: unsigned SCL1 :1;
[; ;pic18f24j50.h: 5321: unsigned SDA1 :1;
[; ;pic18f24j50.h: 5322: };
[; ;pic18f24j50.h: 5323: struct {
[; ;pic18f24j50.h: 5324: unsigned :2;
[; ;pic18f24j50.h: 5325: unsigned REFO :1;
[; ;pic18f24j50.h: 5326: unsigned RP6 :1;
[; ;pic18f24j50.h: 5327: unsigned RP7 :1;
[; ;pic18f24j50.h: 5328: unsigned RP8 :1;
[; ;pic18f24j50.h: 5329: };
[; ;pic18f24j50.h: 5330: struct {
[; ;pic18f24j50.h: 5331: unsigned :2;
[; ;pic18f24j50.h: 5332: unsigned RP5 :1;
[; ;pic18f24j50.h: 5333: };
[; ;pic18f24j50.h: 5334: struct {
[; ;pic18f24j50.h: 5335: unsigned :3;
[; ;pic18f24j50.h: 5336: unsigned CCP2_PA2 :1;
[; ;pic18f24j50.h: 5337: };
[; ;pic18f24j50.h: 5338: } PORTBbits_t;
[; ;pic18f24j50.h: 5339: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f24j50.h: 5534: extern volatile unsigned char PORTC __at(0xF82);
"5536
[; ;pic18f24j50.h: 5536: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f24j50.h: 5539: typedef union {
[; ;pic18f24j50.h: 5540: struct {
[; ;pic18f24j50.h: 5541: unsigned RC0 :1;
[; ;pic18f24j50.h: 5542: unsigned RC1 :1;
[; ;pic18f24j50.h: 5543: unsigned RC2 :1;
[; ;pic18f24j50.h: 5544: unsigned :1;
[; ;pic18f24j50.h: 5545: unsigned RC4 :1;
[; ;pic18f24j50.h: 5546: unsigned RC5 :1;
[; ;pic18f24j50.h: 5547: unsigned RC6 :1;
[; ;pic18f24j50.h: 5548: unsigned RC7 :1;
[; ;pic18f24j50.h: 5549: };
[; ;pic18f24j50.h: 5550: struct {
[; ;pic18f24j50.h: 5551: unsigned T1OSO :1;
[; ;pic18f24j50.h: 5552: unsigned T1OSI :1;
[; ;pic18f24j50.h: 5553: unsigned AN11 :1;
[; ;pic18f24j50.h: 5554: unsigned :1;
[; ;pic18f24j50.h: 5555: unsigned D_MINUS :1;
[; ;pic18f24j50.h: 5556: unsigned D_PLUS :1;
[; ;pic18f24j50.h: 5557: };
[; ;pic18f24j50.h: 5558: struct {
[; ;pic18f24j50.h: 5559: unsigned :1;
[; ;pic18f24j50.h: 5560: unsigned NOT_UOE :1;
[; ;pic18f24j50.h: 5561: };
[; ;pic18f24j50.h: 5562: struct {
[; ;pic18f24j50.h: 5563: unsigned T1CK :1;
[; ;pic18f24j50.h: 5564: unsigned nUOE :1;
[; ;pic18f24j50.h: 5565: unsigned CTPLS :1;
[; ;pic18f24j50.h: 5566: unsigned :1;
[; ;pic18f24j50.h: 5567: unsigned VM :1;
[; ;pic18f24j50.h: 5568: unsigned VP :1;
[; ;pic18f24j50.h: 5569: unsigned TX1 :1;
[; ;pic18f24j50.h: 5570: unsigned RX1 :1;
[; ;pic18f24j50.h: 5571: };
[; ;pic18f24j50.h: 5572: struct {
[; ;pic18f24j50.h: 5573: unsigned RP11 :1;
[; ;pic18f24j50.h: 5574: unsigned RP12 :1;
[; ;pic18f24j50.h: 5575: unsigned RP13 :1;
[; ;pic18f24j50.h: 5576: unsigned :3;
[; ;pic18f24j50.h: 5577: unsigned CK1 :1;
[; ;pic18f24j50.h: 5578: unsigned DT1 :1;
[; ;pic18f24j50.h: 5579: };
[; ;pic18f24j50.h: 5580: struct {
[; ;pic18f24j50.h: 5581: unsigned :6;
[; ;pic18f24j50.h: 5582: unsigned RP17 :1;
[; ;pic18f24j50.h: 5583: unsigned SDO1 :1;
[; ;pic18f24j50.h: 5584: };
[; ;pic18f24j50.h: 5585: struct {
[; ;pic18f24j50.h: 5586: unsigned :7;
[; ;pic18f24j50.h: 5587: unsigned RP18 :1;
[; ;pic18f24j50.h: 5588: };
[; ;pic18f24j50.h: 5589: struct {
[; ;pic18f24j50.h: 5590: unsigned :1;
[; ;pic18f24j50.h: 5591: unsigned CCP2 :1;
[; ;pic18f24j50.h: 5592: unsigned PA1 :1;
[; ;pic18f24j50.h: 5593: };
[; ;pic18f24j50.h: 5594: struct {
[; ;pic18f24j50.h: 5595: unsigned :1;
[; ;pic18f24j50.h: 5596: unsigned PA2 :1;
[; ;pic18f24j50.h: 5597: };
[; ;pic18f24j50.h: 5598: } PORTCbits_t;
[; ;pic18f24j50.h: 5599: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f24j50.h: 5759: extern volatile unsigned char HLVDCON __at(0xF85);
"5761
[; ;pic18f24j50.h: 5761: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f24j50.h: 5764: typedef union {
[; ;pic18f24j50.h: 5765: struct {
[; ;pic18f24j50.h: 5766: unsigned HLVDL :4;
[; ;pic18f24j50.h: 5767: unsigned HLVDEN :1;
[; ;pic18f24j50.h: 5768: unsigned IRVST :1;
[; ;pic18f24j50.h: 5769: unsigned BGVST :1;
[; ;pic18f24j50.h: 5770: unsigned VDIRMAG :1;
[; ;pic18f24j50.h: 5771: };
[; ;pic18f24j50.h: 5772: struct {
[; ;pic18f24j50.h: 5773: unsigned HLVDL0 :1;
[; ;pic18f24j50.h: 5774: unsigned HLVDL1 :1;
[; ;pic18f24j50.h: 5775: unsigned HLVDL2 :1;
[; ;pic18f24j50.h: 5776: unsigned HLVDL3 :1;
[; ;pic18f24j50.h: 5777: };
[; ;pic18f24j50.h: 5778: } HLVDCONbits_t;
[; ;pic18f24j50.h: 5779: extern volatile HLVDCONbits_t HLVDCONbits __at(0xF85);
[; ;pic18f24j50.h: 5829: extern volatile unsigned char DMACON2 __at(0xF86);
"5831
[; ;pic18f24j50.h: 5831: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f24j50.h: 5834: typedef union {
[; ;pic18f24j50.h: 5835: struct {
[; ;pic18f24j50.h: 5836: unsigned INTLVL :4;
[; ;pic18f24j50.h: 5837: unsigned DLYCYC :4;
[; ;pic18f24j50.h: 5838: };
[; ;pic18f24j50.h: 5839: struct {
[; ;pic18f24j50.h: 5840: unsigned INTLVL0 :1;
[; ;pic18f24j50.h: 5841: unsigned INTLVL1 :1;
[; ;pic18f24j50.h: 5842: unsigned INTLVL2 :1;
[; ;pic18f24j50.h: 5843: unsigned INTLVL3 :1;
[; ;pic18f24j50.h: 5844: unsigned DLYCYC0 :1;
[; ;pic18f24j50.h: 5845: unsigned DLYCYC1 :1;
[; ;pic18f24j50.h: 5846: unsigned DLYCYC2 :1;
[; ;pic18f24j50.h: 5847: unsigned DLYCYC3 :1;
[; ;pic18f24j50.h: 5848: };
[; ;pic18f24j50.h: 5849: } DMACON2bits_t;
[; ;pic18f24j50.h: 5850: extern volatile DMACON2bits_t DMACON2bits __at(0xF86);
[; ;pic18f24j50.h: 5905: extern volatile unsigned char DMACON1 __at(0xF88);
"5907
[; ;pic18f24j50.h: 5907: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f24j50.h: 5910: typedef union {
[; ;pic18f24j50.h: 5911: struct {
[; ;pic18f24j50.h: 5912: unsigned DMAEN :1;
[; ;pic18f24j50.h: 5913: unsigned DLYINTEN :1;
[; ;pic18f24j50.h: 5914: unsigned DUPLEX0 :1;
[; ;pic18f24j50.h: 5915: unsigned DUPLEX1 :1;
[; ;pic18f24j50.h: 5916: unsigned RXINC :1;
[; ;pic18f24j50.h: 5917: unsigned TXINC :1;
[; ;pic18f24j50.h: 5918: unsigned SSCON0 :1;
[; ;pic18f24j50.h: 5919: unsigned SSCON1 :1;
[; ;pic18f24j50.h: 5920: };
[; ;pic18f24j50.h: 5921: } DMACON1bits_t;
[; ;pic18f24j50.h: 5922: extern volatile DMACON1bits_t DMACON1bits __at(0xF88);
[; ;pic18f24j50.h: 5967: extern volatile unsigned char LATA __at(0xF89);
"5969
[; ;pic18f24j50.h: 5969: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f24j50.h: 5972: typedef union {
[; ;pic18f24j50.h: 5973: struct {
[; ;pic18f24j50.h: 5974: unsigned LATA0 :1;
[; ;pic18f24j50.h: 5975: unsigned LATA1 :1;
[; ;pic18f24j50.h: 5976: unsigned LATA2 :1;
[; ;pic18f24j50.h: 5977: unsigned LATA3 :1;
[; ;pic18f24j50.h: 5978: unsigned :1;
[; ;pic18f24j50.h: 5979: unsigned LATA5 :1;
[; ;pic18f24j50.h: 5980: unsigned LATA6 :1;
[; ;pic18f24j50.h: 5981: unsigned LATA7 :1;
[; ;pic18f24j50.h: 5982: };
[; ;pic18f24j50.h: 5983: struct {
[; ;pic18f24j50.h: 5984: unsigned LA0 :1;
[; ;pic18f24j50.h: 5985: unsigned LA1 :1;
[; ;pic18f24j50.h: 5986: unsigned LA2 :1;
[; ;pic18f24j50.h: 5987: unsigned LA3 :1;
[; ;pic18f24j50.h: 5988: unsigned :1;
[; ;pic18f24j50.h: 5989: unsigned LA5 :1;
[; ;pic18f24j50.h: 5990: unsigned LA6 :1;
[; ;pic18f24j50.h: 5991: unsigned LA7 :1;
[; ;pic18f24j50.h: 5992: };
[; ;pic18f24j50.h: 5993: } LATAbits_t;
[; ;pic18f24j50.h: 5994: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f24j50.h: 6069: extern volatile unsigned char LATB __at(0xF8A);
"6071
[; ;pic18f24j50.h: 6071: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f24j50.h: 6074: typedef union {
[; ;pic18f24j50.h: 6075: struct {
[; ;pic18f24j50.h: 6076: unsigned LATB0 :1;
[; ;pic18f24j50.h: 6077: unsigned LATB1 :1;
[; ;pic18f24j50.h: 6078: unsigned LATB2 :1;
[; ;pic18f24j50.h: 6079: unsigned LATB3 :1;
[; ;pic18f24j50.h: 6080: unsigned LATB4 :1;
[; ;pic18f24j50.h: 6081: unsigned LATB5 :1;
[; ;pic18f24j50.h: 6082: unsigned LATB6 :1;
[; ;pic18f24j50.h: 6083: unsigned LATB7 :1;
[; ;pic18f24j50.h: 6084: };
[; ;pic18f24j50.h: 6085: struct {
[; ;pic18f24j50.h: 6086: unsigned LB0 :1;
[; ;pic18f24j50.h: 6087: unsigned LB1 :1;
[; ;pic18f24j50.h: 6088: unsigned LB2 :1;
[; ;pic18f24j50.h: 6089: unsigned LB3 :1;
[; ;pic18f24j50.h: 6090: unsigned LB4 :1;
[; ;pic18f24j50.h: 6091: unsigned LB5 :1;
[; ;pic18f24j50.h: 6092: unsigned LB6 :1;
[; ;pic18f24j50.h: 6093: unsigned LB7 :1;
[; ;pic18f24j50.h: 6094: };
[; ;pic18f24j50.h: 6095: } LATBbits_t;
[; ;pic18f24j50.h: 6096: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f24j50.h: 6181: extern volatile unsigned char LATC __at(0xF8B);
"6183
[; ;pic18f24j50.h: 6183: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f24j50.h: 6186: typedef union {
[; ;pic18f24j50.h: 6187: struct {
[; ;pic18f24j50.h: 6188: unsigned LATC0 :1;
[; ;pic18f24j50.h: 6189: unsigned LATC1 :1;
[; ;pic18f24j50.h: 6190: unsigned LATC2 :1;
[; ;pic18f24j50.h: 6191: unsigned :1;
[; ;pic18f24j50.h: 6192: unsigned LATC4 :1;
[; ;pic18f24j50.h: 6193: unsigned LATC5 :1;
[; ;pic18f24j50.h: 6194: unsigned LATC6 :1;
[; ;pic18f24j50.h: 6195: unsigned LATC7 :1;
[; ;pic18f24j50.h: 6196: };
[; ;pic18f24j50.h: 6197: struct {
[; ;pic18f24j50.h: 6198: unsigned LC0 :1;
[; ;pic18f24j50.h: 6199: unsigned LC1 :1;
[; ;pic18f24j50.h: 6200: unsigned LC2 :1;
[; ;pic18f24j50.h: 6201: unsigned :1;
[; ;pic18f24j50.h: 6202: unsigned LC4 :1;
[; ;pic18f24j50.h: 6203: unsigned LC5 :1;
[; ;pic18f24j50.h: 6204: unsigned LC6 :1;
[; ;pic18f24j50.h: 6205: unsigned LC7 :1;
[; ;pic18f24j50.h: 6206: };
[; ;pic18f24j50.h: 6207: } LATCbits_t;
[; ;pic18f24j50.h: 6208: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f24j50.h: 6283: extern volatile unsigned char ALRMVALL __at(0xF8E);
"6285
[; ;pic18f24j50.h: 6285: asm("ALRMVALL equ 0F8Eh");
[; <" ALRMVALL equ 0F8Eh ;# ">
[; ;pic18f24j50.h: 6288: typedef union {
[; ;pic18f24j50.h: 6289: struct {
[; ;pic18f24j50.h: 6290: unsigned ALRMVALL :8;
[; ;pic18f24j50.h: 6291: };
[; ;pic18f24j50.h: 6292: } ALRMVALLbits_t;
[; ;pic18f24j50.h: 6293: extern volatile ALRMVALLbits_t ALRMVALLbits __at(0xF8E);
[; ;pic18f24j50.h: 6303: extern volatile unsigned char ALRMVALH __at(0xF8F);
"6305
[; ;pic18f24j50.h: 6305: asm("ALRMVALH equ 0F8Fh");
[; <" ALRMVALH equ 0F8Fh ;# ">
[; ;pic18f24j50.h: 6308: typedef union {
[; ;pic18f24j50.h: 6309: struct {
[; ;pic18f24j50.h: 6310: unsigned ALRMVALH :8;
[; ;pic18f24j50.h: 6311: };
[; ;pic18f24j50.h: 6312: } ALRMVALHbits_t;
[; ;pic18f24j50.h: 6313: extern volatile ALRMVALHbits_t ALRMVALHbits __at(0xF8F);
[; ;pic18f24j50.h: 6323: extern volatile unsigned char ALRMRPT __at(0xF90);
"6325
[; ;pic18f24j50.h: 6325: asm("ALRMRPT equ 0F90h");
[; <" ALRMRPT equ 0F90h ;# ">
[; ;pic18f24j50.h: 6328: typedef union {
[; ;pic18f24j50.h: 6329: struct {
[; ;pic18f24j50.h: 6330: unsigned ARPT :8;
[; ;pic18f24j50.h: 6331: };
[; ;pic18f24j50.h: 6332: struct {
[; ;pic18f24j50.h: 6333: unsigned ARPT0 :1;
[; ;pic18f24j50.h: 6334: unsigned ARPT1 :1;
[; ;pic18f24j50.h: 6335: unsigned ARPT2 :1;
[; ;pic18f24j50.h: 6336: unsigned ARPT3 :1;
[; ;pic18f24j50.h: 6337: unsigned ARPT4 :1;
[; ;pic18f24j50.h: 6338: unsigned ARPT5 :1;
[; ;pic18f24j50.h: 6339: unsigned ARPT6 :1;
[; ;pic18f24j50.h: 6340: unsigned ARPT7 :1;
[; ;pic18f24j50.h: 6341: };
[; ;pic18f24j50.h: 6342: } ALRMRPTbits_t;
[; ;pic18f24j50.h: 6343: extern volatile ALRMRPTbits_t ALRMRPTbits __at(0xF90);
[; ;pic18f24j50.h: 6393: extern volatile unsigned char ALRMCFG __at(0xF91);
"6395
[; ;pic18f24j50.h: 6395: asm("ALRMCFG equ 0F91h");
[; <" ALRMCFG equ 0F91h ;# ">
[; ;pic18f24j50.h: 6398: typedef union {
[; ;pic18f24j50.h: 6399: struct {
[; ;pic18f24j50.h: 6400: unsigned ALRMPTR :2;
[; ;pic18f24j50.h: 6401: unsigned AMASK :4;
[; ;pic18f24j50.h: 6402: unsigned CHIME :1;
[; ;pic18f24j50.h: 6403: unsigned ALRMEN :1;
[; ;pic18f24j50.h: 6404: };
[; ;pic18f24j50.h: 6405: struct {
[; ;pic18f24j50.h: 6406: unsigned ALRMPTR0 :1;
[; ;pic18f24j50.h: 6407: unsigned ALRMPTR1 :1;
[; ;pic18f24j50.h: 6408: unsigned AMASK0 :1;
[; ;pic18f24j50.h: 6409: unsigned AMASK1 :1;
[; ;pic18f24j50.h: 6410: unsigned AMASK2 :1;
[; ;pic18f24j50.h: 6411: unsigned AMASK3 :1;
[; ;pic18f24j50.h: 6412: };
[; ;pic18f24j50.h: 6413: } ALRMCFGbits_t;
[; ;pic18f24j50.h: 6414: extern volatile ALRMCFGbits_t ALRMCFGbits __at(0xF91);
[; ;pic18f24j50.h: 6469: extern volatile unsigned char TRISA __at(0xF92);
"6471
[; ;pic18f24j50.h: 6471: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f24j50.h: 6474: typedef union {
[; ;pic18f24j50.h: 6475: struct {
[; ;pic18f24j50.h: 6476: unsigned TRISA0 :1;
[; ;pic18f24j50.h: 6477: unsigned TRISA1 :1;
[; ;pic18f24j50.h: 6478: unsigned TRISA2 :1;
[; ;pic18f24j50.h: 6479: unsigned TRISA3 :1;
[; ;pic18f24j50.h: 6480: unsigned :1;
[; ;pic18f24j50.h: 6481: unsigned TRISA5 :1;
[; ;pic18f24j50.h: 6482: unsigned TRISA6 :1;
[; ;pic18f24j50.h: 6483: unsigned TRISA7 :1;
[; ;pic18f24j50.h: 6484: };
[; ;pic18f24j50.h: 6485: } TRISAbits_t;
[; ;pic18f24j50.h: 6486: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f24j50.h: 6526: extern volatile unsigned char TRISB __at(0xF93);
"6528
[; ;pic18f24j50.h: 6528: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f24j50.h: 6531: typedef union {
[; ;pic18f24j50.h: 6532: struct {
[; ;pic18f24j50.h: 6533: unsigned TRISB0 :1;
[; ;pic18f24j50.h: 6534: unsigned TRISB1 :1;
[; ;pic18f24j50.h: 6535: unsigned TRISB2 :1;
[; ;pic18f24j50.h: 6536: unsigned TRISB3 :1;
[; ;pic18f24j50.h: 6537: unsigned TRISB4 :1;
[; ;pic18f24j50.h: 6538: unsigned TRISB5 :1;
[; ;pic18f24j50.h: 6539: unsigned TRISB6 :1;
[; ;pic18f24j50.h: 6540: unsigned TRISB7 :1;
[; ;pic18f24j50.h: 6541: };
[; ;pic18f24j50.h: 6542: } TRISBbits_t;
[; ;pic18f24j50.h: 6543: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f24j50.h: 6588: extern volatile unsigned char TRISC __at(0xF94);
"6590
[; ;pic18f24j50.h: 6590: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f24j50.h: 6593: typedef union {
[; ;pic18f24j50.h: 6594: struct {
[; ;pic18f24j50.h: 6595: unsigned TRISC0 :1;
[; ;pic18f24j50.h: 6596: unsigned TRISC1 :1;
[; ;pic18f24j50.h: 6597: unsigned TRISC2 :1;
[; ;pic18f24j50.h: 6598: unsigned :1;
[; ;pic18f24j50.h: 6599: unsigned TRISC4 :1;
[; ;pic18f24j50.h: 6600: unsigned TRISC5 :1;
[; ;pic18f24j50.h: 6601: unsigned TRISC6 :1;
[; ;pic18f24j50.h: 6602: unsigned TRISC7 :1;
[; ;pic18f24j50.h: 6603: };
[; ;pic18f24j50.h: 6604: } TRISCbits_t;
[; ;pic18f24j50.h: 6605: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f24j50.h: 6645: extern volatile unsigned char T3GCON __at(0xF97);
"6647
[; ;pic18f24j50.h: 6647: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f24j50.h: 6650: typedef union {
[; ;pic18f24j50.h: 6651: struct {
[; ;pic18f24j50.h: 6652: unsigned T3GSS0 :1;
[; ;pic18f24j50.h: 6653: unsigned T3GSS1 :1;
[; ;pic18f24j50.h: 6654: unsigned T3GVAL :1;
[; ;pic18f24j50.h: 6655: unsigned T3GGO_T3DONE :1;
[; ;pic18f24j50.h: 6656: unsigned T3GSPM :1;
[; ;pic18f24j50.h: 6657: unsigned T3GTM :1;
[; ;pic18f24j50.h: 6658: unsigned T3GPOL :1;
[; ;pic18f24j50.h: 6659: unsigned TMR3GE :1;
[; ;pic18f24j50.h: 6660: };
[; ;pic18f24j50.h: 6661: struct {
[; ;pic18f24j50.h: 6662: unsigned :3;
[; ;pic18f24j50.h: 6663: unsigned T3GGO :1;
[; ;pic18f24j50.h: 6664: };
[; ;pic18f24j50.h: 6665: struct {
[; ;pic18f24j50.h: 6666: unsigned :3;
[; ;pic18f24j50.h: 6667: unsigned T3DONE :1;
[; ;pic18f24j50.h: 6668: };
[; ;pic18f24j50.h: 6669: } T3GCONbits_t;
[; ;pic18f24j50.h: 6670: extern volatile T3GCONbits_t T3GCONbits __at(0xF97);
[; ;pic18f24j50.h: 6725: extern volatile unsigned char RTCVALL __at(0xF98);
"6727
[; ;pic18f24j50.h: 6727: asm("RTCVALL equ 0F98h");
[; <" RTCVALL equ 0F98h ;# ">
[; ;pic18f24j50.h: 6730: typedef union {
[; ;pic18f24j50.h: 6731: struct {
[; ;pic18f24j50.h: 6732: unsigned RTCVALL :8;
[; ;pic18f24j50.h: 6733: };
[; ;pic18f24j50.h: 6734: } RTCVALLbits_t;
[; ;pic18f24j50.h: 6735: extern volatile RTCVALLbits_t RTCVALLbits __at(0xF98);
[; ;pic18f24j50.h: 6745: extern volatile unsigned char RTCVALH __at(0xF99);
"6747
[; ;pic18f24j50.h: 6747: asm("RTCVALH equ 0F99h");
[; <" RTCVALH equ 0F99h ;# ">
[; ;pic18f24j50.h: 6750: typedef union {
[; ;pic18f24j50.h: 6751: struct {
[; ;pic18f24j50.h: 6752: unsigned RTCVALH :8;
[; ;pic18f24j50.h: 6753: };
[; ;pic18f24j50.h: 6754: struct {
[; ;pic18f24j50.h: 6755: unsigned WAITE0 :1;
[; ;pic18f24j50.h: 6756: unsigned WAITE1 :1;
[; ;pic18f24j50.h: 6757: unsigned WAITM0 :1;
[; ;pic18f24j50.h: 6758: unsigned WAITM1 :1;
[; ;pic18f24j50.h: 6759: unsigned WAITM2 :1;
[; ;pic18f24j50.h: 6760: unsigned WAITM3 :1;
[; ;pic18f24j50.h: 6761: unsigned WAITB0 :1;
[; ;pic18f24j50.h: 6762: unsigned WAITB1 :1;
[; ;pic18f24j50.h: 6763: };
[; ;pic18f24j50.h: 6764: } RTCVALHbits_t;
[; ;pic18f24j50.h: 6765: extern volatile RTCVALHbits_t RTCVALHbits __at(0xF99);
[; ;pic18f24j50.h: 6815: extern volatile unsigned char T1GCON __at(0xF9A);
"6817
[; ;pic18f24j50.h: 6817: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f24j50.h: 6820: typedef union {
[; ;pic18f24j50.h: 6821: struct {
[; ;pic18f24j50.h: 6822: unsigned T1GSS0 :1;
[; ;pic18f24j50.h: 6823: unsigned T1GSS1 :1;
[; ;pic18f24j50.h: 6824: unsigned T1GVAL :1;
[; ;pic18f24j50.h: 6825: unsigned T1GGO_T1DONE :1;
[; ;pic18f24j50.h: 6826: unsigned T1GSPM :1;
[; ;pic18f24j50.h: 6827: unsigned T1GTM :1;
[; ;pic18f24j50.h: 6828: unsigned T1GPOL :1;
[; ;pic18f24j50.h: 6829: unsigned TMR1GE :1;
[; ;pic18f24j50.h: 6830: };
[; ;pic18f24j50.h: 6831: struct {
[; ;pic18f24j50.h: 6832: unsigned :3;
[; ;pic18f24j50.h: 6833: unsigned T1GGO :1;
[; ;pic18f24j50.h: 6834: };
[; ;pic18f24j50.h: 6835: struct {
[; ;pic18f24j50.h: 6836: unsigned :3;
[; ;pic18f24j50.h: 6837: unsigned T1DONE :1;
[; ;pic18f24j50.h: 6838: };
[; ;pic18f24j50.h: 6839: } T1GCONbits_t;
[; ;pic18f24j50.h: 6840: extern volatile T1GCONbits_t T1GCONbits __at(0xF9A);
[; ;pic18f24j50.h: 6895: extern volatile unsigned char OSCTUNE __at(0xF9B);
"6897
[; ;pic18f24j50.h: 6897: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f24j50.h: 6900: typedef union {
[; ;pic18f24j50.h: 6901: struct {
[; ;pic18f24j50.h: 6902: unsigned TUN :6;
[; ;pic18f24j50.h: 6903: unsigned PLLEN :1;
[; ;pic18f24j50.h: 6904: unsigned INTSRC :1;
[; ;pic18f24j50.h: 6905: };
[; ;pic18f24j50.h: 6906: struct {
[; ;pic18f24j50.h: 6907: unsigned TUN0 :1;
[; ;pic18f24j50.h: 6908: unsigned TUN1 :1;
[; ;pic18f24j50.h: 6909: unsigned TUN2 :1;
[; ;pic18f24j50.h: 6910: unsigned TUN3 :1;
[; ;pic18f24j50.h: 6911: unsigned TUN4 :1;
[; ;pic18f24j50.h: 6912: unsigned TUN5 :1;
[; ;pic18f24j50.h: 6913: };
[; ;pic18f24j50.h: 6914: } OSCTUNEbits_t;
[; ;pic18f24j50.h: 6915: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f24j50.h: 6965: extern volatile unsigned char RCSTA2 __at(0xF9C);
"6967
[; ;pic18f24j50.h: 6967: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f24j50.h: 6970: typedef union {
[; ;pic18f24j50.h: 6971: struct {
[; ;pic18f24j50.h: 6972: unsigned RX9D :1;
[; ;pic18f24j50.h: 6973: unsigned OERR :1;
[; ;pic18f24j50.h: 6974: unsigned FERR :1;
[; ;pic18f24j50.h: 6975: unsigned ADDEN :1;
[; ;pic18f24j50.h: 6976: unsigned CREN :1;
[; ;pic18f24j50.h: 6977: unsigned SREN :1;
[; ;pic18f24j50.h: 6978: unsigned RX9 :1;
[; ;pic18f24j50.h: 6979: unsigned SPEN :1;
[; ;pic18f24j50.h: 6980: };
[; ;pic18f24j50.h: 6981: struct {
[; ;pic18f24j50.h: 6982: unsigned RX9D2 :1;
[; ;pic18f24j50.h: 6983: unsigned OERR2 :1;
[; ;pic18f24j50.h: 6984: unsigned FERR2 :1;
[; ;pic18f24j50.h: 6985: unsigned ADDEN2 :1;
[; ;pic18f24j50.h: 6986: unsigned CREN2 :1;
[; ;pic18f24j50.h: 6987: unsigned SREN2 :1;
[; ;pic18f24j50.h: 6988: unsigned RX92 :1;
[; ;pic18f24j50.h: 6989: unsigned SPEN2 :1;
[; ;pic18f24j50.h: 6990: };
[; ;pic18f24j50.h: 6991: struct {
[; ;pic18f24j50.h: 6992: unsigned RCD82 :1;
[; ;pic18f24j50.h: 6993: unsigned :5;
[; ;pic18f24j50.h: 6994: unsigned RC8_92 :1;
[; ;pic18f24j50.h: 6995: };
[; ;pic18f24j50.h: 6996: struct {
[; ;pic18f24j50.h: 6997: unsigned :6;
[; ;pic18f24j50.h: 6998: unsigned RC92 :1;
[; ;pic18f24j50.h: 6999: };
[; ;pic18f24j50.h: 7000: } RCSTA2bits_t;
[; ;pic18f24j50.h: 7001: extern volatile RCSTA2bits_t RCSTA2bits __at(0xF9C);
[; ;pic18f24j50.h: 7101: extern volatile unsigned char PIE1 __at(0xF9D);
"7103
[; ;pic18f24j50.h: 7103: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f24j50.h: 7106: typedef union {
[; ;pic18f24j50.h: 7107: struct {
[; ;pic18f24j50.h: 7108: unsigned TMR1IE :1;
[; ;pic18f24j50.h: 7109: unsigned TMR2IE :1;
[; ;pic18f24j50.h: 7110: unsigned CCP1IE :1;
[; ;pic18f24j50.h: 7111: unsigned SSP1IE :1;
[; ;pic18f24j50.h: 7112: unsigned TX1IE :1;
[; ;pic18f24j50.h: 7113: unsigned RC1IE :1;
[; ;pic18f24j50.h: 7114: unsigned ADIE :1;
[; ;pic18f24j50.h: 7115: };
[; ;pic18f24j50.h: 7116: struct {
[; ;pic18f24j50.h: 7117: unsigned :3;
[; ;pic18f24j50.h: 7118: unsigned SSPIE :1;
[; ;pic18f24j50.h: 7119: unsigned TXIE :1;
[; ;pic18f24j50.h: 7120: unsigned RCIE :1;
[; ;pic18f24j50.h: 7121: };
[; ;pic18f24j50.h: 7122: } PIE1bits_t;
[; ;pic18f24j50.h: 7123: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f24j50.h: 7178: extern volatile unsigned char PIR1 __at(0xF9E);
"7180
[; ;pic18f24j50.h: 7180: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f24j50.h: 7183: typedef union {
[; ;pic18f24j50.h: 7184: struct {
[; ;pic18f24j50.h: 7185: unsigned TMR1IF :1;
[; ;pic18f24j50.h: 7186: unsigned TMR2IF :1;
[; ;pic18f24j50.h: 7187: unsigned CCP1IF :1;
[; ;pic18f24j50.h: 7188: unsigned SSP1IF :1;
[; ;pic18f24j50.h: 7189: unsigned TX1IF :1;
[; ;pic18f24j50.h: 7190: unsigned RC1IF :1;
[; ;pic18f24j50.h: 7191: unsigned ADIF :1;
[; ;pic18f24j50.h: 7192: };
[; ;pic18f24j50.h: 7193: struct {
[; ;pic18f24j50.h: 7194: unsigned :3;
[; ;pic18f24j50.h: 7195: unsigned SSPIF :1;
[; ;pic18f24j50.h: 7196: unsigned TXIF :1;
[; ;pic18f24j50.h: 7197: unsigned RCIF :1;
[; ;pic18f24j50.h: 7198: };
[; ;pic18f24j50.h: 7199: } PIR1bits_t;
[; ;pic18f24j50.h: 7200: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f24j50.h: 7255: extern volatile unsigned char IPR1 __at(0xF9F);
"7257
[; ;pic18f24j50.h: 7257: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f24j50.h: 7260: typedef union {
[; ;pic18f24j50.h: 7261: struct {
[; ;pic18f24j50.h: 7262: unsigned TMR1IP :1;
[; ;pic18f24j50.h: 7263: unsigned TMR2IP :1;
[; ;pic18f24j50.h: 7264: unsigned CCP1IP :1;
[; ;pic18f24j50.h: 7265: unsigned SSP1IP :1;
[; ;pic18f24j50.h: 7266: unsigned TX1IP :1;
[; ;pic18f24j50.h: 7267: unsigned RC1IP :1;
[; ;pic18f24j50.h: 7268: unsigned ADIP :1;
[; ;pic18f24j50.h: 7269: };
[; ;pic18f24j50.h: 7270: struct {
[; ;pic18f24j50.h: 7271: unsigned :3;
[; ;pic18f24j50.h: 7272: unsigned SSPIP :1;
[; ;pic18f24j50.h: 7273: unsigned TXIP :1;
[; ;pic18f24j50.h: 7274: unsigned RCIP :1;
[; ;pic18f24j50.h: 7275: };
[; ;pic18f24j50.h: 7276: } IPR1bits_t;
[; ;pic18f24j50.h: 7277: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f24j50.h: 7332: extern volatile unsigned char PIE2 __at(0xFA0);
"7334
[; ;pic18f24j50.h: 7334: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f24j50.h: 7337: typedef union {
[; ;pic18f24j50.h: 7338: struct {
[; ;pic18f24j50.h: 7339: unsigned CCP2IE :1;
[; ;pic18f24j50.h: 7340: unsigned TMR3IE :1;
[; ;pic18f24j50.h: 7341: unsigned LVDIE :1;
[; ;pic18f24j50.h: 7342: unsigned BCL1IE :1;
[; ;pic18f24j50.h: 7343: unsigned USBIE :1;
[; ;pic18f24j50.h: 7344: unsigned CM1IE :1;
[; ;pic18f24j50.h: 7345: unsigned CM2IE :1;
[; ;pic18f24j50.h: 7346: unsigned OSCFIE :1;
[; ;pic18f24j50.h: 7347: };
[; ;pic18f24j50.h: 7348: struct {
[; ;pic18f24j50.h: 7349: unsigned :3;
[; ;pic18f24j50.h: 7350: unsigned BCLIE :1;
[; ;pic18f24j50.h: 7351: };
[; ;pic18f24j50.h: 7352: struct {
[; ;pic18f24j50.h: 7353: unsigned :6;
[; ;pic18f24j50.h: 7354: unsigned CMIE :1;
[; ;pic18f24j50.h: 7355: };
[; ;pic18f24j50.h: 7356: } PIE2bits_t;
[; ;pic18f24j50.h: 7357: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f24j50.h: 7412: extern volatile unsigned char PIR2 __at(0xFA1);
"7414
[; ;pic18f24j50.h: 7414: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f24j50.h: 7417: typedef union {
[; ;pic18f24j50.h: 7418: struct {
[; ;pic18f24j50.h: 7419: unsigned CCP2IF :1;
[; ;pic18f24j50.h: 7420: unsigned TMR3IF :1;
[; ;pic18f24j50.h: 7421: unsigned LVDIF :1;
[; ;pic18f24j50.h: 7422: unsigned BCL1IF :1;
[; ;pic18f24j50.h: 7423: unsigned USBIF :1;
[; ;pic18f24j50.h: 7424: unsigned CM1IF :1;
[; ;pic18f24j50.h: 7425: unsigned CM2IF :1;
[; ;pic18f24j50.h: 7426: unsigned OSCFIF :1;
[; ;pic18f24j50.h: 7427: };
[; ;pic18f24j50.h: 7428: struct {
[; ;pic18f24j50.h: 7429: unsigned :3;
[; ;pic18f24j50.h: 7430: unsigned BCLIF :1;
[; ;pic18f24j50.h: 7431: };
[; ;pic18f24j50.h: 7432: struct {
[; ;pic18f24j50.h: 7433: unsigned :6;
[; ;pic18f24j50.h: 7434: unsigned CMIF :1;
[; ;pic18f24j50.h: 7435: };
[; ;pic18f24j50.h: 7436: } PIR2bits_t;
[; ;pic18f24j50.h: 7437: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f24j50.h: 7492: extern volatile unsigned char IPR2 __at(0xFA2);
"7494
[; ;pic18f24j50.h: 7494: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f24j50.h: 7497: typedef union {
[; ;pic18f24j50.h: 7498: struct {
[; ;pic18f24j50.h: 7499: unsigned CCP2IP :1;
[; ;pic18f24j50.h: 7500: unsigned TMR3IP :1;
[; ;pic18f24j50.h: 7501: unsigned LVDIP :1;
[; ;pic18f24j50.h: 7502: unsigned BCL1IP :1;
[; ;pic18f24j50.h: 7503: unsigned USBIP :1;
[; ;pic18f24j50.h: 7504: unsigned CM1IP :1;
[; ;pic18f24j50.h: 7505: unsigned CM2IP :1;
[; ;pic18f24j50.h: 7506: unsigned OSCFIP :1;
[; ;pic18f24j50.h: 7507: };
[; ;pic18f24j50.h: 7508: struct {
[; ;pic18f24j50.h: 7509: unsigned :3;
[; ;pic18f24j50.h: 7510: unsigned BCLIP :1;
[; ;pic18f24j50.h: 7511: };
[; ;pic18f24j50.h: 7512: struct {
[; ;pic18f24j50.h: 7513: unsigned :6;
[; ;pic18f24j50.h: 7514: unsigned CMIP :1;
[; ;pic18f24j50.h: 7515: };
[; ;pic18f24j50.h: 7516: } IPR2bits_t;
[; ;pic18f24j50.h: 7517: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f24j50.h: 7572: extern volatile unsigned char PIE3 __at(0xFA3);
"7574
[; ;pic18f24j50.h: 7574: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f24j50.h: 7577: typedef union {
[; ;pic18f24j50.h: 7578: struct {
[; ;pic18f24j50.h: 7579: unsigned RTCCIE :1;
[; ;pic18f24j50.h: 7580: unsigned TMR3GIE :1;
[; ;pic18f24j50.h: 7581: unsigned CTMUIE :1;
[; ;pic18f24j50.h: 7582: unsigned TMR4IE :1;
[; ;pic18f24j50.h: 7583: unsigned TX2IE :1;
[; ;pic18f24j50.h: 7584: unsigned RC2IE :1;
[; ;pic18f24j50.h: 7585: unsigned BCL2IE :1;
[; ;pic18f24j50.h: 7586: unsigned SSP2IE :1;
[; ;pic18f24j50.h: 7587: };
[; ;pic18f24j50.h: 7588: struct {
[; ;pic18f24j50.h: 7589: unsigned RXB0IE :1;
[; ;pic18f24j50.h: 7590: unsigned RXB1IE :1;
[; ;pic18f24j50.h: 7591: unsigned TXB0IE :1;
[; ;pic18f24j50.h: 7592: unsigned TXB1IE :1;
[; ;pic18f24j50.h: 7593: unsigned TXB2IE :1;
[; ;pic18f24j50.h: 7594: };
[; ;pic18f24j50.h: 7595: struct {
[; ;pic18f24j50.h: 7596: unsigned :1;
[; ;pic18f24j50.h: 7597: unsigned RXBNIE :1;
[; ;pic18f24j50.h: 7598: unsigned :2;
[; ;pic18f24j50.h: 7599: unsigned TXBNIE :1;
[; ;pic18f24j50.h: 7600: };
[; ;pic18f24j50.h: 7601: } PIE3bits_t;
[; ;pic18f24j50.h: 7602: extern volatile PIE3bits_t PIE3bits __at(0xFA3);
[; ;pic18f24j50.h: 7682: extern volatile unsigned char PIR3 __at(0xFA4);
"7684
[; ;pic18f24j50.h: 7684: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f24j50.h: 7687: typedef union {
[; ;pic18f24j50.h: 7688: struct {
[; ;pic18f24j50.h: 7689: unsigned RTCCIF :1;
[; ;pic18f24j50.h: 7690: unsigned TMR3GIF :1;
[; ;pic18f24j50.h: 7691: unsigned CTMUIF :1;
[; ;pic18f24j50.h: 7692: unsigned TMR4IF :1;
[; ;pic18f24j50.h: 7693: unsigned TX2IF :1;
[; ;pic18f24j50.h: 7694: unsigned RC2IF :1;
[; ;pic18f24j50.h: 7695: unsigned BCL2IF :1;
[; ;pic18f24j50.h: 7696: unsigned SSP2IF :1;
[; ;pic18f24j50.h: 7697: };
[; ;pic18f24j50.h: 7698: struct {
[; ;pic18f24j50.h: 7699: unsigned :1;
[; ;pic18f24j50.h: 7700: unsigned RXBNIF :1;
[; ;pic18f24j50.h: 7701: unsigned :2;
[; ;pic18f24j50.h: 7702: unsigned TXBNIF :1;
[; ;pic18f24j50.h: 7703: };
[; ;pic18f24j50.h: 7704: } PIR3bits_t;
[; ;pic18f24j50.h: 7705: extern volatile PIR3bits_t PIR3bits __at(0xFA4);
[; ;pic18f24j50.h: 7760: extern volatile unsigned char IPR3 __at(0xFA5);
"7762
[; ;pic18f24j50.h: 7762: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f24j50.h: 7765: typedef union {
[; ;pic18f24j50.h: 7766: struct {
[; ;pic18f24j50.h: 7767: unsigned RTCCIP :1;
[; ;pic18f24j50.h: 7768: unsigned TMR3GIP :1;
[; ;pic18f24j50.h: 7769: unsigned CTMUIP :1;
[; ;pic18f24j50.h: 7770: unsigned TMR4IP :1;
[; ;pic18f24j50.h: 7771: unsigned TX2IP :1;
[; ;pic18f24j50.h: 7772: unsigned RC2IP :1;
[; ;pic18f24j50.h: 7773: unsigned BCL2IP :1;
[; ;pic18f24j50.h: 7774: unsigned SSP2IP :1;
[; ;pic18f24j50.h: 7775: };
[; ;pic18f24j50.h: 7776: struct {
[; ;pic18f24j50.h: 7777: unsigned :1;
[; ;pic18f24j50.h: 7778: unsigned RXBNIP :1;
[; ;pic18f24j50.h: 7779: unsigned :2;
[; ;pic18f24j50.h: 7780: unsigned TXBNIP :1;
[; ;pic18f24j50.h: 7781: };
[; ;pic18f24j50.h: 7782: } IPR3bits_t;
[; ;pic18f24j50.h: 7783: extern volatile IPR3bits_t IPR3bits __at(0xFA5);
[; ;pic18f24j50.h: 7838: extern volatile unsigned char EECON1 __at(0xFA6);
"7840
[; ;pic18f24j50.h: 7840: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f24j50.h: 7843: typedef union {
[; ;pic18f24j50.h: 7844: struct {
[; ;pic18f24j50.h: 7845: unsigned :1;
[; ;pic18f24j50.h: 7846: unsigned WR :1;
[; ;pic18f24j50.h: 7847: unsigned WREN :1;
[; ;pic18f24j50.h: 7848: unsigned WRERR :1;
[; ;pic18f24j50.h: 7849: unsigned FREE :1;
[; ;pic18f24j50.h: 7850: unsigned WPROG :1;
[; ;pic18f24j50.h: 7851: };
[; ;pic18f24j50.h: 7852: } EECON1bits_t;
[; ;pic18f24j50.h: 7853: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f24j50.h: 7883: extern volatile unsigned char EECON2 __at(0xFA7);
"7885
[; ;pic18f24j50.h: 7885: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f24j50.h: 7888: typedef union {
[; ;pic18f24j50.h: 7889: struct {
[; ;pic18f24j50.h: 7890: unsigned EECON2 :8;
[; ;pic18f24j50.h: 7891: };
[; ;pic18f24j50.h: 7892: } EECON2bits_t;
[; ;pic18f24j50.h: 7893: extern volatile EECON2bits_t EECON2bits __at(0xFA7);
[; ;pic18f24j50.h: 7903: extern volatile unsigned char TXSTA2 __at(0xFA8);
"7905
[; ;pic18f24j50.h: 7905: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f24j50.h: 7908: typedef union {
[; ;pic18f24j50.h: 7909: struct {
[; ;pic18f24j50.h: 7910: unsigned TX9D :1;
[; ;pic18f24j50.h: 7911: unsigned TRMT :1;
[; ;pic18f24j50.h: 7912: unsigned BRGH :1;
[; ;pic18f24j50.h: 7913: unsigned SENDB :1;
[; ;pic18f24j50.h: 7914: unsigned SYNC :1;
[; ;pic18f24j50.h: 7915: unsigned TXEN :1;
[; ;pic18f24j50.h: 7916: unsigned TX9 :1;
[; ;pic18f24j50.h: 7917: unsigned CSRC :1;
[; ;pic18f24j50.h: 7918: };
[; ;pic18f24j50.h: 7919: struct {
[; ;pic18f24j50.h: 7920: unsigned TX9D2 :1;
[; ;pic18f24j50.h: 7921: unsigned TRMT2 :1;
[; ;pic18f24j50.h: 7922: unsigned BRGH2 :1;
[; ;pic18f24j50.h: 7923: unsigned SENDB2 :1;
[; ;pic18f24j50.h: 7924: unsigned SYNC2 :1;
[; ;pic18f24j50.h: 7925: unsigned TXEN2 :1;
[; ;pic18f24j50.h: 7926: unsigned TX92 :1;
[; ;pic18f24j50.h: 7927: unsigned CSRC2 :1;
[; ;pic18f24j50.h: 7928: };
[; ;pic18f24j50.h: 7929: struct {
[; ;pic18f24j50.h: 7930: unsigned TXD82 :1;
[; ;pic18f24j50.h: 7931: unsigned :5;
[; ;pic18f24j50.h: 7932: unsigned TX8_92 :1;
[; ;pic18f24j50.h: 7933: };
[; ;pic18f24j50.h: 7934: } TXSTA2bits_t;
[; ;pic18f24j50.h: 7935: extern volatile TXSTA2bits_t TXSTA2bits __at(0xFA8);
[; ;pic18f24j50.h: 8030: extern volatile unsigned char TXREG2 __at(0xFA9);
"8032
[; ;pic18f24j50.h: 8032: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f24j50.h: 8035: typedef union {
[; ;pic18f24j50.h: 8036: struct {
[; ;pic18f24j50.h: 8037: unsigned TXREG2 :8;
[; ;pic18f24j50.h: 8038: };
[; ;pic18f24j50.h: 8039: } TXREG2bits_t;
[; ;pic18f24j50.h: 8040: extern volatile TXREG2bits_t TXREG2bits __at(0xFA9);
[; ;pic18f24j50.h: 8050: extern volatile unsigned char RCREG2 __at(0xFAA);
"8052
[; ;pic18f24j50.h: 8052: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f24j50.h: 8055: typedef union {
[; ;pic18f24j50.h: 8056: struct {
[; ;pic18f24j50.h: 8057: unsigned RCREG2 :8;
[; ;pic18f24j50.h: 8058: };
[; ;pic18f24j50.h: 8059: } RCREG2bits_t;
[; ;pic18f24j50.h: 8060: extern volatile RCREG2bits_t RCREG2bits __at(0xFAA);
[; ;pic18f24j50.h: 8070: extern volatile unsigned char SPBRG2 __at(0xFAB);
"8072
[; ;pic18f24j50.h: 8072: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f24j50.h: 8075: typedef union {
[; ;pic18f24j50.h: 8076: struct {
[; ;pic18f24j50.h: 8077: unsigned SPBRG2 :8;
[; ;pic18f24j50.h: 8078: };
[; ;pic18f24j50.h: 8079: } SPBRG2bits_t;
[; ;pic18f24j50.h: 8080: extern volatile SPBRG2bits_t SPBRG2bits __at(0xFAB);
[; ;pic18f24j50.h: 8090: extern volatile unsigned char RCSTA1 __at(0xFAC);
"8092
[; ;pic18f24j50.h: 8092: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f24j50.h: 8095: extern volatile unsigned char RCSTA __at(0xFAC);
"8097
[; ;pic18f24j50.h: 8097: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f24j50.h: 8100: typedef union {
[; ;pic18f24j50.h: 8101: struct {
[; ;pic18f24j50.h: 8102: unsigned RX9D :1;
[; ;pic18f24j50.h: 8103: unsigned OERR :1;
[; ;pic18f24j50.h: 8104: unsigned FERR :1;
[; ;pic18f24j50.h: 8105: unsigned ADDEN :1;
[; ;pic18f24j50.h: 8106: unsigned CREN :1;
[; ;pic18f24j50.h: 8107: unsigned SREN :1;
[; ;pic18f24j50.h: 8108: unsigned RX9 :1;
[; ;pic18f24j50.h: 8109: unsigned SPEN :1;
[; ;pic18f24j50.h: 8110: };
[; ;pic18f24j50.h: 8111: struct {
[; ;pic18f24j50.h: 8112: unsigned RCD8 :1;
[; ;pic18f24j50.h: 8113: unsigned :2;
[; ;pic18f24j50.h: 8114: unsigned ADEN :1;
[; ;pic18f24j50.h: 8115: unsigned :2;
[; ;pic18f24j50.h: 8116: unsigned RC9 :1;
[; ;pic18f24j50.h: 8117: };
[; ;pic18f24j50.h: 8118: struct {
[; ;pic18f24j50.h: 8119: unsigned :6;
[; ;pic18f24j50.h: 8120: unsigned NOT_RC8 :1;
[; ;pic18f24j50.h: 8121: };
[; ;pic18f24j50.h: 8122: struct {
[; ;pic18f24j50.h: 8123: unsigned :6;
[; ;pic18f24j50.h: 8124: unsigned nRC8 :1;
[; ;pic18f24j50.h: 8125: };
[; ;pic18f24j50.h: 8126: struct {
[; ;pic18f24j50.h: 8127: unsigned :6;
[; ;pic18f24j50.h: 8128: unsigned RC8_9 :1;
[; ;pic18f24j50.h: 8129: };
[; ;pic18f24j50.h: 8130: struct {
[; ;pic18f24j50.h: 8131: unsigned RX9D1 :1;
[; ;pic18f24j50.h: 8132: unsigned OERR1 :1;
[; ;pic18f24j50.h: 8133: unsigned FERR1 :1;
[; ;pic18f24j50.h: 8134: unsigned ADDEN1 :1;
[; ;pic18f24j50.h: 8135: unsigned CREN1 :1;
[; ;pic18f24j50.h: 8136: unsigned SREN1 :1;
[; ;pic18f24j50.h: 8137: unsigned RX91 :1;
[; ;pic18f24j50.h: 8138: unsigned SPEN1 :1;
[; ;pic18f24j50.h: 8139: };
[; ;pic18f24j50.h: 8140: struct {
[; ;pic18f24j50.h: 8141: unsigned :5;
[; ;pic18f24j50.h: 8142: unsigned SRENA :1;
[; ;pic18f24j50.h: 8143: };
[; ;pic18f24j50.h: 8144: } RCSTA1bits_t;
[; ;pic18f24j50.h: 8145: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAC);
[; ;pic18f24j50.h: 8263: typedef union {
[; ;pic18f24j50.h: 8264: struct {
[; ;pic18f24j50.h: 8265: unsigned RX9D :1;
[; ;pic18f24j50.h: 8266: unsigned OERR :1;
[; ;pic18f24j50.h: 8267: unsigned FERR :1;
[; ;pic18f24j50.h: 8268: unsigned ADDEN :1;
[; ;pic18f24j50.h: 8269: unsigned CREN :1;
[; ;pic18f24j50.h: 8270: unsigned SREN :1;
[; ;pic18f24j50.h: 8271: unsigned RX9 :1;
[; ;pic18f24j50.h: 8272: unsigned SPEN :1;
[; ;pic18f24j50.h: 8273: };
[; ;pic18f24j50.h: 8274: struct {
[; ;pic18f24j50.h: 8275: unsigned RCD8 :1;
[; ;pic18f24j50.h: 8276: unsigned :2;
[; ;pic18f24j50.h: 8277: unsigned ADEN :1;
[; ;pic18f24j50.h: 8278: unsigned :2;
[; ;pic18f24j50.h: 8279: unsigned RC9 :1;
[; ;pic18f24j50.h: 8280: };
[; ;pic18f24j50.h: 8281: struct {
[; ;pic18f24j50.h: 8282: unsigned :6;
[; ;pic18f24j50.h: 8283: unsigned NOT_RC8 :1;
[; ;pic18f24j50.h: 8284: };
[; ;pic18f24j50.h: 8285: struct {
[; ;pic18f24j50.h: 8286: unsigned :6;
[; ;pic18f24j50.h: 8287: unsigned nRC8 :1;
[; ;pic18f24j50.h: 8288: };
[; ;pic18f24j50.h: 8289: struct {
[; ;pic18f24j50.h: 8290: unsigned :6;
[; ;pic18f24j50.h: 8291: unsigned RC8_9 :1;
[; ;pic18f24j50.h: 8292: };
[; ;pic18f24j50.h: 8293: struct {
[; ;pic18f24j50.h: 8294: unsigned RX9D1 :1;
[; ;pic18f24j50.h: 8295: unsigned OERR1 :1;
[; ;pic18f24j50.h: 8296: unsigned FERR1 :1;
[; ;pic18f24j50.h: 8297: unsigned ADDEN1 :1;
[; ;pic18f24j50.h: 8298: unsigned CREN1 :1;
[; ;pic18f24j50.h: 8299: unsigned SREN1 :1;
[; ;pic18f24j50.h: 8300: unsigned RX91 :1;
[; ;pic18f24j50.h: 8301: unsigned SPEN1 :1;
[; ;pic18f24j50.h: 8302: };
[; ;pic18f24j50.h: 8303: struct {
[; ;pic18f24j50.h: 8304: unsigned :5;
[; ;pic18f24j50.h: 8305: unsigned SRENA :1;
[; ;pic18f24j50.h: 8306: };
[; ;pic18f24j50.h: 8307: } RCSTAbits_t;
[; ;pic18f24j50.h: 8308: extern volatile RCSTAbits_t RCSTAbits __at(0xFAC);
[; ;pic18f24j50.h: 8428: extern volatile unsigned char TXSTA1 __at(0xFAD);
"8430
[; ;pic18f24j50.h: 8430: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f24j50.h: 8433: extern volatile unsigned char TXSTA __at(0xFAD);
"8435
[; ;pic18f24j50.h: 8435: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f24j50.h: 8438: typedef union {
[; ;pic18f24j50.h: 8439: struct {
[; ;pic18f24j50.h: 8440: unsigned TX9D :1;
[; ;pic18f24j50.h: 8441: unsigned TRMT :1;
[; ;pic18f24j50.h: 8442: unsigned BRGH :1;
[; ;pic18f24j50.h: 8443: unsigned SENDB :1;
[; ;pic18f24j50.h: 8444: unsigned SYNC :1;
[; ;pic18f24j50.h: 8445: unsigned TXEN :1;
[; ;pic18f24j50.h: 8446: unsigned TX9 :1;
[; ;pic18f24j50.h: 8447: unsigned CSRC :1;
[; ;pic18f24j50.h: 8448: };
[; ;pic18f24j50.h: 8449: struct {
[; ;pic18f24j50.h: 8450: unsigned TXD8 :1;
[; ;pic18f24j50.h: 8451: unsigned :5;
[; ;pic18f24j50.h: 8452: unsigned TX8_9 :1;
[; ;pic18f24j50.h: 8453: };
[; ;pic18f24j50.h: 8454: struct {
[; ;pic18f24j50.h: 8455: unsigned :6;
[; ;pic18f24j50.h: 8456: unsigned NOT_TX8 :1;
[; ;pic18f24j50.h: 8457: };
[; ;pic18f24j50.h: 8458: struct {
[; ;pic18f24j50.h: 8459: unsigned :6;
[; ;pic18f24j50.h: 8460: unsigned nTX8 :1;
[; ;pic18f24j50.h: 8461: };
[; ;pic18f24j50.h: 8462: struct {
[; ;pic18f24j50.h: 8463: unsigned TX9D1 :1;
[; ;pic18f24j50.h: 8464: unsigned TRMT1 :1;
[; ;pic18f24j50.h: 8465: unsigned BRGH1 :1;
[; ;pic18f24j50.h: 8466: unsigned SENDB1 :1;
[; ;pic18f24j50.h: 8467: unsigned SYNC1 :1;
[; ;pic18f24j50.h: 8468: unsigned TXEN1 :1;
[; ;pic18f24j50.h: 8469: unsigned TX91 :1;
[; ;pic18f24j50.h: 8470: unsigned CSRC1 :1;
[; ;pic18f24j50.h: 8471: };
[; ;pic18f24j50.h: 8472: } TXSTA1bits_t;
[; ;pic18f24j50.h: 8473: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAD);
[; ;pic18f24j50.h: 8576: typedef union {
[; ;pic18f24j50.h: 8577: struct {
[; ;pic18f24j50.h: 8578: unsigned TX9D :1;
[; ;pic18f24j50.h: 8579: unsigned TRMT :1;
[; ;pic18f24j50.h: 8580: unsigned BRGH :1;
[; ;pic18f24j50.h: 8581: unsigned SENDB :1;
[; ;pic18f24j50.h: 8582: unsigned SYNC :1;
[; ;pic18f24j50.h: 8583: unsigned TXEN :1;
[; ;pic18f24j50.h: 8584: unsigned TX9 :1;
[; ;pic18f24j50.h: 8585: unsigned CSRC :1;
[; ;pic18f24j50.h: 8586: };
[; ;pic18f24j50.h: 8587: struct {
[; ;pic18f24j50.h: 8588: unsigned TXD8 :1;
[; ;pic18f24j50.h: 8589: unsigned :5;
[; ;pic18f24j50.h: 8590: unsigned TX8_9 :1;
[; ;pic18f24j50.h: 8591: };
[; ;pic18f24j50.h: 8592: struct {
[; ;pic18f24j50.h: 8593: unsigned :6;
[; ;pic18f24j50.h: 8594: unsigned NOT_TX8 :1;
[; ;pic18f24j50.h: 8595: };
[; ;pic18f24j50.h: 8596: struct {
[; ;pic18f24j50.h: 8597: unsigned :6;
[; ;pic18f24j50.h: 8598: unsigned nTX8 :1;
[; ;pic18f24j50.h: 8599: };
[; ;pic18f24j50.h: 8600: struct {
[; ;pic18f24j50.h: 8601: unsigned TX9D1 :1;
[; ;pic18f24j50.h: 8602: unsigned TRMT1 :1;
[; ;pic18f24j50.h: 8603: unsigned BRGH1 :1;
[; ;pic18f24j50.h: 8604: unsigned SENDB1 :1;
[; ;pic18f24j50.h: 8605: unsigned SYNC1 :1;
[; ;pic18f24j50.h: 8606: unsigned TXEN1 :1;
[; ;pic18f24j50.h: 8607: unsigned TX91 :1;
[; ;pic18f24j50.h: 8608: unsigned CSRC1 :1;
[; ;pic18f24j50.h: 8609: };
[; ;pic18f24j50.h: 8610: } TXSTAbits_t;
[; ;pic18f24j50.h: 8611: extern volatile TXSTAbits_t TXSTAbits __at(0xFAD);
[; ;pic18f24j50.h: 8716: extern volatile unsigned char TXREG1 __at(0xFAE);
"8718
[; ;pic18f24j50.h: 8718: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f24j50.h: 8721: extern volatile unsigned char TXREG __at(0xFAE);
"8723
[; ;pic18f24j50.h: 8723: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f24j50.h: 8726: typedef union {
[; ;pic18f24j50.h: 8727: struct {
[; ;pic18f24j50.h: 8728: unsigned TXREG1 :8;
[; ;pic18f24j50.h: 8729: };
[; ;pic18f24j50.h: 8730: } TXREG1bits_t;
[; ;pic18f24j50.h: 8731: extern volatile TXREG1bits_t TXREG1bits __at(0xFAE);
[; ;pic18f24j50.h: 8739: typedef union {
[; ;pic18f24j50.h: 8740: struct {
[; ;pic18f24j50.h: 8741: unsigned TXREG1 :8;
[; ;pic18f24j50.h: 8742: };
[; ;pic18f24j50.h: 8743: } TXREGbits_t;
[; ;pic18f24j50.h: 8744: extern volatile TXREGbits_t TXREGbits __at(0xFAE);
[; ;pic18f24j50.h: 8754: extern volatile unsigned char RCREG1 __at(0xFAF);
"8756
[; ;pic18f24j50.h: 8756: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f24j50.h: 8759: extern volatile unsigned char RCREG __at(0xFAF);
"8761
[; ;pic18f24j50.h: 8761: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f24j50.h: 8764: typedef union {
[; ;pic18f24j50.h: 8765: struct {
[; ;pic18f24j50.h: 8766: unsigned RCREG1 :8;
[; ;pic18f24j50.h: 8767: };
[; ;pic18f24j50.h: 8768: } RCREG1bits_t;
[; ;pic18f24j50.h: 8769: extern volatile RCREG1bits_t RCREG1bits __at(0xFAF);
[; ;pic18f24j50.h: 8777: typedef union {
[; ;pic18f24j50.h: 8778: struct {
[; ;pic18f24j50.h: 8779: unsigned RCREG1 :8;
[; ;pic18f24j50.h: 8780: };
[; ;pic18f24j50.h: 8781: } RCREGbits_t;
[; ;pic18f24j50.h: 8782: extern volatile RCREGbits_t RCREGbits __at(0xFAF);
[; ;pic18f24j50.h: 8792: extern volatile unsigned char SPBRG1 __at(0xFB0);
"8794
[; ;pic18f24j50.h: 8794: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f24j50.h: 8797: extern volatile unsigned char SPBRG __at(0xFB0);
"8799
[; ;pic18f24j50.h: 8799: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f24j50.h: 8802: typedef union {
[; ;pic18f24j50.h: 8803: struct {
[; ;pic18f24j50.h: 8804: unsigned SPBRG1 :8;
[; ;pic18f24j50.h: 8805: };
[; ;pic18f24j50.h: 8806: } SPBRG1bits_t;
[; ;pic18f24j50.h: 8807: extern volatile SPBRG1bits_t SPBRG1bits __at(0xFB0);
[; ;pic18f24j50.h: 8815: typedef union {
[; ;pic18f24j50.h: 8816: struct {
[; ;pic18f24j50.h: 8817: unsigned SPBRG1 :8;
[; ;pic18f24j50.h: 8818: };
[; ;pic18f24j50.h: 8819: } SPBRGbits_t;
[; ;pic18f24j50.h: 8820: extern volatile SPBRGbits_t SPBRGbits __at(0xFB0);
[; ;pic18f24j50.h: 8830: extern volatile unsigned char CTMUICON __at(0xFB1);
"8832
[; ;pic18f24j50.h: 8832: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f24j50.h: 8835: typedef union {
[; ;pic18f24j50.h: 8836: struct {
[; ;pic18f24j50.h: 8837: unsigned IRNG :2;
[; ;pic18f24j50.h: 8838: unsigned ITRIM :6;
[; ;pic18f24j50.h: 8839: };
[; ;pic18f24j50.h: 8840: struct {
[; ;pic18f24j50.h: 8841: unsigned IRNG0 :1;
[; ;pic18f24j50.h: 8842: unsigned IRNG1 :1;
[; ;pic18f24j50.h: 8843: unsigned ITRIM0 :1;
[; ;pic18f24j50.h: 8844: unsigned ITRIM1 :1;
[; ;pic18f24j50.h: 8845: unsigned ITRIM2 :1;
[; ;pic18f24j50.h: 8846: unsigned ITRIM3 :1;
[; ;pic18f24j50.h: 8847: unsigned ITRIM4 :1;
[; ;pic18f24j50.h: 8848: unsigned ITRIM5 :1;
[; ;pic18f24j50.h: 8849: };
[; ;pic18f24j50.h: 8850: } CTMUICONbits_t;
[; ;pic18f24j50.h: 8851: extern volatile CTMUICONbits_t CTMUICONbits __at(0xFB1);
[; ;pic18f24j50.h: 8906: extern volatile unsigned char CTMUCONL __at(0xFB2);
"8908
[; ;pic18f24j50.h: 8908: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f24j50.h: 8911: typedef union {
[; ;pic18f24j50.h: 8912: struct {
[; ;pic18f24j50.h: 8913: unsigned EDG1STAT :1;
[; ;pic18f24j50.h: 8914: unsigned EDG2STAT :1;
[; ;pic18f24j50.h: 8915: unsigned EDG1SEL :2;
[; ;pic18f24j50.h: 8916: unsigned EDG1POL :1;
[; ;pic18f24j50.h: 8917: unsigned EDG2SEL :2;
[; ;pic18f24j50.h: 8918: unsigned EDG2POL :1;
[; ;pic18f24j50.h: 8919: };
[; ;pic18f24j50.h: 8920: struct {
[; ;pic18f24j50.h: 8921: unsigned :2;
[; ;pic18f24j50.h: 8922: unsigned EDG1SEL0 :1;
[; ;pic18f24j50.h: 8923: unsigned EDG1SEL1 :1;
[; ;pic18f24j50.h: 8924: unsigned :1;
[; ;pic18f24j50.h: 8925: unsigned EDG2SEL0 :1;
[; ;pic18f24j50.h: 8926: unsigned EDG2SEL1 :1;
[; ;pic18f24j50.h: 8927: };
[; ;pic18f24j50.h: 8928: } CTMUCONLbits_t;
[; ;pic18f24j50.h: 8929: extern volatile CTMUCONLbits_t CTMUCONLbits __at(0xFB2);
[; ;pic18f24j50.h: 8984: extern volatile unsigned char CTMUCONH __at(0xFB3);
"8986
[; ;pic18f24j50.h: 8986: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f24j50.h: 8989: typedef union {
[; ;pic18f24j50.h: 8990: struct {
[; ;pic18f24j50.h: 8991: unsigned CTTRIG :1;
[; ;pic18f24j50.h: 8992: unsigned IDISSEN :1;
[; ;pic18f24j50.h: 8993: unsigned EDGSEQEN :1;
[; ;pic18f24j50.h: 8994: unsigned EDGEN :1;
[; ;pic18f24j50.h: 8995: unsigned TGEN :1;
[; ;pic18f24j50.h: 8996: unsigned CTMUSIDL :1;
[; ;pic18f24j50.h: 8997: unsigned :1;
[; ;pic18f24j50.h: 8998: unsigned CTMUEN :1;
[; ;pic18f24j50.h: 8999: };
[; ;pic18f24j50.h: 9000: } CTMUCONHbits_t;
[; ;pic18f24j50.h: 9001: extern volatile CTMUCONHbits_t CTMUCONHbits __at(0xFB3);
[; ;pic18f24j50.h: 9041: extern volatile unsigned char CCP2CON __at(0xFB4);
"9043
[; ;pic18f24j50.h: 9043: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f24j50.h: 9046: extern volatile unsigned char ECCP2CON __at(0xFB4);
"9048
[; ;pic18f24j50.h: 9048: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f24j50.h: 9051: typedef union {
[; ;pic18f24j50.h: 9052: struct {
[; ;pic18f24j50.h: 9053: unsigned CCP2M :4;
[; ;pic18f24j50.h: 9054: unsigned DC2B :2;
[; ;pic18f24j50.h: 9055: unsigned P2M :2;
[; ;pic18f24j50.h: 9056: };
[; ;pic18f24j50.h: 9057: struct {
[; ;pic18f24j50.h: 9058: unsigned CCP2M0 :1;
[; ;pic18f24j50.h: 9059: unsigned CCP2M1 :1;
[; ;pic18f24j50.h: 9060: unsigned CCP2M2 :1;
[; ;pic18f24j50.h: 9061: unsigned CCP2M3 :1;
[; ;pic18f24j50.h: 9062: unsigned DC2B0 :1;
[; ;pic18f24j50.h: 9063: unsigned DC2B1 :1;
[; ;pic18f24j50.h: 9064: unsigned P2M0 :1;
[; ;pic18f24j50.h: 9065: unsigned P2M1 :1;
[; ;pic18f24j50.h: 9066: };
[; ;pic18f24j50.h: 9067: struct {
[; ;pic18f24j50.h: 9068: unsigned :4;
[; ;pic18f24j50.h: 9069: unsigned CCP2Y :1;
[; ;pic18f24j50.h: 9070: unsigned CCP2X :1;
[; ;pic18f24j50.h: 9071: };
[; ;pic18f24j50.h: 9072: } CCP2CONbits_t;
[; ;pic18f24j50.h: 9073: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFB4);
[; ;pic18f24j50.h: 9141: typedef union {
[; ;pic18f24j50.h: 9142: struct {
[; ;pic18f24j50.h: 9143: unsigned CCP2M :4;
[; ;pic18f24j50.h: 9144: unsigned DC2B :2;
[; ;pic18f24j50.h: 9145: unsigned P2M :2;
[; ;pic18f24j50.h: 9146: };
[; ;pic18f24j50.h: 9147: struct {
[; ;pic18f24j50.h: 9148: unsigned CCP2M0 :1;
[; ;pic18f24j50.h: 9149: unsigned CCP2M1 :1;
[; ;pic18f24j50.h: 9150: unsigned CCP2M2 :1;
[; ;pic18f24j50.h: 9151: unsigned CCP2M3 :1;
[; ;pic18f24j50.h: 9152: unsigned DC2B0 :1;
[; ;pic18f24j50.h: 9153: unsigned DC2B1 :1;
[; ;pic18f24j50.h: 9154: unsigned P2M0 :1;
[; ;pic18f24j50.h: 9155: unsigned P2M1 :1;
[; ;pic18f24j50.h: 9156: };
[; ;pic18f24j50.h: 9157: struct {
[; ;pic18f24j50.h: 9158: unsigned :4;
[; ;pic18f24j50.h: 9159: unsigned CCP2Y :1;
[; ;pic18f24j50.h: 9160: unsigned CCP2X :1;
[; ;pic18f24j50.h: 9161: };
[; ;pic18f24j50.h: 9162: } ECCP2CONbits_t;
[; ;pic18f24j50.h: 9163: extern volatile ECCP2CONbits_t ECCP2CONbits __at(0xFB4);
[; ;pic18f24j50.h: 9233: extern volatile unsigned short CCPR2 __at(0xFB5);
"9235
[; ;pic18f24j50.h: 9235: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f24j50.h: 9240: extern volatile unsigned char CCPR2L __at(0xFB5);
"9242
[; ;pic18f24j50.h: 9242: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f24j50.h: 9245: typedef union {
[; ;pic18f24j50.h: 9246: struct {
[; ;pic18f24j50.h: 9247: unsigned CCPR2L :8;
[; ;pic18f24j50.h: 9248: };
[; ;pic18f24j50.h: 9249: } CCPR2Lbits_t;
[; ;pic18f24j50.h: 9250: extern volatile CCPR2Lbits_t CCPR2Lbits __at(0xFB5);
[; ;pic18f24j50.h: 9260: extern volatile unsigned char CCPR2H __at(0xFB6);
"9262
[; ;pic18f24j50.h: 9262: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f24j50.h: 9265: typedef union {
[; ;pic18f24j50.h: 9266: struct {
[; ;pic18f24j50.h: 9267: unsigned CCPR2H :8;
[; ;pic18f24j50.h: 9268: };
[; ;pic18f24j50.h: 9269: } CCPR2Hbits_t;
[; ;pic18f24j50.h: 9270: extern volatile CCPR2Hbits_t CCPR2Hbits __at(0xFB6);
[; ;pic18f24j50.h: 9280: extern volatile unsigned char ECCP2DEL __at(0xFB7);
"9282
[; ;pic18f24j50.h: 9282: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f24j50.h: 9285: extern volatile unsigned char PWM2CON __at(0xFB7);
"9287
[; ;pic18f24j50.h: 9287: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f24j50.h: 9290: typedef union {
[; ;pic18f24j50.h: 9291: struct {
[; ;pic18f24j50.h: 9292: unsigned P2DC :7;
[; ;pic18f24j50.h: 9293: unsigned P2RSEN :1;
[; ;pic18f24j50.h: 9294: };
[; ;pic18f24j50.h: 9295: struct {
[; ;pic18f24j50.h: 9296: unsigned P2DC0 :1;
[; ;pic18f24j50.h: 9297: unsigned P2DC1 :1;
[; ;pic18f24j50.h: 9298: unsigned P2DC2 :1;
[; ;pic18f24j50.h: 9299: unsigned P2DC3 :1;
[; ;pic18f24j50.h: 9300: unsigned P2DC4 :1;
[; ;pic18f24j50.h: 9301: unsigned P2DC5 :1;
[; ;pic18f24j50.h: 9302: unsigned P2DC6 :1;
[; ;pic18f24j50.h: 9303: };
[; ;pic18f24j50.h: 9304: } ECCP2DELbits_t;
[; ;pic18f24j50.h: 9305: extern volatile ECCP2DELbits_t ECCP2DELbits __at(0xFB7);
[; ;pic18f24j50.h: 9353: typedef union {
[; ;pic18f24j50.h: 9354: struct {
[; ;pic18f24j50.h: 9355: unsigned P2DC :7;
[; ;pic18f24j50.h: 9356: unsigned P2RSEN :1;
[; ;pic18f24j50.h: 9357: };
[; ;pic18f24j50.h: 9358: struct {
[; ;pic18f24j50.h: 9359: unsigned P2DC0 :1;
[; ;pic18f24j50.h: 9360: unsigned P2DC1 :1;
[; ;pic18f24j50.h: 9361: unsigned P2DC2 :1;
[; ;pic18f24j50.h: 9362: unsigned P2DC3 :1;
[; ;pic18f24j50.h: 9363: unsigned P2DC4 :1;
[; ;pic18f24j50.h: 9364: unsigned P2DC5 :1;
[; ;pic18f24j50.h: 9365: unsigned P2DC6 :1;
[; ;pic18f24j50.h: 9366: };
[; ;pic18f24j50.h: 9367: } PWM2CONbits_t;
[; ;pic18f24j50.h: 9368: extern volatile PWM2CONbits_t PWM2CONbits __at(0xFB7);
[; ;pic18f24j50.h: 9418: extern volatile unsigned char ECCP2AS __at(0xFB8);
"9420
[; ;pic18f24j50.h: 9420: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f24j50.h: 9423: typedef union {
[; ;pic18f24j50.h: 9424: struct {
[; ;pic18f24j50.h: 9425: unsigned PSS2BD :2;
[; ;pic18f24j50.h: 9426: unsigned PSS2AC :2;
[; ;pic18f24j50.h: 9427: unsigned ECCP2AS :3;
[; ;pic18f24j50.h: 9428: unsigned ECCP2ASE :1;
[; ;pic18f24j50.h: 9429: };
[; ;pic18f24j50.h: 9430: struct {
[; ;pic18f24j50.h: 9431: unsigned PSS2BD0 :1;
[; ;pic18f24j50.h: 9432: unsigned PSS2BD1 :1;
[; ;pic18f24j50.h: 9433: unsigned PSS2AC0 :1;
[; ;pic18f24j50.h: 9434: unsigned PSS2AC1 :1;
[; ;pic18f24j50.h: 9435: unsigned ECCP2AS0 :1;
[; ;pic18f24j50.h: 9436: unsigned ECCP2AS1 :1;
[; ;pic18f24j50.h: 9437: unsigned ECCP2AS2 :1;
[; ;pic18f24j50.h: 9438: };
[; ;pic18f24j50.h: 9439: } ECCP2ASbits_t;
[; ;pic18f24j50.h: 9440: extern volatile ECCP2ASbits_t ECCP2ASbits __at(0xFB8);
[; ;pic18f24j50.h: 9500: extern volatile unsigned char PSTR2CON __at(0xFB9);
"9502
[; ;pic18f24j50.h: 9502: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f24j50.h: 9505: typedef union {
[; ;pic18f24j50.h: 9506: struct {
[; ;pic18f24j50.h: 9507: unsigned STRA :1;
[; ;pic18f24j50.h: 9508: unsigned STRB :1;
[; ;pic18f24j50.h: 9509: unsigned STRC :1;
[; ;pic18f24j50.h: 9510: unsigned STRD :1;
[; ;pic18f24j50.h: 9511: unsigned STRSYNC :1;
[; ;pic18f24j50.h: 9512: unsigned :1;
[; ;pic18f24j50.h: 9513: unsigned CMPL0 :1;
[; ;pic18f24j50.h: 9514: unsigned CMPL1 :1;
[; ;pic18f24j50.h: 9515: };
[; ;pic18f24j50.h: 9516: struct {
[; ;pic18f24j50.h: 9517: unsigned P2DC0 :1;
[; ;pic18f24j50.h: 9518: unsigned P2DC1 :1;
[; ;pic18f24j50.h: 9519: unsigned P2DC2 :1;
[; ;pic18f24j50.h: 9520: unsigned P2DC3 :1;
[; ;pic18f24j50.h: 9521: unsigned P2DC4 :1;
[; ;pic18f24j50.h: 9522: unsigned P2DC5 :1;
[; ;pic18f24j50.h: 9523: unsigned P2DC6 :1;
[; ;pic18f24j50.h: 9524: };
[; ;pic18f24j50.h: 9525: struct {
[; ;pic18f24j50.h: 9526: unsigned P2DC02 :1;
[; ;pic18f24j50.h: 9527: unsigned P2DC12 :1;
[; ;pic18f24j50.h: 9528: unsigned P2DC22 :1;
[; ;pic18f24j50.h: 9529: unsigned P2DC32 :1;
[; ;pic18f24j50.h: 9530: unsigned P2DC42 :1;
[; ;pic18f24j50.h: 9531: unsigned :1;
[; ;pic18f24j50.h: 9532: unsigned CMPL02 :1;
[; ;pic18f24j50.h: 9533: unsigned CMPL12 :1;
[; ;pic18f24j50.h: 9534: };
[; ;pic18f24j50.h: 9535: struct {
[; ;pic18f24j50.h: 9536: unsigned P2DC0CON :1;
[; ;pic18f24j50.h: 9537: unsigned P2DC1CON :1;
[; ;pic18f24j50.h: 9538: unsigned P2DC2CON :1;
[; ;pic18f24j50.h: 9539: unsigned P2DC3CON :1;
[; ;pic18f24j50.h: 9540: unsigned P2DC4CON :1;
[; ;pic18f24j50.h: 9541: unsigned :1;
[; ;pic18f24j50.h: 9542: unsigned P2DC62 :1;
[; ;pic18f24j50.h: 9543: };
[; ;pic18f24j50.h: 9544: struct {
[; ;pic18f24j50.h: 9545: unsigned STRA2 :1;
[; ;pic18f24j50.h: 9546: unsigned STRB2 :1;
[; ;pic18f24j50.h: 9547: unsigned STRC2 :1;
[; ;pic18f24j50.h: 9548: unsigned STRD2 :1;
[; ;pic18f24j50.h: 9549: unsigned STRSYNC2 :1;
[; ;pic18f24j50.h: 9550: unsigned :1;
[; ;pic18f24j50.h: 9551: unsigned P2DC6CON :1;
[; ;pic18f24j50.h: 9552: };
[; ;pic18f24j50.h: 9553: struct {
[; ;pic18f24j50.h: 9554: unsigned :5;
[; ;pic18f24j50.h: 9555: unsigned P2DC52 :1;
[; ;pic18f24j50.h: 9556: };
[; ;pic18f24j50.h: 9557: struct {
[; ;pic18f24j50.h: 9558: unsigned :5;
[; ;pic18f24j50.h: 9559: unsigned P2DC5CON :1;
[; ;pic18f24j50.h: 9560: };
[; ;pic18f24j50.h: 9561: } PSTR2CONbits_t;
[; ;pic18f24j50.h: 9562: extern volatile PSTR2CONbits_t PSTR2CONbits __at(0xFB9);
[; ;pic18f24j50.h: 9742: extern volatile unsigned char CCP1CON __at(0xFBA);
"9744
[; ;pic18f24j50.h: 9744: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f24j50.h: 9747: extern volatile unsigned char ECCP1CON __at(0xFBA);
"9749
[; ;pic18f24j50.h: 9749: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f24j50.h: 9752: typedef union {
[; ;pic18f24j50.h: 9753: struct {
[; ;pic18f24j50.h: 9754: unsigned CCP1M :4;
[; ;pic18f24j50.h: 9755: unsigned DC1B :2;
[; ;pic18f24j50.h: 9756: unsigned P1M :2;
[; ;pic18f24j50.h: 9757: };
[; ;pic18f24j50.h: 9758: struct {
[; ;pic18f24j50.h: 9759: unsigned CCP1M0 :1;
[; ;pic18f24j50.h: 9760: unsigned CCP1M1 :1;
[; ;pic18f24j50.h: 9761: unsigned CCP1M2 :1;
[; ;pic18f24j50.h: 9762: unsigned CCP1M3 :1;
[; ;pic18f24j50.h: 9763: unsigned DC1B0 :1;
[; ;pic18f24j50.h: 9764: unsigned DC1B1 :1;
[; ;pic18f24j50.h: 9765: unsigned P1M0 :1;
[; ;pic18f24j50.h: 9766: unsigned P1M1 :1;
[; ;pic18f24j50.h: 9767: };
[; ;pic18f24j50.h: 9768: struct {
[; ;pic18f24j50.h: 9769: unsigned :4;
[; ;pic18f24j50.h: 9770: unsigned CCP1Y :1;
[; ;pic18f24j50.h: 9771: unsigned CCP1X :1;
[; ;pic18f24j50.h: 9772: };
[; ;pic18f24j50.h: 9773: } CCP1CONbits_t;
[; ;pic18f24j50.h: 9774: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBA);
[; ;pic18f24j50.h: 9842: typedef union {
[; ;pic18f24j50.h: 9843: struct {
[; ;pic18f24j50.h: 9844: unsigned CCP1M :4;
[; ;pic18f24j50.h: 9845: unsigned DC1B :2;
[; ;pic18f24j50.h: 9846: unsigned P1M :2;
[; ;pic18f24j50.h: 9847: };
[; ;pic18f24j50.h: 9848: struct {
[; ;pic18f24j50.h: 9849: unsigned CCP1M0 :1;
[; ;pic18f24j50.h: 9850: unsigned CCP1M1 :1;
[; ;pic18f24j50.h: 9851: unsigned CCP1M2 :1;
[; ;pic18f24j50.h: 9852: unsigned CCP1M3 :1;
[; ;pic18f24j50.h: 9853: unsigned DC1B0 :1;
[; ;pic18f24j50.h: 9854: unsigned DC1B1 :1;
[; ;pic18f24j50.h: 9855: unsigned P1M0 :1;
[; ;pic18f24j50.h: 9856: unsigned P1M1 :1;
[; ;pic18f24j50.h: 9857: };
[; ;pic18f24j50.h: 9858: struct {
[; ;pic18f24j50.h: 9859: unsigned :4;
[; ;pic18f24j50.h: 9860: unsigned CCP1Y :1;
[; ;pic18f24j50.h: 9861: unsigned CCP1X :1;
[; ;pic18f24j50.h: 9862: };
[; ;pic18f24j50.h: 9863: } ECCP1CONbits_t;
[; ;pic18f24j50.h: 9864: extern volatile ECCP1CONbits_t ECCP1CONbits __at(0xFBA);
[; ;pic18f24j50.h: 9934: extern volatile unsigned short CCPR1 __at(0xFBB);
"9936
[; ;pic18f24j50.h: 9936: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f24j50.h: 9941: extern volatile unsigned char CCPR1L __at(0xFBB);
"9943
[; ;pic18f24j50.h: 9943: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f24j50.h: 9946: typedef union {
[; ;pic18f24j50.h: 9947: struct {
[; ;pic18f24j50.h: 9948: unsigned CCPR1L :8;
[; ;pic18f24j50.h: 9949: };
[; ;pic18f24j50.h: 9950: } CCPR1Lbits_t;
[; ;pic18f24j50.h: 9951: extern volatile CCPR1Lbits_t CCPR1Lbits __at(0xFBB);
[; ;pic18f24j50.h: 9961: extern volatile unsigned char CCPR1H __at(0xFBC);
"9963
[; ;pic18f24j50.h: 9963: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f24j50.h: 9966: typedef union {
[; ;pic18f24j50.h: 9967: struct {
[; ;pic18f24j50.h: 9968: unsigned CCPR1H :8;
[; ;pic18f24j50.h: 9969: };
[; ;pic18f24j50.h: 9970: } CCPR1Hbits_t;
[; ;pic18f24j50.h: 9971: extern volatile CCPR1Hbits_t CCPR1Hbits __at(0xFBC);
[; ;pic18f24j50.h: 9981: extern volatile unsigned char ECCP1DEL __at(0xFBD);
"9983
[; ;pic18f24j50.h: 9983: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f24j50.h: 9986: extern volatile unsigned char PWM1CON __at(0xFBD);
"9988
[; ;pic18f24j50.h: 9988: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f24j50.h: 9991: typedef union {
[; ;pic18f24j50.h: 9992: struct {
[; ;pic18f24j50.h: 9993: unsigned P1DC :7;
[; ;pic18f24j50.h: 9994: unsigned P1RSEN :1;
[; ;pic18f24j50.h: 9995: };
[; ;pic18f24j50.h: 9996: struct {
[; ;pic18f24j50.h: 9997: unsigned P1DC0 :1;
[; ;pic18f24j50.h: 9998: unsigned P1DC1 :1;
[; ;pic18f24j50.h: 9999: unsigned P1DC2 :1;
[; ;pic18f24j50.h: 10000: unsigned P1DC3 :1;
[; ;pic18f24j50.h: 10001: unsigned P1DC4 :1;
[; ;pic18f24j50.h: 10002: unsigned P1DC5 :1;
[; ;pic18f24j50.h: 10003: unsigned P1DC6 :1;
[; ;pic18f24j50.h: 10004: };
[; ;pic18f24j50.h: 10005: } ECCP1DELbits_t;
[; ;pic18f24j50.h: 10006: extern volatile ECCP1DELbits_t ECCP1DELbits __at(0xFBD);
[; ;pic18f24j50.h: 10054: typedef union {
[; ;pic18f24j50.h: 10055: struct {
[; ;pic18f24j50.h: 10056: unsigned P1DC :7;
[; ;pic18f24j50.h: 10057: unsigned P1RSEN :1;
[; ;pic18f24j50.h: 10058: };
[; ;pic18f24j50.h: 10059: struct {
[; ;pic18f24j50.h: 10060: unsigned P1DC0 :1;
[; ;pic18f24j50.h: 10061: unsigned P1DC1 :1;
[; ;pic18f24j50.h: 10062: unsigned P1DC2 :1;
[; ;pic18f24j50.h: 10063: unsigned P1DC3 :1;
[; ;pic18f24j50.h: 10064: unsigned P1DC4 :1;
[; ;pic18f24j50.h: 10065: unsigned P1DC5 :1;
[; ;pic18f24j50.h: 10066: unsigned P1DC6 :1;
[; ;pic18f24j50.h: 10067: };
[; ;pic18f24j50.h: 10068: } PWM1CONbits_t;
[; ;pic18f24j50.h: 10069: extern volatile PWM1CONbits_t PWM1CONbits __at(0xFBD);
[; ;pic18f24j50.h: 10119: extern volatile unsigned char ECCP1AS __at(0xFBE);
"10121
[; ;pic18f24j50.h: 10121: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f24j50.h: 10124: typedef union {
[; ;pic18f24j50.h: 10125: struct {
[; ;pic18f24j50.h: 10126: unsigned PSS1BD :2;
[; ;pic18f24j50.h: 10127: unsigned PSS1AC :2;
[; ;pic18f24j50.h: 10128: unsigned ECCP1AS :3;
[; ;pic18f24j50.h: 10129: unsigned ECCP1ASE :1;
[; ;pic18f24j50.h: 10130: };
[; ;pic18f24j50.h: 10131: struct {
[; ;pic18f24j50.h: 10132: unsigned PSS1BD0 :1;
[; ;pic18f24j50.h: 10133: unsigned PSS1BD1 :1;
[; ;pic18f24j50.h: 10134: unsigned PSS1AC0 :1;
[; ;pic18f24j50.h: 10135: unsigned PSS1AC1 :1;
[; ;pic18f24j50.h: 10136: unsigned ECCP1AS0 :1;
[; ;pic18f24j50.h: 10137: unsigned ECCP1AS1 :1;
[; ;pic18f24j50.h: 10138: unsigned ECCP1AS2 :1;
[; ;pic18f24j50.h: 10139: };
[; ;pic18f24j50.h: 10140: } ECCP1ASbits_t;
[; ;pic18f24j50.h: 10141: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFBE);
[; ;pic18f24j50.h: 10201: extern volatile unsigned char PSTR1CON __at(0xFBF);
"10203
[; ;pic18f24j50.h: 10203: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f24j50.h: 10206: typedef union {
[; ;pic18f24j50.h: 10207: struct {
[; ;pic18f24j50.h: 10208: unsigned STRA :1;
[; ;pic18f24j50.h: 10209: unsigned STRB :1;
[; ;pic18f24j50.h: 10210: unsigned STRC :1;
[; ;pic18f24j50.h: 10211: unsigned STRD :1;
[; ;pic18f24j50.h: 10212: unsigned STRSYNC :1;
[; ;pic18f24j50.h: 10213: unsigned :1;
[; ;pic18f24j50.h: 10214: unsigned CMPL0 :1;
[; ;pic18f24j50.h: 10215: unsigned CMPL1 :1;
[; ;pic18f24j50.h: 10216: };
[; ;pic18f24j50.h: 10217: } PSTR1CONbits_t;
[; ;pic18f24j50.h: 10218: extern volatile PSTR1CONbits_t PSTR1CONbits __at(0xFBF);
[; ;pic18f24j50.h: 10258: extern volatile unsigned char WDTCON __at(0xFC0);
"10260
[; ;pic18f24j50.h: 10260: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f24j50.h: 10263: typedef union {
[; ;pic18f24j50.h: 10264: struct {
[; ;pic18f24j50.h: 10265: unsigned SWDTEN :1;
[; ;pic18f24j50.h: 10266: unsigned ULPSINK :1;
[; ;pic18f24j50.h: 10267: unsigned ULPEN :1;
[; ;pic18f24j50.h: 10268: unsigned DS :1;
[; ;pic18f24j50.h: 10269: unsigned :1;
[; ;pic18f24j50.h: 10270: unsigned ULPLVL :1;
[; ;pic18f24j50.h: 10271: unsigned LVDSTAT :1;
[; ;pic18f24j50.h: 10272: unsigned REGSLP :1;
[; ;pic18f24j50.h: 10273: };
[; ;pic18f24j50.h: 10274: struct {
[; ;pic18f24j50.h: 10275: unsigned SWDTE :1;
[; ;pic18f24j50.h: 10276: };
[; ;pic18f24j50.h: 10277: } WDTCONbits_t;
[; ;pic18f24j50.h: 10278: extern volatile WDTCONbits_t WDTCONbits __at(0xFC0);
[; ;pic18f24j50.h: 10323: extern volatile unsigned char ADCON1 __at(0xFC1);
"10325
[; ;pic18f24j50.h: 10325: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f24j50.h: 10328: typedef union {
[; ;pic18f24j50.h: 10329: struct {
[; ;pic18f24j50.h: 10330: unsigned ADCS :3;
[; ;pic18f24j50.h: 10331: unsigned ACQT :3;
[; ;pic18f24j50.h: 10332: unsigned ADCAL :1;
[; ;pic18f24j50.h: 10333: unsigned ADFM :1;
[; ;pic18f24j50.h: 10334: };
[; ;pic18f24j50.h: 10335: struct {
[; ;pic18f24j50.h: 10336: unsigned ADCS0 :1;
[; ;pic18f24j50.h: 10337: unsigned ADCS1 :1;
[; ;pic18f24j50.h: 10338: unsigned ADCS2 :1;
[; ;pic18f24j50.h: 10339: unsigned ACQT0 :1;
[; ;pic18f24j50.h: 10340: unsigned ACQT1 :1;
[; ;pic18f24j50.h: 10341: unsigned ACQT2 :1;
[; ;pic18f24j50.h: 10342: };
[; ;pic18f24j50.h: 10343: struct {
[; ;pic18f24j50.h: 10344: unsigned :3;
[; ;pic18f24j50.h: 10345: unsigned CHSN3 :1;
[; ;pic18f24j50.h: 10346: unsigned VCFG01 :1;
[; ;pic18f24j50.h: 10347: unsigned VCFG11 :1;
[; ;pic18f24j50.h: 10348: };
[; ;pic18f24j50.h: 10349: } ADCON1bits_t;
[; ;pic18f24j50.h: 10350: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f24j50.h: 10420: extern volatile unsigned char ADCON0 __at(0xFC2);
"10422
[; ;pic18f24j50.h: 10422: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f24j50.h: 10425: typedef union {
[; ;pic18f24j50.h: 10426: struct {
[; ;pic18f24j50.h: 10427: unsigned :1;
[; ;pic18f24j50.h: 10428: unsigned GO_NOT_DONE :1;
[; ;pic18f24j50.h: 10429: };
[; ;pic18f24j50.h: 10430: struct {
[; ;pic18f24j50.h: 10431: unsigned ADON :1;
[; ;pic18f24j50.h: 10432: unsigned GO_nDONE :1;
[; ;pic18f24j50.h: 10433: unsigned CHS :4;
[; ;pic18f24j50.h: 10434: unsigned VCFG :2;
[; ;pic18f24j50.h: 10435: };
[; ;pic18f24j50.h: 10436: struct {
[; ;pic18f24j50.h: 10437: unsigned :1;
[; ;pic18f24j50.h: 10438: unsigned GO_DONE :1;
[; ;pic18f24j50.h: 10439: unsigned CHS0 :1;
[; ;pic18f24j50.h: 10440: unsigned CHS1 :1;
[; ;pic18f24j50.h: 10441: unsigned CHS2 :1;
[; ;pic18f24j50.h: 10442: unsigned CHS3 :1;
[; ;pic18f24j50.h: 10443: unsigned VCFG0 :1;
[; ;pic18f24j50.h: 10444: unsigned VCFG1 :1;
[; ;pic18f24j50.h: 10445: };
[; ;pic18f24j50.h: 10446: struct {
[; ;pic18f24j50.h: 10447: unsigned :1;
[; ;pic18f24j50.h: 10448: unsigned DONE :1;
[; ;pic18f24j50.h: 10449: };
[; ;pic18f24j50.h: 10450: struct {
[; ;pic18f24j50.h: 10451: unsigned :1;
[; ;pic18f24j50.h: 10452: unsigned GO :1;
[; ;pic18f24j50.h: 10453: };
[; ;pic18f24j50.h: 10454: struct {
[; ;pic18f24j50.h: 10455: unsigned :1;
[; ;pic18f24j50.h: 10456: unsigned NOT_DONE :1;
[; ;pic18f24j50.h: 10457: };
[; ;pic18f24j50.h: 10458: struct {
[; ;pic18f24j50.h: 10459: unsigned :1;
[; ;pic18f24j50.h: 10460: unsigned nDONE :1;
[; ;pic18f24j50.h: 10461: };
[; ;pic18f24j50.h: 10462: struct {
[; ;pic18f24j50.h: 10463: unsigned :1;
[; ;pic18f24j50.h: 10464: unsigned GODONE :1;
[; ;pic18f24j50.h: 10465: unsigned :5;
[; ;pic18f24j50.h: 10466: unsigned ADCAL :1;
[; ;pic18f24j50.h: 10467: };
[; ;pic18f24j50.h: 10468: } ADCON0bits_t;
[; ;pic18f24j50.h: 10469: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f24j50.h: 10564: extern volatile unsigned short ADRES __at(0xFC3);
"10566
[; ;pic18f24j50.h: 10566: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f24j50.h: 10571: extern volatile unsigned char ADRESL __at(0xFC3);
"10573
[; ;pic18f24j50.h: 10573: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f24j50.h: 10576: typedef union {
[; ;pic18f24j50.h: 10577: struct {
[; ;pic18f24j50.h: 10578: unsigned ADRESL :8;
[; ;pic18f24j50.h: 10579: };
[; ;pic18f24j50.h: 10580: } ADRESLbits_t;
[; ;pic18f24j50.h: 10581: extern volatile ADRESLbits_t ADRESLbits __at(0xFC3);
[; ;pic18f24j50.h: 10591: extern volatile unsigned char ADRESH __at(0xFC4);
"10593
[; ;pic18f24j50.h: 10593: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f24j50.h: 10596: typedef union {
[; ;pic18f24j50.h: 10597: struct {
[; ;pic18f24j50.h: 10598: unsigned ADRESH :8;
[; ;pic18f24j50.h: 10599: };
[; ;pic18f24j50.h: 10600: } ADRESHbits_t;
[; ;pic18f24j50.h: 10601: extern volatile ADRESHbits_t ADRESHbits __at(0xFC4);
[; ;pic18f24j50.h: 10611: extern volatile unsigned char SSP1CON2 __at(0xFC5);
"10613
[; ;pic18f24j50.h: 10613: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f24j50.h: 10616: extern volatile unsigned char SSPCON2 __at(0xFC5);
"10618
[; ;pic18f24j50.h: 10618: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f24j50.h: 10621: typedef union {
[; ;pic18f24j50.h: 10622: struct {
[; ;pic18f24j50.h: 10623: unsigned SEN :1;
[; ;pic18f24j50.h: 10624: unsigned RSEN :1;
[; ;pic18f24j50.h: 10625: unsigned PEN :1;
[; ;pic18f24j50.h: 10626: unsigned RCEN :1;
[; ;pic18f24j50.h: 10627: unsigned ACKEN :1;
[; ;pic18f24j50.h: 10628: unsigned ACKDT :1;
[; ;pic18f24j50.h: 10629: unsigned ACKSTAT :1;
[; ;pic18f24j50.h: 10630: unsigned GCEN :1;
[; ;pic18f24j50.h: 10631: };
[; ;pic18f24j50.h: 10632: struct {
[; ;pic18f24j50.h: 10633: unsigned :1;
[; ;pic18f24j50.h: 10634: unsigned ADMSK1 :1;
[; ;pic18f24j50.h: 10635: unsigned ADMSK2 :1;
[; ;pic18f24j50.h: 10636: unsigned ADMSK3 :1;
[; ;pic18f24j50.h: 10637: unsigned ADMSK4 :1;
[; ;pic18f24j50.h: 10638: unsigned ADMSK5 :1;
[; ;pic18f24j50.h: 10639: };
[; ;pic18f24j50.h: 10640: struct {
[; ;pic18f24j50.h: 10641: unsigned SEN1 :1;
[; ;pic18f24j50.h: 10642: unsigned ADMSK11 :1;
[; ;pic18f24j50.h: 10643: unsigned ADMSK21 :1;
[; ;pic18f24j50.h: 10644: unsigned ADMSK31 :1;
[; ;pic18f24j50.h: 10645: unsigned ACKEN1 :1;
[; ;pic18f24j50.h: 10646: unsigned ACKDT1 :1;
[; ;pic18f24j50.h: 10647: unsigned ACKSTAT1 :1;
[; ;pic18f24j50.h: 10648: unsigned GCEN1 :1;
[; ;pic18f24j50.h: 10649: };
[; ;pic18f24j50.h: 10650: struct {
[; ;pic18f24j50.h: 10651: unsigned :1;
[; ;pic18f24j50.h: 10652: unsigned RSEN1 :1;
[; ;pic18f24j50.h: 10653: unsigned PEN1 :1;
[; ;pic18f24j50.h: 10654: unsigned RCEN1 :1;
[; ;pic18f24j50.h: 10655: unsigned ADMSK41 :1;
[; ;pic18f24j50.h: 10656: unsigned ADMSK51 :1;
[; ;pic18f24j50.h: 10657: };
[; ;pic18f24j50.h: 10658: } SSP1CON2bits_t;
[; ;pic18f24j50.h: 10659: extern volatile SSP1CON2bits_t SSP1CON2bits __at(0xFC5);
[; ;pic18f24j50.h: 10792: typedef union {
[; ;pic18f24j50.h: 10793: struct {
[; ;pic18f24j50.h: 10794: unsigned SEN :1;
[; ;pic18f24j50.h: 10795: unsigned RSEN :1;
[; ;pic18f24j50.h: 10796: unsigned PEN :1;
[; ;pic18f24j50.h: 10797: unsigned RCEN :1;
[; ;pic18f24j50.h: 10798: unsigned ACKEN :1;
[; ;pic18f24j50.h: 10799: unsigned ACKDT :1;
[; ;pic18f24j50.h: 10800: unsigned ACKSTAT :1;
[; ;pic18f24j50.h: 10801: unsigned GCEN :1;
[; ;pic18f24j50.h: 10802: };
[; ;pic18f24j50.h: 10803: struct {
[; ;pic18f24j50.h: 10804: unsigned :1;
[; ;pic18f24j50.h: 10805: unsigned ADMSK1 :1;
[; ;pic18f24j50.h: 10806: unsigned ADMSK2 :1;
[; ;pic18f24j50.h: 10807: unsigned ADMSK3 :1;
[; ;pic18f24j50.h: 10808: unsigned ADMSK4 :1;
[; ;pic18f24j50.h: 10809: unsigned ADMSK5 :1;
[; ;pic18f24j50.h: 10810: };
[; ;pic18f24j50.h: 10811: struct {
[; ;pic18f24j50.h: 10812: unsigned SEN1 :1;
[; ;pic18f24j50.h: 10813: unsigned ADMSK11 :1;
[; ;pic18f24j50.h: 10814: unsigned ADMSK21 :1;
[; ;pic18f24j50.h: 10815: unsigned ADMSK31 :1;
[; ;pic18f24j50.h: 10816: unsigned ACKEN1 :1;
[; ;pic18f24j50.h: 10817: unsigned ACKDT1 :1;
[; ;pic18f24j50.h: 10818: unsigned ACKSTAT1 :1;
[; ;pic18f24j50.h: 10819: unsigned GCEN1 :1;
[; ;pic18f24j50.h: 10820: };
[; ;pic18f24j50.h: 10821: struct {
[; ;pic18f24j50.h: 10822: unsigned :1;
[; ;pic18f24j50.h: 10823: unsigned RSEN1 :1;
[; ;pic18f24j50.h: 10824: unsigned PEN1 :1;
[; ;pic18f24j50.h: 10825: unsigned RCEN1 :1;
[; ;pic18f24j50.h: 10826: unsigned ADMSK41 :1;
[; ;pic18f24j50.h: 10827: unsigned ADMSK51 :1;
[; ;pic18f24j50.h: 10828: };
[; ;pic18f24j50.h: 10829: } SSPCON2bits_t;
[; ;pic18f24j50.h: 10830: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f24j50.h: 10965: extern volatile unsigned char SSP1CON1 __at(0xFC6);
"10967
[; ;pic18f24j50.h: 10967: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f24j50.h: 10970: extern volatile unsigned char SSPCON1 __at(0xFC6);
"10972
[; ;pic18f24j50.h: 10972: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f24j50.h: 10975: typedef union {
[; ;pic18f24j50.h: 10976: struct {
[; ;pic18f24j50.h: 10977: unsigned SSPM :4;
[; ;pic18f24j50.h: 10978: unsigned CKP :1;
[; ;pic18f24j50.h: 10979: unsigned SSPEN :1;
[; ;pic18f24j50.h: 10980: unsigned SSPOV :1;
[; ;pic18f24j50.h: 10981: unsigned WCOL :1;
[; ;pic18f24j50.h: 10982: };
[; ;pic18f24j50.h: 10983: struct {
[; ;pic18f24j50.h: 10984: unsigned SSPM0 :1;
[; ;pic18f24j50.h: 10985: unsigned SSPM1 :1;
[; ;pic18f24j50.h: 10986: unsigned SSPM2 :1;
[; ;pic18f24j50.h: 10987: unsigned SSPM3 :1;
[; ;pic18f24j50.h: 10988: };
[; ;pic18f24j50.h: 10989: struct {
[; ;pic18f24j50.h: 10990: unsigned SSPM01 :1;
[; ;pic18f24j50.h: 10991: unsigned SSPM11 :1;
[; ;pic18f24j50.h: 10992: unsigned SSPM21 :1;
[; ;pic18f24j50.h: 10993: unsigned SSPM31 :1;
[; ;pic18f24j50.h: 10994: unsigned CKP1 :1;
[; ;pic18f24j50.h: 10995: unsigned SSPEN1 :1;
[; ;pic18f24j50.h: 10996: unsigned SSPOV1 :1;
[; ;pic18f24j50.h: 10997: unsigned WCOL1 :1;
[; ;pic18f24j50.h: 10998: };
[; ;pic18f24j50.h: 10999: } SSP1CON1bits_t;
[; ;pic18f24j50.h: 11000: extern volatile SSP1CON1bits_t SSP1CON1bits __at(0xFC6);
[; ;pic18f24j50.h: 11088: typedef union {
[; ;pic18f24j50.h: 11089: struct {
[; ;pic18f24j50.h: 11090: unsigned SSPM :4;
[; ;pic18f24j50.h: 11091: unsigned CKP :1;
[; ;pic18f24j50.h: 11092: unsigned SSPEN :1;
[; ;pic18f24j50.h: 11093: unsigned SSPOV :1;
[; ;pic18f24j50.h: 11094: unsigned WCOL :1;
[; ;pic18f24j50.h: 11095: };
[; ;pic18f24j50.h: 11096: struct {
[; ;pic18f24j50.h: 11097: unsigned SSPM0 :1;
[; ;pic18f24j50.h: 11098: unsigned SSPM1 :1;
[; ;pic18f24j50.h: 11099: unsigned SSPM2 :1;
[; ;pic18f24j50.h: 11100: unsigned SSPM3 :1;
[; ;pic18f24j50.h: 11101: };
[; ;pic18f24j50.h: 11102: struct {
[; ;pic18f24j50.h: 11103: unsigned SSPM01 :1;
[; ;pic18f24j50.h: 11104: unsigned SSPM11 :1;
[; ;pic18f24j50.h: 11105: unsigned SSPM21 :1;
[; ;pic18f24j50.h: 11106: unsigned SSPM31 :1;
[; ;pic18f24j50.h: 11107: unsigned CKP1 :1;
[; ;pic18f24j50.h: 11108: unsigned SSPEN1 :1;
[; ;pic18f24j50.h: 11109: unsigned SSPOV1 :1;
[; ;pic18f24j50.h: 11110: unsigned WCOL1 :1;
[; ;pic18f24j50.h: 11111: };
[; ;pic18f24j50.h: 11112: } SSPCON1bits_t;
[; ;pic18f24j50.h: 11113: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f24j50.h: 11203: extern volatile unsigned char SSP1STAT __at(0xFC7);
"11205
[; ;pic18f24j50.h: 11205: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f24j50.h: 11208: extern volatile unsigned char SSPSTAT __at(0xFC7);
"11210
[; ;pic18f24j50.h: 11210: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f24j50.h: 11213: typedef union {
[; ;pic18f24j50.h: 11214: struct {
[; ;pic18f24j50.h: 11215: unsigned :2;
[; ;pic18f24j50.h: 11216: unsigned R_NOT_W :1;
[; ;pic18f24j50.h: 11217: };
[; ;pic18f24j50.h: 11218: struct {
[; ;pic18f24j50.h: 11219: unsigned :5;
[; ;pic18f24j50.h: 11220: unsigned D_NOT_A :1;
[; ;pic18f24j50.h: 11221: };
[; ;pic18f24j50.h: 11222: struct {
[; ;pic18f24j50.h: 11223: unsigned BF :1;
[; ;pic18f24j50.h: 11224: unsigned UA :1;
[; ;pic18f24j50.h: 11225: unsigned R_nW :1;
[; ;pic18f24j50.h: 11226: unsigned S :1;
[; ;pic18f24j50.h: 11227: unsigned P :1;
[; ;pic18f24j50.h: 11228: unsigned D_nA :1;
[; ;pic18f24j50.h: 11229: unsigned CKE :1;
[; ;pic18f24j50.h: 11230: unsigned SMP :1;
[; ;pic18f24j50.h: 11231: };
[; ;pic18f24j50.h: 11232: struct {
[; ;pic18f24j50.h: 11233: unsigned :2;
[; ;pic18f24j50.h: 11234: unsigned R :1;
[; ;pic18f24j50.h: 11235: unsigned :2;
[; ;pic18f24j50.h: 11236: unsigned D :1;
[; ;pic18f24j50.h: 11237: };
[; ;pic18f24j50.h: 11238: struct {
[; ;pic18f24j50.h: 11239: unsigned :2;
[; ;pic18f24j50.h: 11240: unsigned R_W :1;
[; ;pic18f24j50.h: 11241: unsigned :2;
[; ;pic18f24j50.h: 11242: unsigned D_A :1;
[; ;pic18f24j50.h: 11243: };
[; ;pic18f24j50.h: 11244: struct {
[; ;pic18f24j50.h: 11245: unsigned :2;
[; ;pic18f24j50.h: 11246: unsigned nW :1;
[; ;pic18f24j50.h: 11247: unsigned :2;
[; ;pic18f24j50.h: 11248: unsigned nA :1;
[; ;pic18f24j50.h: 11249: };
[; ;pic18f24j50.h: 11250: struct {
[; ;pic18f24j50.h: 11251: unsigned :2;
[; ;pic18f24j50.h: 11252: unsigned NOT_WRITE :1;
[; ;pic18f24j50.h: 11253: };
[; ;pic18f24j50.h: 11254: struct {
[; ;pic18f24j50.h: 11255: unsigned :5;
[; ;pic18f24j50.h: 11256: unsigned NOT_ADDRESS :1;
[; ;pic18f24j50.h: 11257: };
[; ;pic18f24j50.h: 11258: struct {
[; ;pic18f24j50.h: 11259: unsigned :2;
[; ;pic18f24j50.h: 11260: unsigned nWRITE :1;
[; ;pic18f24j50.h: 11261: unsigned :2;
[; ;pic18f24j50.h: 11262: unsigned nADDRESS :1;
[; ;pic18f24j50.h: 11263: };
[; ;pic18f24j50.h: 11264: struct {
[; ;pic18f24j50.h: 11265: unsigned :2;
[; ;pic18f24j50.h: 11266: unsigned READ_WRITE :1;
[; ;pic18f24j50.h: 11267: unsigned :2;
[; ;pic18f24j50.h: 11268: unsigned DATA_ADDRESS :1;
[; ;pic18f24j50.h: 11269: };
[; ;pic18f24j50.h: 11270: struct {
[; ;pic18f24j50.h: 11271: unsigned :2;
[; ;pic18f24j50.h: 11272: unsigned I2C_READ :1;
[; ;pic18f24j50.h: 11273: unsigned I2C_START :1;
[; ;pic18f24j50.h: 11274: unsigned I2C_STOP :1;
[; ;pic18f24j50.h: 11275: unsigned I2C_DAT :1;
[; ;pic18f24j50.h: 11276: };
[; ;pic18f24j50.h: 11277: struct {
[; ;pic18f24j50.h: 11278: unsigned :2;
[; ;pic18f24j50.h: 11279: unsigned R_NOT_W1 :1;
[; ;pic18f24j50.h: 11280: };
[; ;pic18f24j50.h: 11281: struct {
[; ;pic18f24j50.h: 11282: unsigned :5;
[; ;pic18f24j50.h: 11283: unsigned D_NOT_A1 :1;
[; ;pic18f24j50.h: 11284: };
[; ;pic18f24j50.h: 11285: struct {
[; ;pic18f24j50.h: 11286: unsigned BF1 :1;
[; ;pic18f24j50.h: 11287: unsigned UA1 :1;
[; ;pic18f24j50.h: 11288: unsigned R_nW1 :1;
[; ;pic18f24j50.h: 11289: unsigned S1 :1;
[; ;pic18f24j50.h: 11290: unsigned P1 :1;
[; ;pic18f24j50.h: 11291: unsigned D_nA1 :1;
[; ;pic18f24j50.h: 11292: unsigned CKE1 :1;
[; ;pic18f24j50.h: 11293: unsigned SMP1 :1;
[; ;pic18f24j50.h: 11294: };
[; ;pic18f24j50.h: 11295: struct {
[; ;pic18f24j50.h: 11296: unsigned :2;
[; ;pic18f24j50.h: 11297: unsigned R1 :1;
[; ;pic18f24j50.h: 11298: unsigned :2;
[; ;pic18f24j50.h: 11299: unsigned D1 :1;
[; ;pic18f24j50.h: 11300: };
[; ;pic18f24j50.h: 11301: struct {
[; ;pic18f24j50.h: 11302: unsigned :2;
[; ;pic18f24j50.h: 11303: unsigned D_A1 :1;
[; ;pic18f24j50.h: 11304: unsigned :2;
[; ;pic18f24j50.h: 11305: unsigned R_W1 :1;
[; ;pic18f24j50.h: 11306: };
[; ;pic18f24j50.h: 11307: struct {
[; ;pic18f24j50.h: 11308: unsigned :2;
[; ;pic18f24j50.h: 11309: unsigned NOT_W1 :1;
[; ;pic18f24j50.h: 11310: };
[; ;pic18f24j50.h: 11311: struct {
[; ;pic18f24j50.h: 11312: unsigned :5;
[; ;pic18f24j50.h: 11313: unsigned NOT_A1 :1;
[; ;pic18f24j50.h: 11314: };
[; ;pic18f24j50.h: 11315: struct {
[; ;pic18f24j50.h: 11316: unsigned :2;
[; ;pic18f24j50.h: 11317: unsigned nW1 :1;
[; ;pic18f24j50.h: 11318: unsigned :2;
[; ;pic18f24j50.h: 11319: unsigned nA1 :1;
[; ;pic18f24j50.h: 11320: };
[; ;pic18f24j50.h: 11321: struct {
[; ;pic18f24j50.h: 11322: unsigned :2;
[; ;pic18f24j50.h: 11323: unsigned NOT_WRITE1 :1;
[; ;pic18f24j50.h: 11324: };
[; ;pic18f24j50.h: 11325: struct {
[; ;pic18f24j50.h: 11326: unsigned :5;
[; ;pic18f24j50.h: 11327: unsigned NOT_ADDRESS1 :1;
[; ;pic18f24j50.h: 11328: };
[; ;pic18f24j50.h: 11329: struct {
[; ;pic18f24j50.h: 11330: unsigned :2;
[; ;pic18f24j50.h: 11331: unsigned nWRITE1 :1;
[; ;pic18f24j50.h: 11332: unsigned :2;
[; ;pic18f24j50.h: 11333: unsigned nADDRESS1 :1;
[; ;pic18f24j50.h: 11334: };
[; ;pic18f24j50.h: 11335: struct {
[; ;pic18f24j50.h: 11336: unsigned :2;
[; ;pic18f24j50.h: 11337: unsigned READ_WRITE1 :1;
[; ;pic18f24j50.h: 11338: unsigned :2;
[; ;pic18f24j50.h: 11339: unsigned DATA_ADDRESS1 :1;
[; ;pic18f24j50.h: 11340: };
[; ;pic18f24j50.h: 11341: struct {
[; ;pic18f24j50.h: 11342: unsigned :2;
[; ;pic18f24j50.h: 11343: unsigned I2C_READ1 :1;
[; ;pic18f24j50.h: 11344: unsigned I2C_START1 :1;
[; ;pic18f24j50.h: 11345: unsigned I2C_STOP1 :1;
[; ;pic18f24j50.h: 11346: unsigned I2C_DAT1 :1;
[; ;pic18f24j50.h: 11347: };
[; ;pic18f24j50.h: 11348: struct {
[; ;pic18f24j50.h: 11349: unsigned :2;
[; ;pic18f24j50.h: 11350: unsigned RW :1;
[; ;pic18f24j50.h: 11351: unsigned START :1;
[; ;pic18f24j50.h: 11352: unsigned STOP :1;
[; ;pic18f24j50.h: 11353: unsigned DA :1;
[; ;pic18f24j50.h: 11354: };
[; ;pic18f24j50.h: 11355: struct {
[; ;pic18f24j50.h: 11356: unsigned :2;
[; ;pic18f24j50.h: 11357: unsigned RW1 :1;
[; ;pic18f24j50.h: 11358: unsigned START1 :1;
[; ;pic18f24j50.h: 11359: unsigned STOP1 :1;
[; ;pic18f24j50.h: 11360: unsigned DA1 :1;
[; ;pic18f24j50.h: 11361: };
[; ;pic18f24j50.h: 11362: struct {
[; ;pic18f24j50.h: 11363: unsigned :2;
[; ;pic18f24j50.h: 11364: unsigned NOT_W :1;
[; ;pic18f24j50.h: 11365: };
[; ;pic18f24j50.h: 11366: struct {
[; ;pic18f24j50.h: 11367: unsigned :5;
[; ;pic18f24j50.h: 11368: unsigned NOT_A :1;
[; ;pic18f24j50.h: 11369: };
[; ;pic18f24j50.h: 11370: } SSP1STATbits_t;
[; ;pic18f24j50.h: 11371: extern volatile SSP1STATbits_t SSP1STATbits __at(0xFC7);
[; ;pic18f24j50.h: 11694: typedef union {
[; ;pic18f24j50.h: 11695: struct {
[; ;pic18f24j50.h: 11696: unsigned :2;
[; ;pic18f24j50.h: 11697: unsigned R_NOT_W :1;
[; ;pic18f24j50.h: 11698: };
[; ;pic18f24j50.h: 11699: struct {
[; ;pic18f24j50.h: 11700: unsigned :5;
[; ;pic18f24j50.h: 11701: unsigned D_NOT_A :1;
[; ;pic18f24j50.h: 11702: };
[; ;pic18f24j50.h: 11703: struct {
[; ;pic18f24j50.h: 11704: unsigned BF :1;
[; ;pic18f24j50.h: 11705: unsigned UA :1;
[; ;pic18f24j50.h: 11706: unsigned R_nW :1;
[; ;pic18f24j50.h: 11707: unsigned S :1;
[; ;pic18f24j50.h: 11708: unsigned P :1;
[; ;pic18f24j50.h: 11709: unsigned D_nA :1;
[; ;pic18f24j50.h: 11710: unsigned CKE :1;
[; ;pic18f24j50.h: 11711: unsigned SMP :1;
[; ;pic18f24j50.h: 11712: };
[; ;pic18f24j50.h: 11713: struct {
[; ;pic18f24j50.h: 11714: unsigned :2;
[; ;pic18f24j50.h: 11715: unsigned R :1;
[; ;pic18f24j50.h: 11716: unsigned :2;
[; ;pic18f24j50.h: 11717: unsigned D :1;
[; ;pic18f24j50.h: 11718: };
[; ;pic18f24j50.h: 11719: struct {
[; ;pic18f24j50.h: 11720: unsigned :2;
[; ;pic18f24j50.h: 11721: unsigned R_W :1;
[; ;pic18f24j50.h: 11722: unsigned :2;
[; ;pic18f24j50.h: 11723: unsigned D_A :1;
[; ;pic18f24j50.h: 11724: };
[; ;pic18f24j50.h: 11725: struct {
[; ;pic18f24j50.h: 11726: unsigned :2;
[; ;pic18f24j50.h: 11727: unsigned nW :1;
[; ;pic18f24j50.h: 11728: unsigned :2;
[; ;pic18f24j50.h: 11729: unsigned nA :1;
[; ;pic18f24j50.h: 11730: };
[; ;pic18f24j50.h: 11731: struct {
[; ;pic18f24j50.h: 11732: unsigned :2;
[; ;pic18f24j50.h: 11733: unsigned NOT_WRITE :1;
[; ;pic18f24j50.h: 11734: };
[; ;pic18f24j50.h: 11735: struct {
[; ;pic18f24j50.h: 11736: unsigned :5;
[; ;pic18f24j50.h: 11737: unsigned NOT_ADDRESS :1;
[; ;pic18f24j50.h: 11738: };
[; ;pic18f24j50.h: 11739: struct {
[; ;pic18f24j50.h: 11740: unsigned :2;
[; ;pic18f24j50.h: 11741: unsigned nWRITE :1;
[; ;pic18f24j50.h: 11742: unsigned :2;
[; ;pic18f24j50.h: 11743: unsigned nADDRESS :1;
[; ;pic18f24j50.h: 11744: };
[; ;pic18f24j50.h: 11745: struct {
[; ;pic18f24j50.h: 11746: unsigned :2;
[; ;pic18f24j50.h: 11747: unsigned READ_WRITE :1;
[; ;pic18f24j50.h: 11748: unsigned :2;
[; ;pic18f24j50.h: 11749: unsigned DATA_ADDRESS :1;
[; ;pic18f24j50.h: 11750: };
[; ;pic18f24j50.h: 11751: struct {
[; ;pic18f24j50.h: 11752: unsigned :2;
[; ;pic18f24j50.h: 11753: unsigned I2C_READ :1;
[; ;pic18f24j50.h: 11754: unsigned I2C_START :1;
[; ;pic18f24j50.h: 11755: unsigned I2C_STOP :1;
[; ;pic18f24j50.h: 11756: unsigned I2C_DAT :1;
[; ;pic18f24j50.h: 11757: };
[; ;pic18f24j50.h: 11758: struct {
[; ;pic18f24j50.h: 11759: unsigned :2;
[; ;pic18f24j50.h: 11760: unsigned R_NOT_W1 :1;
[; ;pic18f24j50.h: 11761: };
[; ;pic18f24j50.h: 11762: struct {
[; ;pic18f24j50.h: 11763: unsigned :5;
[; ;pic18f24j50.h: 11764: unsigned D_NOT_A1 :1;
[; ;pic18f24j50.h: 11765: };
[; ;pic18f24j50.h: 11766: struct {
[; ;pic18f24j50.h: 11767: unsigned BF1 :1;
[; ;pic18f24j50.h: 11768: unsigned UA1 :1;
[; ;pic18f24j50.h: 11769: unsigned R_nW1 :1;
[; ;pic18f24j50.h: 11770: unsigned S1 :1;
[; ;pic18f24j50.h: 11771: unsigned P1 :1;
[; ;pic18f24j50.h: 11772: unsigned D_nA1 :1;
[; ;pic18f24j50.h: 11773: unsigned CKE1 :1;
[; ;pic18f24j50.h: 11774: unsigned SMP1 :1;
[; ;pic18f24j50.h: 11775: };
[; ;pic18f24j50.h: 11776: struct {
[; ;pic18f24j50.h: 11777: unsigned :2;
[; ;pic18f24j50.h: 11778: unsigned R1 :1;
[; ;pic18f24j50.h: 11779: unsigned :2;
[; ;pic18f24j50.h: 11780: unsigned D1 :1;
[; ;pic18f24j50.h: 11781: };
[; ;pic18f24j50.h: 11782: struct {
[; ;pic18f24j50.h: 11783: unsigned :2;
[; ;pic18f24j50.h: 11784: unsigned D_A1 :1;
[; ;pic18f24j50.h: 11785: unsigned :2;
[; ;pic18f24j50.h: 11786: unsigned R_W1 :1;
[; ;pic18f24j50.h: 11787: };
[; ;pic18f24j50.h: 11788: struct {
[; ;pic18f24j50.h: 11789: unsigned :2;
[; ;pic18f24j50.h: 11790: unsigned NOT_W1 :1;
[; ;pic18f24j50.h: 11791: };
[; ;pic18f24j50.h: 11792: struct {
[; ;pic18f24j50.h: 11793: unsigned :5;
[; ;pic18f24j50.h: 11794: unsigned NOT_A1 :1;
[; ;pic18f24j50.h: 11795: };
[; ;pic18f24j50.h: 11796: struct {
[; ;pic18f24j50.h: 11797: unsigned :2;
[; ;pic18f24j50.h: 11798: unsigned nW1 :1;
[; ;pic18f24j50.h: 11799: unsigned :2;
[; ;pic18f24j50.h: 11800: unsigned nA1 :1;
[; ;pic18f24j50.h: 11801: };
[; ;pic18f24j50.h: 11802: struct {
[; ;pic18f24j50.h: 11803: unsigned :2;
[; ;pic18f24j50.h: 11804: unsigned NOT_WRITE1 :1;
[; ;pic18f24j50.h: 11805: };
[; ;pic18f24j50.h: 11806: struct {
[; ;pic18f24j50.h: 11807: unsigned :5;
[; ;pic18f24j50.h: 11808: unsigned NOT_ADDRESS1 :1;
[; ;pic18f24j50.h: 11809: };
[; ;pic18f24j50.h: 11810: struct {
[; ;pic18f24j50.h: 11811: unsigned :2;
[; ;pic18f24j50.h: 11812: unsigned nWRITE1 :1;
[; ;pic18f24j50.h: 11813: unsigned :2;
[; ;pic18f24j50.h: 11814: unsigned nADDRESS1 :1;
[; ;pic18f24j50.h: 11815: };
[; ;pic18f24j50.h: 11816: struct {
[; ;pic18f24j50.h: 11817: unsigned :2;
[; ;pic18f24j50.h: 11818: unsigned READ_WRITE1 :1;
[; ;pic18f24j50.h: 11819: unsigned :2;
[; ;pic18f24j50.h: 11820: unsigned DATA_ADDRESS1 :1;
[; ;pic18f24j50.h: 11821: };
[; ;pic18f24j50.h: 11822: struct {
[; ;pic18f24j50.h: 11823: unsigned :2;
[; ;pic18f24j50.h: 11824: unsigned I2C_READ1 :1;
[; ;pic18f24j50.h: 11825: unsigned I2C_START1 :1;
[; ;pic18f24j50.h: 11826: unsigned I2C_STOP1 :1;
[; ;pic18f24j50.h: 11827: unsigned I2C_DAT1 :1;
[; ;pic18f24j50.h: 11828: };
[; ;pic18f24j50.h: 11829: struct {
[; ;pic18f24j50.h: 11830: unsigned :2;
[; ;pic18f24j50.h: 11831: unsigned RW :1;
[; ;pic18f24j50.h: 11832: unsigned START :1;
[; ;pic18f24j50.h: 11833: unsigned STOP :1;
[; ;pic18f24j50.h: 11834: unsigned DA :1;
[; ;pic18f24j50.h: 11835: };
[; ;pic18f24j50.h: 11836: struct {
[; ;pic18f24j50.h: 11837: unsigned :2;
[; ;pic18f24j50.h: 11838: unsigned RW1 :1;
[; ;pic18f24j50.h: 11839: unsigned START1 :1;
[; ;pic18f24j50.h: 11840: unsigned STOP1 :1;
[; ;pic18f24j50.h: 11841: unsigned DA1 :1;
[; ;pic18f24j50.h: 11842: };
[; ;pic18f24j50.h: 11843: struct {
[; ;pic18f24j50.h: 11844: unsigned :2;
[; ;pic18f24j50.h: 11845: unsigned NOT_W :1;
[; ;pic18f24j50.h: 11846: };
[; ;pic18f24j50.h: 11847: struct {
[; ;pic18f24j50.h: 11848: unsigned :5;
[; ;pic18f24j50.h: 11849: unsigned NOT_A :1;
[; ;pic18f24j50.h: 11850: };
[; ;pic18f24j50.h: 11851: } SSPSTATbits_t;
[; ;pic18f24j50.h: 11852: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f24j50.h: 12177: extern volatile unsigned char SSP1ADD __at(0xFC8);
"12179
[; ;pic18f24j50.h: 12179: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f24j50.h: 12182: extern volatile unsigned char SSPADD __at(0xFC8);
"12184
[; ;pic18f24j50.h: 12184: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f24j50.h: 12186: extern volatile unsigned char SSP1MSK __at(0xFC8);
"12188
[; ;pic18f24j50.h: 12188: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f24j50.h: 12191: typedef union {
[; ;pic18f24j50.h: 12192: struct {
[; ;pic18f24j50.h: 12193: unsigned SSPADD :8;
[; ;pic18f24j50.h: 12194: };
[; ;pic18f24j50.h: 12195: struct {
[; ;pic18f24j50.h: 12196: unsigned MSK0 :1;
[; ;pic18f24j50.h: 12197: unsigned MSK1 :1;
[; ;pic18f24j50.h: 12198: unsigned MSK2 :1;
[; ;pic18f24j50.h: 12199: unsigned MSK3 :1;
[; ;pic18f24j50.h: 12200: unsigned MSK4 :1;
[; ;pic18f24j50.h: 12201: unsigned MSK5 :1;
[; ;pic18f24j50.h: 12202: unsigned MSK6 :1;
[; ;pic18f24j50.h: 12203: unsigned MSK7 :1;
[; ;pic18f24j50.h: 12204: };
[; ;pic18f24j50.h: 12205: struct {
[; ;pic18f24j50.h: 12206: unsigned MSK01 :1;
[; ;pic18f24j50.h: 12207: unsigned MSK11 :1;
[; ;pic18f24j50.h: 12208: unsigned MSK21 :1;
[; ;pic18f24j50.h: 12209: unsigned MSK31 :1;
[; ;pic18f24j50.h: 12210: unsigned MSK41 :1;
[; ;pic18f24j50.h: 12211: unsigned MSK51 :1;
[; ;pic18f24j50.h: 12212: unsigned MSK61 :1;
[; ;pic18f24j50.h: 12213: unsigned MSK71 :1;
[; ;pic18f24j50.h: 12214: };
[; ;pic18f24j50.h: 12215: } SSP1ADDbits_t;
[; ;pic18f24j50.h: 12216: extern volatile SSP1ADDbits_t SSP1ADDbits __at(0xFC8);
[; ;pic18f24j50.h: 12304: typedef union {
[; ;pic18f24j50.h: 12305: struct {
[; ;pic18f24j50.h: 12306: unsigned SSPADD :8;
[; ;pic18f24j50.h: 12307: };
[; ;pic18f24j50.h: 12308: struct {
[; ;pic18f24j50.h: 12309: unsigned MSK0 :1;
[; ;pic18f24j50.h: 12310: unsigned MSK1 :1;
[; ;pic18f24j50.h: 12311: unsigned MSK2 :1;
[; ;pic18f24j50.h: 12312: unsigned MSK3 :1;
[; ;pic18f24j50.h: 12313: unsigned MSK4 :1;
[; ;pic18f24j50.h: 12314: unsigned MSK5 :1;
[; ;pic18f24j50.h: 12315: unsigned MSK6 :1;
[; ;pic18f24j50.h: 12316: unsigned MSK7 :1;
[; ;pic18f24j50.h: 12317: };
[; ;pic18f24j50.h: 12318: struct {
[; ;pic18f24j50.h: 12319: unsigned MSK01 :1;
[; ;pic18f24j50.h: 12320: unsigned MSK11 :1;
[; ;pic18f24j50.h: 12321: unsigned MSK21 :1;
[; ;pic18f24j50.h: 12322: unsigned MSK31 :1;
[; ;pic18f24j50.h: 12323: unsigned MSK41 :1;
[; ;pic18f24j50.h: 12324: unsigned MSK51 :1;
[; ;pic18f24j50.h: 12325: unsigned MSK61 :1;
[; ;pic18f24j50.h: 12326: unsigned MSK71 :1;
[; ;pic18f24j50.h: 12327: };
[; ;pic18f24j50.h: 12328: } SSPADDbits_t;
[; ;pic18f24j50.h: 12329: extern volatile SSPADDbits_t SSPADDbits __at(0xFC8);
[; ;pic18f24j50.h: 12416: typedef union {
[; ;pic18f24j50.h: 12417: struct {
[; ;pic18f24j50.h: 12418: unsigned SSPADD :8;
[; ;pic18f24j50.h: 12419: };
[; ;pic18f24j50.h: 12420: struct {
[; ;pic18f24j50.h: 12421: unsigned MSK0 :1;
[; ;pic18f24j50.h: 12422: unsigned MSK1 :1;
[; ;pic18f24j50.h: 12423: unsigned MSK2 :1;
[; ;pic18f24j50.h: 12424: unsigned MSK3 :1;
[; ;pic18f24j50.h: 12425: unsigned MSK4 :1;
[; ;pic18f24j50.h: 12426: unsigned MSK5 :1;
[; ;pic18f24j50.h: 12427: unsigned MSK6 :1;
[; ;pic18f24j50.h: 12428: unsigned MSK7 :1;
[; ;pic18f24j50.h: 12429: };
[; ;pic18f24j50.h: 12430: struct {
[; ;pic18f24j50.h: 12431: unsigned MSK01 :1;
[; ;pic18f24j50.h: 12432: unsigned MSK11 :1;
[; ;pic18f24j50.h: 12433: unsigned MSK21 :1;
[; ;pic18f24j50.h: 12434: unsigned MSK31 :1;
[; ;pic18f24j50.h: 12435: unsigned MSK41 :1;
[; ;pic18f24j50.h: 12436: unsigned MSK51 :1;
[; ;pic18f24j50.h: 12437: unsigned MSK61 :1;
[; ;pic18f24j50.h: 12438: unsigned MSK71 :1;
[; ;pic18f24j50.h: 12439: };
[; ;pic18f24j50.h: 12440: } SSP1MSKbits_t;
[; ;pic18f24j50.h: 12441: extern volatile SSP1MSKbits_t SSP1MSKbits __at(0xFC8);
[; ;pic18f24j50.h: 12531: extern volatile unsigned char SSP1BUF __at(0xFC9);
"12533
[; ;pic18f24j50.h: 12533: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f24j50.h: 12536: extern volatile unsigned char SSPBUF __at(0xFC9);
"12538
[; ;pic18f24j50.h: 12538: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f24j50.h: 12541: typedef union {
[; ;pic18f24j50.h: 12542: struct {
[; ;pic18f24j50.h: 12543: unsigned SSPBUF :8;
[; ;pic18f24j50.h: 12544: };
[; ;pic18f24j50.h: 12545: } SSP1BUFbits_t;
[; ;pic18f24j50.h: 12546: extern volatile SSP1BUFbits_t SSP1BUFbits __at(0xFC9);
[; ;pic18f24j50.h: 12554: typedef union {
[; ;pic18f24j50.h: 12555: struct {
[; ;pic18f24j50.h: 12556: unsigned SSPBUF :8;
[; ;pic18f24j50.h: 12557: };
[; ;pic18f24j50.h: 12558: } SSPBUFbits_t;
[; ;pic18f24j50.h: 12559: extern volatile SSPBUFbits_t SSPBUFbits __at(0xFC9);
[; ;pic18f24j50.h: 12569: extern volatile unsigned char T2CON __at(0xFCA);
"12571
[; ;pic18f24j50.h: 12571: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f24j50.h: 12574: typedef union {
[; ;pic18f24j50.h: 12575: struct {
[; ;pic18f24j50.h: 12576: unsigned T2CKPS :2;
[; ;pic18f24j50.h: 12577: unsigned TMR2ON :1;
[; ;pic18f24j50.h: 12578: unsigned T2OUTPS :4;
[; ;pic18f24j50.h: 12579: };
[; ;pic18f24j50.h: 12580: struct {
[; ;pic18f24j50.h: 12581: unsigned T2CKPS0 :1;
[; ;pic18f24j50.h: 12582: unsigned T2CKPS1 :1;
[; ;pic18f24j50.h: 12583: unsigned :1;
[; ;pic18f24j50.h: 12584: unsigned T2OUTPS0 :1;
[; ;pic18f24j50.h: 12585: unsigned T2OUTPS1 :1;
[; ;pic18f24j50.h: 12586: unsigned T2OUTPS2 :1;
[; ;pic18f24j50.h: 12587: unsigned T2OUTPS3 :1;
[; ;pic18f24j50.h: 12588: };
[; ;pic18f24j50.h: 12589: } T2CONbits_t;
[; ;pic18f24j50.h: 12590: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f24j50.h: 12640: extern volatile unsigned char PR2 __at(0xFCB);
"12642
[; ;pic18f24j50.h: 12642: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f24j50.h: 12645: extern volatile unsigned char MEMCON __at(0xFCB);
"12647
[; ;pic18f24j50.h: 12647: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f24j50.h: 12650: typedef union {
[; ;pic18f24j50.h: 12651: struct {
[; ;pic18f24j50.h: 12652: unsigned PR2 :8;
[; ;pic18f24j50.h: 12653: };
[; ;pic18f24j50.h: 12654: struct {
[; ;pic18f24j50.h: 12655: unsigned :7;
[; ;pic18f24j50.h: 12656: unsigned EBDIS :1;
[; ;pic18f24j50.h: 12657: };
[; ;pic18f24j50.h: 12658: struct {
[; ;pic18f24j50.h: 12659: unsigned :4;
[; ;pic18f24j50.h: 12660: unsigned WAIT0 :1;
[; ;pic18f24j50.h: 12661: };
[; ;pic18f24j50.h: 12662: struct {
[; ;pic18f24j50.h: 12663: unsigned :5;
[; ;pic18f24j50.h: 12664: unsigned WAIT1 :1;
[; ;pic18f24j50.h: 12665: };
[; ;pic18f24j50.h: 12666: struct {
[; ;pic18f24j50.h: 12667: unsigned WM0 :1;
[; ;pic18f24j50.h: 12668: };
[; ;pic18f24j50.h: 12669: struct {
[; ;pic18f24j50.h: 12670: unsigned :1;
[; ;pic18f24j50.h: 12671: unsigned WM1 :1;
[; ;pic18f24j50.h: 12672: };
[; ;pic18f24j50.h: 12673: } PR2bits_t;
[; ;pic18f24j50.h: 12674: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f24j50.h: 12707: typedef union {
[; ;pic18f24j50.h: 12708: struct {
[; ;pic18f24j50.h: 12709: unsigned PR2 :8;
[; ;pic18f24j50.h: 12710: };
[; ;pic18f24j50.h: 12711: struct {
[; ;pic18f24j50.h: 12712: unsigned :7;
[; ;pic18f24j50.h: 12713: unsigned EBDIS :1;
[; ;pic18f24j50.h: 12714: };
[; ;pic18f24j50.h: 12715: struct {
[; ;pic18f24j50.h: 12716: unsigned :4;
[; ;pic18f24j50.h: 12717: unsigned WAIT0 :1;
[; ;pic18f24j50.h: 12718: };
[; ;pic18f24j50.h: 12719: struct {
[; ;pic18f24j50.h: 12720: unsigned :5;
[; ;pic18f24j50.h: 12721: unsigned WAIT1 :1;
[; ;pic18f24j50.h: 12722: };
[; ;pic18f24j50.h: 12723: struct {
[; ;pic18f24j50.h: 12724: unsigned WM0 :1;
[; ;pic18f24j50.h: 12725: };
[; ;pic18f24j50.h: 12726: struct {
[; ;pic18f24j50.h: 12727: unsigned :1;
[; ;pic18f24j50.h: 12728: unsigned WM1 :1;
[; ;pic18f24j50.h: 12729: };
[; ;pic18f24j50.h: 12730: } MEMCONbits_t;
[; ;pic18f24j50.h: 12731: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f24j50.h: 12766: extern volatile unsigned char TMR2 __at(0xFCC);
"12768
[; ;pic18f24j50.h: 12768: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f24j50.h: 12771: typedef union {
[; ;pic18f24j50.h: 12772: struct {
[; ;pic18f24j50.h: 12773: unsigned TMR2 :8;
[; ;pic18f24j50.h: 12774: };
[; ;pic18f24j50.h: 12775: } TMR2bits_t;
[; ;pic18f24j50.h: 12776: extern volatile TMR2bits_t TMR2bits __at(0xFCC);
[; ;pic18f24j50.h: 12786: extern volatile unsigned char T1CON __at(0xFCD);
"12788
[; ;pic18f24j50.h: 12788: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f24j50.h: 12791: typedef union {
[; ;pic18f24j50.h: 12792: struct {
[; ;pic18f24j50.h: 12793: unsigned TMR1ON :1;
[; ;pic18f24j50.h: 12794: unsigned RD16 :1;
[; ;pic18f24j50.h: 12795: unsigned T1SYNC :1;
[; ;pic18f24j50.h: 12796: unsigned T1OSCEN :1;
[; ;pic18f24j50.h: 12797: unsigned T1CKPS :2;
[; ;pic18f24j50.h: 12798: unsigned TMR1CS :2;
[; ;pic18f24j50.h: 12799: };
[; ;pic18f24j50.h: 12800: struct {
[; ;pic18f24j50.h: 12801: unsigned :4;
[; ;pic18f24j50.h: 12802: unsigned T1CKPS0 :1;
[; ;pic18f24j50.h: 12803: unsigned T1CKPS1 :1;
[; ;pic18f24j50.h: 12804: unsigned TMR1CS0 :1;
[; ;pic18f24j50.h: 12805: unsigned TMR1CS1 :1;
[; ;pic18f24j50.h: 12806: };
[; ;pic18f24j50.h: 12807: struct {
[; ;pic18f24j50.h: 12808: unsigned :1;
[; ;pic18f24j50.h: 12809: unsigned RD161 :1;
[; ;pic18f24j50.h: 12810: unsigned T1SYNC1 :1;
[; ;pic18f24j50.h: 12811: unsigned T1OSCEN1 :1;
[; ;pic18f24j50.h: 12812: unsigned T1CKPS01 :1;
[; ;pic18f24j50.h: 12813: unsigned T1CKPS11 :1;
[; ;pic18f24j50.h: 12814: unsigned TMR1CS01 :1;
[; ;pic18f24j50.h: 12815: unsigned TMR1CS11 :1;
[; ;pic18f24j50.h: 12816: };
[; ;pic18f24j50.h: 12817: struct {
[; ;pic18f24j50.h: 12818: unsigned :3;
[; ;pic18f24j50.h: 12819: unsigned SOSCEN :1;
[; ;pic18f24j50.h: 12820: unsigned :3;
[; ;pic18f24j50.h: 12821: unsigned T1RD16 :1;
[; ;pic18f24j50.h: 12822: };
[; ;pic18f24j50.h: 12823: } T1CONbits_t;
[; ;pic18f24j50.h: 12824: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f24j50.h: 12924: extern volatile unsigned short TMR1 __at(0xFCE);
"12926
[; ;pic18f24j50.h: 12926: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f24j50.h: 12931: extern volatile unsigned char TMR1L __at(0xFCE);
"12933
[; ;pic18f24j50.h: 12933: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f24j50.h: 12936: typedef union {
[; ;pic18f24j50.h: 12937: struct {
[; ;pic18f24j50.h: 12938: unsigned TMR1L :8;
[; ;pic18f24j50.h: 12939: };
[; ;pic18f24j50.h: 12940: } TMR1Lbits_t;
[; ;pic18f24j50.h: 12941: extern volatile TMR1Lbits_t TMR1Lbits __at(0xFCE);
[; ;pic18f24j50.h: 12951: extern volatile unsigned char TMR1H __at(0xFCF);
"12953
[; ;pic18f24j50.h: 12953: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f24j50.h: 12956: typedef union {
[; ;pic18f24j50.h: 12957: struct {
[; ;pic18f24j50.h: 12958: unsigned TMR1H :8;
[; ;pic18f24j50.h: 12959: };
[; ;pic18f24j50.h: 12960: } TMR1Hbits_t;
[; ;pic18f24j50.h: 12961: extern volatile TMR1Hbits_t TMR1Hbits __at(0xFCF);
[; ;pic18f24j50.h: 12971: extern volatile unsigned char RCON __at(0xFD0);
"12973
[; ;pic18f24j50.h: 12973: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f24j50.h: 12976: typedef union {
[; ;pic18f24j50.h: 12977: struct {
[; ;pic18f24j50.h: 12978: unsigned NOT_BOR :1;
[; ;pic18f24j50.h: 12979: };
[; ;pic18f24j50.h: 12980: struct {
[; ;pic18f24j50.h: 12981: unsigned :1;
[; ;pic18f24j50.h: 12982: unsigned NOT_POR :1;
[; ;pic18f24j50.h: 12983: };
[; ;pic18f24j50.h: 12984: struct {
[; ;pic18f24j50.h: 12985: unsigned :2;
[; ;pic18f24j50.h: 12986: unsigned NOT_PD :1;
[; ;pic18f24j50.h: 12987: };
[; ;pic18f24j50.h: 12988: struct {
[; ;pic18f24j50.h: 12989: unsigned :3;
[; ;pic18f24j50.h: 12990: unsigned NOT_TO :1;
[; ;pic18f24j50.h: 12991: };
[; ;pic18f24j50.h: 12992: struct {
[; ;pic18f24j50.h: 12993: unsigned :4;
[; ;pic18f24j50.h: 12994: unsigned NOT_RI :1;
[; ;pic18f24j50.h: 12995: };
[; ;pic18f24j50.h: 12996: struct {
[; ;pic18f24j50.h: 12997: unsigned :5;
[; ;pic18f24j50.h: 12998: unsigned NOT_CM :1;
[; ;pic18f24j50.h: 12999: };
[; ;pic18f24j50.h: 13000: struct {
[; ;pic18f24j50.h: 13001: unsigned nBOR :1;
[; ;pic18f24j50.h: 13002: unsigned nPOR :1;
[; ;pic18f24j50.h: 13003: unsigned nPD :1;
[; ;pic18f24j50.h: 13004: unsigned nTO :1;
[; ;pic18f24j50.h: 13005: unsigned nRI :1;
[; ;pic18f24j50.h: 13006: unsigned nCM :1;
[; ;pic18f24j50.h: 13007: unsigned :1;
[; ;pic18f24j50.h: 13008: unsigned IPEN :1;
[; ;pic18f24j50.h: 13009: };
[; ;pic18f24j50.h: 13010: struct {
[; ;pic18f24j50.h: 13011: unsigned BOR :1;
[; ;pic18f24j50.h: 13012: unsigned POR :1;
[; ;pic18f24j50.h: 13013: unsigned PD :1;
[; ;pic18f24j50.h: 13014: unsigned TO :1;
[; ;pic18f24j50.h: 13015: unsigned RI :1;
[; ;pic18f24j50.h: 13016: unsigned CM :1;
[; ;pic18f24j50.h: 13017: };
[; ;pic18f24j50.h: 13018: } RCONbits_t;
[; ;pic18f24j50.h: 13019: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f24j50.h: 13119: extern volatile unsigned char CM2CON __at(0xFD1);
"13121
[; ;pic18f24j50.h: 13121: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f24j50.h: 13124: extern volatile unsigned char CM2CON1 __at(0xFD1);
"13126
[; ;pic18f24j50.h: 13126: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f24j50.h: 13129: typedef union {
[; ;pic18f24j50.h: 13130: struct {
[; ;pic18f24j50.h: 13131: unsigned CCH :2;
[; ;pic18f24j50.h: 13132: unsigned CREF :1;
[; ;pic18f24j50.h: 13133: unsigned EVPOL :2;
[; ;pic18f24j50.h: 13134: unsigned CPOL :1;
[; ;pic18f24j50.h: 13135: unsigned COE :1;
[; ;pic18f24j50.h: 13136: unsigned CON :1;
[; ;pic18f24j50.h: 13137: };
[; ;pic18f24j50.h: 13138: struct {
[; ;pic18f24j50.h: 13139: unsigned CCH0 :1;
[; ;pic18f24j50.h: 13140: unsigned CCH1 :1;
[; ;pic18f24j50.h: 13141: unsigned :1;
[; ;pic18f24j50.h: 13142: unsigned EVPOL0 :1;
[; ;pic18f24j50.h: 13143: unsigned EVPOL1 :1;
[; ;pic18f24j50.h: 13144: };
[; ;pic18f24j50.h: 13145: struct {
[; ;pic18f24j50.h: 13146: unsigned CCH02 :1;
[; ;pic18f24j50.h: 13147: unsigned CCH12 :1;
[; ;pic18f24j50.h: 13148: unsigned CREF2 :1;
[; ;pic18f24j50.h: 13149: unsigned EVPOL02 :1;
[; ;pic18f24j50.h: 13150: unsigned EVPOL12 :1;
[; ;pic18f24j50.h: 13151: unsigned CPOL2 :1;
[; ;pic18f24j50.h: 13152: unsigned COE2 :1;
[; ;pic18f24j50.h: 13153: unsigned CON2 :1;
[; ;pic18f24j50.h: 13154: };
[; ;pic18f24j50.h: 13155: } CM2CONbits_t;
[; ;pic18f24j50.h: 13156: extern volatile CM2CONbits_t CM2CONbits __at(0xFD1);
[; ;pic18f24j50.h: 13249: typedef union {
[; ;pic18f24j50.h: 13250: struct {
[; ;pic18f24j50.h: 13251: unsigned CCH :2;
[; ;pic18f24j50.h: 13252: unsigned CREF :1;
[; ;pic18f24j50.h: 13253: unsigned EVPOL :2;
[; ;pic18f24j50.h: 13254: unsigned CPOL :1;
[; ;pic18f24j50.h: 13255: unsigned COE :1;
[; ;pic18f24j50.h: 13256: unsigned CON :1;
[; ;pic18f24j50.h: 13257: };
[; ;pic18f24j50.h: 13258: struct {
[; ;pic18f24j50.h: 13259: unsigned CCH0 :1;
[; ;pic18f24j50.h: 13260: unsigned CCH1 :1;
[; ;pic18f24j50.h: 13261: unsigned :1;
[; ;pic18f24j50.h: 13262: unsigned EVPOL0 :1;
[; ;pic18f24j50.h: 13263: unsigned EVPOL1 :1;
[; ;pic18f24j50.h: 13264: };
[; ;pic18f24j50.h: 13265: struct {
[; ;pic18f24j50.h: 13266: unsigned CCH02 :1;
[; ;pic18f24j50.h: 13267: unsigned CCH12 :1;
[; ;pic18f24j50.h: 13268: unsigned CREF2 :1;
[; ;pic18f24j50.h: 13269: unsigned EVPOL02 :1;
[; ;pic18f24j50.h: 13270: unsigned EVPOL12 :1;
[; ;pic18f24j50.h: 13271: unsigned CPOL2 :1;
[; ;pic18f24j50.h: 13272: unsigned COE2 :1;
[; ;pic18f24j50.h: 13273: unsigned CON2 :1;
[; ;pic18f24j50.h: 13274: };
[; ;pic18f24j50.h: 13275: } CM2CON1bits_t;
[; ;pic18f24j50.h: 13276: extern volatile CM2CON1bits_t CM2CON1bits __at(0xFD1);
[; ;pic18f24j50.h: 13371: extern volatile unsigned char CM1CON __at(0xFD2);
"13373
[; ;pic18f24j50.h: 13373: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f24j50.h: 13376: extern volatile unsigned char CM1CON1 __at(0xFD2);
"13378
[; ;pic18f24j50.h: 13378: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f24j50.h: 13381: typedef union {
[; ;pic18f24j50.h: 13382: struct {
[; ;pic18f24j50.h: 13383: unsigned CCH :2;
[; ;pic18f24j50.h: 13384: unsigned CREF :1;
[; ;pic18f24j50.h: 13385: unsigned EVPOL :2;
[; ;pic18f24j50.h: 13386: unsigned CPOL :1;
[; ;pic18f24j50.h: 13387: unsigned COE :1;
[; ;pic18f24j50.h: 13388: unsigned CON :1;
[; ;pic18f24j50.h: 13389: };
[; ;pic18f24j50.h: 13390: struct {
[; ;pic18f24j50.h: 13391: unsigned CCH0 :1;
[; ;pic18f24j50.h: 13392: unsigned CCH1 :1;
[; ;pic18f24j50.h: 13393: unsigned :1;
[; ;pic18f24j50.h: 13394: unsigned EVPOL0 :1;
[; ;pic18f24j50.h: 13395: unsigned EVPOL1 :1;
[; ;pic18f24j50.h: 13396: };
[; ;pic18f24j50.h: 13397: struct {
[; ;pic18f24j50.h: 13398: unsigned CCH01 :1;
[; ;pic18f24j50.h: 13399: unsigned CCH11 :1;
[; ;pic18f24j50.h: 13400: unsigned CREF1 :1;
[; ;pic18f24j50.h: 13401: unsigned EVPOL01 :1;
[; ;pic18f24j50.h: 13402: unsigned EVPOL11 :1;
[; ;pic18f24j50.h: 13403: unsigned CPOL1 :1;
[; ;pic18f24j50.h: 13404: unsigned COE1 :1;
[; ;pic18f24j50.h: 13405: unsigned CON1 :1;
[; ;pic18f24j50.h: 13406: };
[; ;pic18f24j50.h: 13407: struct {
[; ;pic18f24j50.h: 13408: unsigned C1CH0 :1;
[; ;pic18f24j50.h: 13409: unsigned C1CH1 :1;
[; ;pic18f24j50.h: 13410: };
[; ;pic18f24j50.h: 13411: } CM1CONbits_t;
[; ;pic18f24j50.h: 13412: extern volatile CM1CONbits_t CM1CONbits __at(0xFD2);
[; ;pic18f24j50.h: 13515: typedef union {
[; ;pic18f24j50.h: 13516: struct {
[; ;pic18f24j50.h: 13517: unsigned CCH :2;
[; ;pic18f24j50.h: 13518: unsigned CREF :1;
[; ;pic18f24j50.h: 13519: unsigned EVPOL :2;
[; ;pic18f24j50.h: 13520: unsigned CPOL :1;
[; ;pic18f24j50.h: 13521: unsigned COE :1;
[; ;pic18f24j50.h: 13522: unsigned CON :1;
[; ;pic18f24j50.h: 13523: };
[; ;pic18f24j50.h: 13524: struct {
[; ;pic18f24j50.h: 13525: unsigned CCH0 :1;
[; ;pic18f24j50.h: 13526: unsigned CCH1 :1;
[; ;pic18f24j50.h: 13527: unsigned :1;
[; ;pic18f24j50.h: 13528: unsigned EVPOL0 :1;
[; ;pic18f24j50.h: 13529: unsigned EVPOL1 :1;
[; ;pic18f24j50.h: 13530: };
[; ;pic18f24j50.h: 13531: struct {
[; ;pic18f24j50.h: 13532: unsigned CCH01 :1;
[; ;pic18f24j50.h: 13533: unsigned CCH11 :1;
[; ;pic18f24j50.h: 13534: unsigned CREF1 :1;
[; ;pic18f24j50.h: 13535: unsigned EVPOL01 :1;
[; ;pic18f24j50.h: 13536: unsigned EVPOL11 :1;
[; ;pic18f24j50.h: 13537: unsigned CPOL1 :1;
[; ;pic18f24j50.h: 13538: unsigned COE1 :1;
[; ;pic18f24j50.h: 13539: unsigned CON1 :1;
[; ;pic18f24j50.h: 13540: };
[; ;pic18f24j50.h: 13541: struct {
[; ;pic18f24j50.h: 13542: unsigned C1CH0 :1;
[; ;pic18f24j50.h: 13543: unsigned C1CH1 :1;
[; ;pic18f24j50.h: 13544: };
[; ;pic18f24j50.h: 13545: } CM1CON1bits_t;
[; ;pic18f24j50.h: 13546: extern volatile CM1CON1bits_t CM1CON1bits __at(0xFD2);
[; ;pic18f24j50.h: 13651: extern volatile unsigned char OSCCON __at(0xFD3);
"13653
[; ;pic18f24j50.h: 13653: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f24j50.h: 13656: typedef union {
[; ;pic18f24j50.h: 13657: struct {
[; ;pic18f24j50.h: 13658: unsigned SCS :2;
[; ;pic18f24j50.h: 13659: unsigned :1;
[; ;pic18f24j50.h: 13660: unsigned OSTS :1;
[; ;pic18f24j50.h: 13661: unsigned IRCF :3;
[; ;pic18f24j50.h: 13662: unsigned IDLEN :1;
[; ;pic18f24j50.h: 13663: };
[; ;pic18f24j50.h: 13664: struct {
[; ;pic18f24j50.h: 13665: unsigned SCS0 :1;
[; ;pic18f24j50.h: 13666: unsigned SCS1 :1;
[; ;pic18f24j50.h: 13667: unsigned :2;
[; ;pic18f24j50.h: 13668: unsigned IRCF0 :1;
[; ;pic18f24j50.h: 13669: unsigned IRCF1 :1;
[; ;pic18f24j50.h: 13670: unsigned IRCF2 :1;
[; ;pic18f24j50.h: 13671: };
[; ;pic18f24j50.h: 13672: } OSCCONbits_t;
[; ;pic18f24j50.h: 13673: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f24j50.h: 13723: extern volatile unsigned char T0CON __at(0xFD5);
"13725
[; ;pic18f24j50.h: 13725: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f24j50.h: 13728: typedef union {
[; ;pic18f24j50.h: 13729: struct {
[; ;pic18f24j50.h: 13730: unsigned T0PS :3;
[; ;pic18f24j50.h: 13731: unsigned PSA :1;
[; ;pic18f24j50.h: 13732: unsigned T0SE :1;
[; ;pic18f24j50.h: 13733: unsigned T0CS :1;
[; ;pic18f24j50.h: 13734: unsigned T08BIT :1;
[; ;pic18f24j50.h: 13735: unsigned TMR0ON :1;
[; ;pic18f24j50.h: 13736: };
[; ;pic18f24j50.h: 13737: struct {
[; ;pic18f24j50.h: 13738: unsigned T0PS0 :1;
[; ;pic18f24j50.h: 13739: unsigned T0PS1 :1;
[; ;pic18f24j50.h: 13740: unsigned T0PS2 :1;
[; ;pic18f24j50.h: 13741: };
[; ;pic18f24j50.h: 13742: } T0CONbits_t;
[; ;pic18f24j50.h: 13743: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f24j50.h: 13793: extern volatile unsigned short TMR0 __at(0xFD6);
"13795
[; ;pic18f24j50.h: 13795: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f24j50.h: 13800: extern volatile unsigned char TMR0L __at(0xFD6);
"13802
[; ;pic18f24j50.h: 13802: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f24j50.h: 13805: typedef union {
[; ;pic18f24j50.h: 13806: struct {
[; ;pic18f24j50.h: 13807: unsigned TMR0L :8;
[; ;pic18f24j50.h: 13808: };
[; ;pic18f24j50.h: 13809: } TMR0Lbits_t;
[; ;pic18f24j50.h: 13810: extern volatile TMR0Lbits_t TMR0Lbits __at(0xFD6);
[; ;pic18f24j50.h: 13820: extern volatile unsigned char TMR0H __at(0xFD7);
"13822
[; ;pic18f24j50.h: 13822: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f24j50.h: 13825: typedef union {
[; ;pic18f24j50.h: 13826: struct {
[; ;pic18f24j50.h: 13827: unsigned TMR0H :8;
[; ;pic18f24j50.h: 13828: };
[; ;pic18f24j50.h: 13829: } TMR0Hbits_t;
[; ;pic18f24j50.h: 13830: extern volatile TMR0Hbits_t TMR0Hbits __at(0xFD7);
[; ;pic18f24j50.h: 13840: extern volatile unsigned char STATUS __at(0xFD8);
"13842
[; ;pic18f24j50.h: 13842: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f24j50.h: 13845: typedef union {
[; ;pic18f24j50.h: 13846: struct {
[; ;pic18f24j50.h: 13847: unsigned C :1;
[; ;pic18f24j50.h: 13848: unsigned DC :1;
[; ;pic18f24j50.h: 13849: unsigned Z :1;
[; ;pic18f24j50.h: 13850: unsigned OV :1;
[; ;pic18f24j50.h: 13851: unsigned N :1;
[; ;pic18f24j50.h: 13852: };
[; ;pic18f24j50.h: 13853: struct {
[; ;pic18f24j50.h: 13854: unsigned CARRY :1;
[; ;pic18f24j50.h: 13855: unsigned :1;
[; ;pic18f24j50.h: 13856: unsigned ZERO :1;
[; ;pic18f24j50.h: 13857: unsigned OVERFLOW :1;
[; ;pic18f24j50.h: 13858: unsigned NEGATIVE :1;
[; ;pic18f24j50.h: 13859: };
[; ;pic18f24j50.h: 13860: } STATUSbits_t;
[; ;pic18f24j50.h: 13861: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f24j50.h: 13911: extern volatile unsigned short FSR2 __at(0xFD9);
"13913
[; ;pic18f24j50.h: 13913: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f24j50.h: 13918: extern volatile unsigned char FSR2L __at(0xFD9);
"13920
[; ;pic18f24j50.h: 13920: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f24j50.h: 13923: typedef union {
[; ;pic18f24j50.h: 13924: struct {
[; ;pic18f24j50.h: 13925: unsigned FSR2L :8;
[; ;pic18f24j50.h: 13926: };
[; ;pic18f24j50.h: 13927: } FSR2Lbits_t;
[; ;pic18f24j50.h: 13928: extern volatile FSR2Lbits_t FSR2Lbits __at(0xFD9);
[; ;pic18f24j50.h: 13938: extern volatile unsigned char FSR2H __at(0xFDA);
"13940
[; ;pic18f24j50.h: 13940: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f24j50.h: 13945: extern volatile unsigned char PLUSW2 __at(0xFDB);
"13947
[; ;pic18f24j50.h: 13947: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f24j50.h: 13950: typedef union {
[; ;pic18f24j50.h: 13951: struct {
[; ;pic18f24j50.h: 13952: unsigned PLUSW2 :8;
[; ;pic18f24j50.h: 13953: };
[; ;pic18f24j50.h: 13954: } PLUSW2bits_t;
[; ;pic18f24j50.h: 13955: extern volatile PLUSW2bits_t PLUSW2bits __at(0xFDB);
[; ;pic18f24j50.h: 13965: extern volatile unsigned char PREINC2 __at(0xFDC);
"13967
[; ;pic18f24j50.h: 13967: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f24j50.h: 13970: typedef union {
[; ;pic18f24j50.h: 13971: struct {
[; ;pic18f24j50.h: 13972: unsigned PREINC2 :8;
[; ;pic18f24j50.h: 13973: };
[; ;pic18f24j50.h: 13974: } PREINC2bits_t;
[; ;pic18f24j50.h: 13975: extern volatile PREINC2bits_t PREINC2bits __at(0xFDC);
[; ;pic18f24j50.h: 13985: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"13987
[; ;pic18f24j50.h: 13987: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f24j50.h: 13990: typedef union {
[; ;pic18f24j50.h: 13991: struct {
[; ;pic18f24j50.h: 13992: unsigned POSTDEC2 :8;
[; ;pic18f24j50.h: 13993: };
[; ;pic18f24j50.h: 13994: } POSTDEC2bits_t;
[; ;pic18f24j50.h: 13995: extern volatile POSTDEC2bits_t POSTDEC2bits __at(0xFDD);
[; ;pic18f24j50.h: 14005: extern volatile unsigned char POSTINC2 __at(0xFDE);
"14007
[; ;pic18f24j50.h: 14007: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f24j50.h: 14010: typedef union {
[; ;pic18f24j50.h: 14011: struct {
[; ;pic18f24j50.h: 14012: unsigned POSTINC2 :8;
[; ;pic18f24j50.h: 14013: };
[; ;pic18f24j50.h: 14014: } POSTINC2bits_t;
[; ;pic18f24j50.h: 14015: extern volatile POSTINC2bits_t POSTINC2bits __at(0xFDE);
[; ;pic18f24j50.h: 14025: extern volatile unsigned char INDF2 __at(0xFDF);
"14027
[; ;pic18f24j50.h: 14027: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f24j50.h: 14030: typedef union {
[; ;pic18f24j50.h: 14031: struct {
[; ;pic18f24j50.h: 14032: unsigned INDF2 :8;
[; ;pic18f24j50.h: 14033: };
[; ;pic18f24j50.h: 14034: } INDF2bits_t;
[; ;pic18f24j50.h: 14035: extern volatile INDF2bits_t INDF2bits __at(0xFDF);
[; ;pic18f24j50.h: 14045: extern volatile unsigned char BSR __at(0xFE0);
"14047
[; ;pic18f24j50.h: 14047: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f24j50.h: 14052: extern volatile unsigned short FSR1 __at(0xFE1);
"14054
[; ;pic18f24j50.h: 14054: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f24j50.h: 14059: extern volatile unsigned char FSR1L __at(0xFE1);
"14061
[; ;pic18f24j50.h: 14061: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f24j50.h: 14064: typedef union {
[; ;pic18f24j50.h: 14065: struct {
[; ;pic18f24j50.h: 14066: unsigned FSR1L :8;
[; ;pic18f24j50.h: 14067: };
[; ;pic18f24j50.h: 14068: } FSR1Lbits_t;
[; ;pic18f24j50.h: 14069: extern volatile FSR1Lbits_t FSR1Lbits __at(0xFE1);
[; ;pic18f24j50.h: 14079: extern volatile unsigned char FSR1H __at(0xFE2);
"14081
[; ;pic18f24j50.h: 14081: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f24j50.h: 14086: extern volatile unsigned char PLUSW1 __at(0xFE3);
"14088
[; ;pic18f24j50.h: 14088: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f24j50.h: 14091: typedef union {
[; ;pic18f24j50.h: 14092: struct {
[; ;pic18f24j50.h: 14093: unsigned PLUSW1 :8;
[; ;pic18f24j50.h: 14094: };
[; ;pic18f24j50.h: 14095: } PLUSW1bits_t;
[; ;pic18f24j50.h: 14096: extern volatile PLUSW1bits_t PLUSW1bits __at(0xFE3);
[; ;pic18f24j50.h: 14106: extern volatile unsigned char PREINC1 __at(0xFE4);
"14108
[; ;pic18f24j50.h: 14108: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f24j50.h: 14111: typedef union {
[; ;pic18f24j50.h: 14112: struct {
[; ;pic18f24j50.h: 14113: unsigned PREINC1 :8;
[; ;pic18f24j50.h: 14114: };
[; ;pic18f24j50.h: 14115: } PREINC1bits_t;
[; ;pic18f24j50.h: 14116: extern volatile PREINC1bits_t PREINC1bits __at(0xFE4);
[; ;pic18f24j50.h: 14126: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"14128
[; ;pic18f24j50.h: 14128: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f24j50.h: 14131: typedef union {
[; ;pic18f24j50.h: 14132: struct {
[; ;pic18f24j50.h: 14133: unsigned POSTDEC1 :8;
[; ;pic18f24j50.h: 14134: };
[; ;pic18f24j50.h: 14135: } POSTDEC1bits_t;
[; ;pic18f24j50.h: 14136: extern volatile POSTDEC1bits_t POSTDEC1bits __at(0xFE5);
[; ;pic18f24j50.h: 14146: extern volatile unsigned char POSTINC1 __at(0xFE6);
"14148
[; ;pic18f24j50.h: 14148: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f24j50.h: 14151: typedef union {
[; ;pic18f24j50.h: 14152: struct {
[; ;pic18f24j50.h: 14153: unsigned POSTINC1 :8;
[; ;pic18f24j50.h: 14154: };
[; ;pic18f24j50.h: 14155: } POSTINC1bits_t;
[; ;pic18f24j50.h: 14156: extern volatile POSTINC1bits_t POSTINC1bits __at(0xFE6);
[; ;pic18f24j50.h: 14166: extern volatile unsigned char INDF1 __at(0xFE7);
"14168
[; ;pic18f24j50.h: 14168: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f24j50.h: 14171: typedef union {
[; ;pic18f24j50.h: 14172: struct {
[; ;pic18f24j50.h: 14173: unsigned INDF1 :8;
[; ;pic18f24j50.h: 14174: };
[; ;pic18f24j50.h: 14175: } INDF1bits_t;
[; ;pic18f24j50.h: 14176: extern volatile INDF1bits_t INDF1bits __at(0xFE7);
[; ;pic18f24j50.h: 14186: extern volatile unsigned char WREG __at(0xFE8);
"14188
[; ;pic18f24j50.h: 14188: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f24j50.h: 14191: typedef union {
[; ;pic18f24j50.h: 14192: struct {
[; ;pic18f24j50.h: 14193: unsigned WREG :8;
[; ;pic18f24j50.h: 14194: };
[; ;pic18f24j50.h: 14195: } WREGbits_t;
[; ;pic18f24j50.h: 14196: extern volatile WREGbits_t WREGbits __at(0xFE8);
[; ;pic18f24j50.h: 14206: extern volatile unsigned short FSR0 __at(0xFE9);
"14208
[; ;pic18f24j50.h: 14208: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f24j50.h: 14213: extern volatile unsigned char FSR0L __at(0xFE9);
"14215
[; ;pic18f24j50.h: 14215: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f24j50.h: 14218: typedef union {
[; ;pic18f24j50.h: 14219: struct {
[; ;pic18f24j50.h: 14220: unsigned FSR0L :8;
[; ;pic18f24j50.h: 14221: };
[; ;pic18f24j50.h: 14222: } FSR0Lbits_t;
[; ;pic18f24j50.h: 14223: extern volatile FSR0Lbits_t FSR0Lbits __at(0xFE9);
[; ;pic18f24j50.h: 14233: extern volatile unsigned char FSR0H __at(0xFEA);
"14235
[; ;pic18f24j50.h: 14235: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f24j50.h: 14240: extern volatile unsigned char PLUSW0 __at(0xFEB);
"14242
[; ;pic18f24j50.h: 14242: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f24j50.h: 14245: typedef union {
[; ;pic18f24j50.h: 14246: struct {
[; ;pic18f24j50.h: 14247: unsigned PLUSW0 :8;
[; ;pic18f24j50.h: 14248: };
[; ;pic18f24j50.h: 14249: } PLUSW0bits_t;
[; ;pic18f24j50.h: 14250: extern volatile PLUSW0bits_t PLUSW0bits __at(0xFEB);
[; ;pic18f24j50.h: 14260: extern volatile unsigned char PREINC0 __at(0xFEC);
"14262
[; ;pic18f24j50.h: 14262: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f24j50.h: 14265: typedef union {
[; ;pic18f24j50.h: 14266: struct {
[; ;pic18f24j50.h: 14267: unsigned PREINC0 :8;
[; ;pic18f24j50.h: 14268: };
[; ;pic18f24j50.h: 14269: } PREINC0bits_t;
[; ;pic18f24j50.h: 14270: extern volatile PREINC0bits_t PREINC0bits __at(0xFEC);
[; ;pic18f24j50.h: 14280: extern volatile unsigned char POSTDEC0 __at(0xFED);
"14282
[; ;pic18f24j50.h: 14282: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f24j50.h: 14285: typedef union {
[; ;pic18f24j50.h: 14286: struct {
[; ;pic18f24j50.h: 14287: unsigned POSTDEC0 :8;
[; ;pic18f24j50.h: 14288: };
[; ;pic18f24j50.h: 14289: } POSTDEC0bits_t;
[; ;pic18f24j50.h: 14290: extern volatile POSTDEC0bits_t POSTDEC0bits __at(0xFED);
[; ;pic18f24j50.h: 14300: extern volatile unsigned char POSTINC0 __at(0xFEE);
"14302
[; ;pic18f24j50.h: 14302: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f24j50.h: 14305: typedef union {
[; ;pic18f24j50.h: 14306: struct {
[; ;pic18f24j50.h: 14307: unsigned POSTINC0 :8;
[; ;pic18f24j50.h: 14308: };
[; ;pic18f24j50.h: 14309: } POSTINC0bits_t;
[; ;pic18f24j50.h: 14310: extern volatile POSTINC0bits_t POSTINC0bits __at(0xFEE);
[; ;pic18f24j50.h: 14320: extern volatile unsigned char INDF0 __at(0xFEF);
"14322
[; ;pic18f24j50.h: 14322: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f24j50.h: 14325: typedef union {
[; ;pic18f24j50.h: 14326: struct {
[; ;pic18f24j50.h: 14327: unsigned INDF0 :8;
[; ;pic18f24j50.h: 14328: };
[; ;pic18f24j50.h: 14329: } INDF0bits_t;
[; ;pic18f24j50.h: 14330: extern volatile INDF0bits_t INDF0bits __at(0xFEF);
[; ;pic18f24j50.h: 14340: extern volatile unsigned char INTCON3 __at(0xFF0);
"14342
[; ;pic18f24j50.h: 14342: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f24j50.h: 14345: typedef union {
[; ;pic18f24j50.h: 14346: struct {
[; ;pic18f24j50.h: 14347: unsigned INT1IF :1;
[; ;pic18f24j50.h: 14348: unsigned INT2IF :1;
[; ;pic18f24j50.h: 14349: unsigned INT3IF :1;
[; ;pic18f24j50.h: 14350: unsigned INT1IE :1;
[; ;pic18f24j50.h: 14351: unsigned INT2IE :1;
[; ;pic18f24j50.h: 14352: unsigned INT3IE :1;
[; ;pic18f24j50.h: 14353: unsigned INT1IP :1;
[; ;pic18f24j50.h: 14354: unsigned INT2IP :1;
[; ;pic18f24j50.h: 14355: };
[; ;pic18f24j50.h: 14356: struct {
[; ;pic18f24j50.h: 14357: unsigned INT1F :1;
[; ;pic18f24j50.h: 14358: unsigned INT2F :1;
[; ;pic18f24j50.h: 14359: unsigned INT3F :1;
[; ;pic18f24j50.h: 14360: unsigned INT1E :1;
[; ;pic18f24j50.h: 14361: unsigned INT2E :1;
[; ;pic18f24j50.h: 14362: unsigned INT3E :1;
[; ;pic18f24j50.h: 14363: unsigned INT1P :1;
[; ;pic18f24j50.h: 14364: unsigned INT2P :1;
[; ;pic18f24j50.h: 14365: };
[; ;pic18f24j50.h: 14366: } INTCON3bits_t;
[; ;pic18f24j50.h: 14367: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f24j50.h: 14452: extern volatile unsigned char INTCON2 __at(0xFF1);
"14454
[; ;pic18f24j50.h: 14454: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f24j50.h: 14457: typedef union {
[; ;pic18f24j50.h: 14458: struct {
[; ;pic18f24j50.h: 14459: unsigned :7;
[; ;pic18f24j50.h: 14460: unsigned NOT_RBPU :1;
[; ;pic18f24j50.h: 14461: };
[; ;pic18f24j50.h: 14462: struct {
[; ;pic18f24j50.h: 14463: unsigned RBIP :1;
[; ;pic18f24j50.h: 14464: unsigned INT3IP :1;
[; ;pic18f24j50.h: 14465: unsigned TMR0IP :1;
[; ;pic18f24j50.h: 14466: unsigned INTEDG3 :1;
[; ;pic18f24j50.h: 14467: unsigned INTEDG2 :1;
[; ;pic18f24j50.h: 14468: unsigned INTEDG1 :1;
[; ;pic18f24j50.h: 14469: unsigned INTEDG0 :1;
[; ;pic18f24j50.h: 14470: unsigned nRBPU :1;
[; ;pic18f24j50.h: 14471: };
[; ;pic18f24j50.h: 14472: struct {
[; ;pic18f24j50.h: 14473: unsigned :1;
[; ;pic18f24j50.h: 14474: unsigned INT3P :1;
[; ;pic18f24j50.h: 14475: unsigned T0IP :1;
[; ;pic18f24j50.h: 14476: unsigned :4;
[; ;pic18f24j50.h: 14477: unsigned RBPU :1;
[; ;pic18f24j50.h: 14478: };
[; ;pic18f24j50.h: 14479: } INTCON2bits_t;
[; ;pic18f24j50.h: 14480: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f24j50.h: 14545: extern volatile unsigned char INTCON __at(0xFF2);
"14547
[; ;pic18f24j50.h: 14547: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f24j50.h: 14550: typedef union {
[; ;pic18f24j50.h: 14551: struct {
[; ;pic18f24j50.h: 14552: unsigned RBIF :1;
[; ;pic18f24j50.h: 14553: unsigned INT0IF :1;
[; ;pic18f24j50.h: 14554: unsigned TMR0IF :1;
[; ;pic18f24j50.h: 14555: unsigned RBIE :1;
[; ;pic18f24j50.h: 14556: unsigned INT0IE :1;
[; ;pic18f24j50.h: 14557: unsigned TMR0IE :1;
[; ;pic18f24j50.h: 14558: unsigned PEIE_GIEL :1;
[; ;pic18f24j50.h: 14559: unsigned GIE_GIEH :1;
[; ;pic18f24j50.h: 14560: };
[; ;pic18f24j50.h: 14561: struct {
[; ;pic18f24j50.h: 14562: unsigned :1;
[; ;pic18f24j50.h: 14563: unsigned INT0F :1;
[; ;pic18f24j50.h: 14564: unsigned T0IF :1;
[; ;pic18f24j50.h: 14565: unsigned :1;
[; ;pic18f24j50.h: 14566: unsigned INT0E :1;
[; ;pic18f24j50.h: 14567: unsigned T0IE :1;
[; ;pic18f24j50.h: 14568: unsigned PEIE :1;
[; ;pic18f24j50.h: 14569: unsigned GIE :1;
[; ;pic18f24j50.h: 14570: };
[; ;pic18f24j50.h: 14571: struct {
[; ;pic18f24j50.h: 14572: unsigned :6;
[; ;pic18f24j50.h: 14573: unsigned GIEL :1;
[; ;pic18f24j50.h: 14574: unsigned GIEH :1;
[; ;pic18f24j50.h: 14575: };
[; ;pic18f24j50.h: 14576: } INTCONbits_t;
[; ;pic18f24j50.h: 14577: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f24j50.h: 14662: extern volatile unsigned short PROD __at(0xFF3);
"14664
[; ;pic18f24j50.h: 14664: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f24j50.h: 14669: extern volatile unsigned char PRODL __at(0xFF3);
"14671
[; ;pic18f24j50.h: 14671: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f24j50.h: 14674: typedef union {
[; ;pic18f24j50.h: 14675: struct {
[; ;pic18f24j50.h: 14676: unsigned PRODL :8;
[; ;pic18f24j50.h: 14677: };
[; ;pic18f24j50.h: 14678: } PRODLbits_t;
[; ;pic18f24j50.h: 14679: extern volatile PRODLbits_t PRODLbits __at(0xFF3);
[; ;pic18f24j50.h: 14689: extern volatile unsigned char PRODH __at(0xFF4);
"14691
[; ;pic18f24j50.h: 14691: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f24j50.h: 14694: typedef union {
[; ;pic18f24j50.h: 14695: struct {
[; ;pic18f24j50.h: 14696: unsigned PRODH :8;
[; ;pic18f24j50.h: 14697: };
[; ;pic18f24j50.h: 14698: } PRODHbits_t;
[; ;pic18f24j50.h: 14699: extern volatile PRODHbits_t PRODHbits __at(0xFF4);
[; ;pic18f24j50.h: 14709: extern volatile unsigned char TABLAT __at(0xFF5);
"14711
[; ;pic18f24j50.h: 14711: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f24j50.h: 14714: typedef union {
[; ;pic18f24j50.h: 14715: struct {
[; ;pic18f24j50.h: 14716: unsigned TABLAT :8;
[; ;pic18f24j50.h: 14717: };
[; ;pic18f24j50.h: 14718: } TABLATbits_t;
[; ;pic18f24j50.h: 14719: extern volatile TABLATbits_t TABLATbits __at(0xFF5);
[; ;pic18f24j50.h: 14730: extern volatile __uint24 TBLPTR __at(0xFF6);
"14733
[; ;pic18f24j50.h: 14733: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f24j50.h: 14738: extern volatile unsigned char TBLPTRL __at(0xFF6);
"14740
[; ;pic18f24j50.h: 14740: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f24j50.h: 14743: typedef union {
[; ;pic18f24j50.h: 14744: struct {
[; ;pic18f24j50.h: 14745: unsigned TBLPTRL :8;
[; ;pic18f24j50.h: 14746: };
[; ;pic18f24j50.h: 14747: } TBLPTRLbits_t;
[; ;pic18f24j50.h: 14748: extern volatile TBLPTRLbits_t TBLPTRLbits __at(0xFF6);
[; ;pic18f24j50.h: 14758: extern volatile unsigned char TBLPTRH __at(0xFF7);
"14760
[; ;pic18f24j50.h: 14760: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f24j50.h: 14763: typedef union {
[; ;pic18f24j50.h: 14764: struct {
[; ;pic18f24j50.h: 14765: unsigned TBLPTRH :8;
[; ;pic18f24j50.h: 14766: };
[; ;pic18f24j50.h: 14767: } TBLPTRHbits_t;
[; ;pic18f24j50.h: 14768: extern volatile TBLPTRHbits_t TBLPTRHbits __at(0xFF7);
[; ;pic18f24j50.h: 14778: extern volatile unsigned char TBLPTRU __at(0xFF8);
"14780
[; ;pic18f24j50.h: 14780: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f24j50.h: 14786: extern volatile __uint24 PCLAT __at(0xFF9);
"14789
[; ;pic18f24j50.h: 14789: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f24j50.h: 14793: extern volatile __uint24 PC __at(0xFF9);
"14796
[; ;pic18f24j50.h: 14796: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f24j50.h: 14801: extern volatile unsigned char PCL __at(0xFF9);
"14803
[; ;pic18f24j50.h: 14803: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f24j50.h: 14806: typedef union {
[; ;pic18f24j50.h: 14807: struct {
[; ;pic18f24j50.h: 14808: unsigned PCL :8;
[; ;pic18f24j50.h: 14809: };
[; ;pic18f24j50.h: 14810: } PCLbits_t;
[; ;pic18f24j50.h: 14811: extern volatile PCLbits_t PCLbits __at(0xFF9);
[; ;pic18f24j50.h: 14821: extern volatile unsigned char PCLATH __at(0xFFA);
"14823
[; ;pic18f24j50.h: 14823: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f24j50.h: 14826: typedef union {
[; ;pic18f24j50.h: 14827: struct {
[; ;pic18f24j50.h: 14828: unsigned PCH :8;
[; ;pic18f24j50.h: 14829: };
[; ;pic18f24j50.h: 14830: } PCLATHbits_t;
[; ;pic18f24j50.h: 14831: extern volatile PCLATHbits_t PCLATHbits __at(0xFFA);
[; ;pic18f24j50.h: 14841: extern volatile unsigned char PCLATU __at(0xFFB);
"14843
[; ;pic18f24j50.h: 14843: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f24j50.h: 14848: extern volatile unsigned char STKPTR __at(0xFFC);
"14850
[; ;pic18f24j50.h: 14850: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f24j50.h: 14853: typedef union {
[; ;pic18f24j50.h: 14854: struct {
[; ;pic18f24j50.h: 14855: unsigned STKPTR :5;
[; ;pic18f24j50.h: 14856: unsigned :1;
[; ;pic18f24j50.h: 14857: unsigned STKUNF :1;
[; ;pic18f24j50.h: 14858: unsigned STKFUL :1;
[; ;pic18f24j50.h: 14859: };
[; ;pic18f24j50.h: 14860: struct {
[; ;pic18f24j50.h: 14861: unsigned SP0 :1;
[; ;pic18f24j50.h: 14862: unsigned SP1 :1;
[; ;pic18f24j50.h: 14863: unsigned SP2 :1;
[; ;pic18f24j50.h: 14864: unsigned SP3 :1;
[; ;pic18f24j50.h: 14865: unsigned SP4 :1;
[; ;pic18f24j50.h: 14866: unsigned :2;
[; ;pic18f24j50.h: 14867: unsigned STKOVF :1;
[; ;pic18f24j50.h: 14868: };
[; ;pic18f24j50.h: 14869: } STKPTRbits_t;
[; ;pic18f24j50.h: 14870: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f24j50.h: 14921: extern volatile __uint24 TOS __at(0xFFD);
"14924
[; ;pic18f24j50.h: 14924: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f24j50.h: 14929: extern volatile unsigned char TOSL __at(0xFFD);
"14931
[; ;pic18f24j50.h: 14931: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f24j50.h: 14934: typedef union {
[; ;pic18f24j50.h: 14935: struct {
[; ;pic18f24j50.h: 14936: unsigned TOSL :8;
[; ;pic18f24j50.h: 14937: };
[; ;pic18f24j50.h: 14938: } TOSLbits_t;
[; ;pic18f24j50.h: 14939: extern volatile TOSLbits_t TOSLbits __at(0xFFD);
[; ;pic18f24j50.h: 14949: extern volatile unsigned char TOSH __at(0xFFE);
"14951
[; ;pic18f24j50.h: 14951: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f24j50.h: 14954: typedef union {
[; ;pic18f24j50.h: 14955: struct {
[; ;pic18f24j50.h: 14956: unsigned TOSH :8;
[; ;pic18f24j50.h: 14957: };
[; ;pic18f24j50.h: 14958: } TOSHbits_t;
[; ;pic18f24j50.h: 14959: extern volatile TOSHbits_t TOSHbits __at(0xFFE);
[; ;pic18f24j50.h: 14969: extern volatile unsigned char TOSU __at(0xFFF);
"14971
[; ;pic18f24j50.h: 14971: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f24j50.h: 14982: extern volatile __bit __attribute__((__deprecated__)) ABDEN __at(0x7BF0);
[; ;pic18f24j50.h: 14985: extern volatile __bit ABDEN1 __at(0x7BF0);
[; ;pic18f24j50.h: 14988: extern volatile __bit ABDEN2 __at(0x7BE0);
[; ;pic18f24j50.h: 14991: extern volatile __bit __attribute__((__deprecated__)) ABDOVF __at(0x7BF7);
[; ;pic18f24j50.h: 14994: extern volatile __bit ABDOVF1 __at(0x7BF7);
[; ;pic18f24j50.h: 14997: extern volatile __bit ABDOVF2 __at(0x7BE7);
[; ;pic18f24j50.h: 15000: extern volatile __bit __attribute__((__deprecated__)) ACKDT __at(0x7E2D);
[; ;pic18f24j50.h: 15003: extern volatile __bit ACKDT1 __at(0x7E2D);
[; ;pic18f24j50.h: 15006: extern volatile __bit ACKDT2 __at(0x7B8D);
[; ;pic18f24j50.h: 15009: extern volatile __bit __attribute__((__deprecated__)) ACKEN __at(0x7E2C);
[; ;pic18f24j50.h: 15012: extern volatile __bit ACKEN1 __at(0x7E2C);
[; ;pic18f24j50.h: 15015: extern volatile __bit ACKEN2 __at(0x7B8C);
[; ;pic18f24j50.h: 15018: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT __at(0x7E2E);
[; ;pic18f24j50.h: 15021: extern volatile __bit ACKSTAT1 __at(0x7E2E);
[; ;pic18f24j50.h: 15024: extern volatile __bit ACKSTAT2 __at(0x7B8E);
[; ;pic18f24j50.h: 15027: extern volatile __bit ACQT0 __at(0x7E0B);
[; ;pic18f24j50.h: 15030: extern volatile __bit ACQT1 __at(0x7E0C);
[; ;pic18f24j50.h: 15033: extern volatile __bit ACQT2 __at(0x7E0D);
[; ;pic18f24j50.h: 15036: extern volatile __bit ACTVIE __at(0x79B2);
[; ;pic18f24j50.h: 15039: extern volatile __bit ACTVIF __at(0x7B12);
[; ;pic18f24j50.h: 15042: extern volatile __bit __attribute__((__deprecated__)) ADCAL __at(0x7E0E);
[; ;pic18f24j50.h: 15045: extern volatile __bit ADCS0 __at(0x7E08);
[; ;pic18f24j50.h: 15048: extern volatile __bit ADCS1 __at(0x7E09);
[; ;pic18f24j50.h: 15051: extern volatile __bit ADCS2 __at(0x7E0A);
[; ;pic18f24j50.h: 15054: extern volatile __bit __attribute__((__deprecated__)) ADDEN __at(0x7D63);
[; ;pic18f24j50.h: 15057: extern volatile __bit ADDEN1 __at(0x7D63);
[; ;pic18f24j50.h: 15060: extern volatile __bit ADDEN2 __at(0x7CE3);
[; ;pic18f24j50.h: 15063: extern volatile __bit ADDR0 __at(0x79C0);
[; ;pic18f24j50.h: 15066: extern volatile __bit ADDR1 __at(0x79C1);
[; ;pic18f24j50.h: 15069: extern volatile __bit ADDR2 __at(0x79C2);
[; ;pic18f24j50.h: 15072: extern volatile __bit ADDR3 __at(0x79C3);
[; ;pic18f24j50.h: 15075: extern volatile __bit ADDR4 __at(0x79C4);
[; ;pic18f24j50.h: 15078: extern volatile __bit ADDR5 __at(0x79C5);
[; ;pic18f24j50.h: 15081: extern volatile __bit ADDR6 __at(0x79C6);
[; ;pic18f24j50.h: 15084: extern volatile __bit ADEN __at(0x7D63);
[; ;pic18f24j50.h: 15087: extern volatile __bit ADFM __at(0x7E0F);
[; ;pic18f24j50.h: 15090: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f24j50.h: 15093: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f24j50.h: 15096: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f24j50.h: 15099: extern volatile __bit __attribute__((__deprecated__)) ADMSK1 __at(0x7E29);
[; ;pic18f24j50.h: 15102: extern volatile __bit ADMSK11 __at(0x7E29);
[; ;pic18f24j50.h: 15105: extern volatile __bit ADMSK12 __at(0x7B89);
[; ;pic18f24j50.h: 15108: extern volatile __bit __attribute__((__deprecated__)) ADMSK2 __at(0x7E2A);
[; ;pic18f24j50.h: 15111: extern volatile __bit ADMSK21 __at(0x7E2A);
[; ;pic18f24j50.h: 15114: extern volatile __bit ADMSK22 __at(0x7B8A);
[; ;pic18f24j50.h: 15117: extern volatile __bit __attribute__((__deprecated__)) ADMSK3 __at(0x7E2B);
[; ;pic18f24j50.h: 15120: extern volatile __bit ADMSK31 __at(0x7E2B);
[; ;pic18f24j50.h: 15123: extern volatile __bit ADMSK32 __at(0x7B8B);
[; ;pic18f24j50.h: 15126: extern volatile __bit __attribute__((__deprecated__)) ADMSK4 __at(0x7E2C);
[; ;pic18f24j50.h: 15129: extern volatile __bit ADMSK41 __at(0x7E2C);
[; ;pic18f24j50.h: 15132: extern volatile __bit ADMSK42 __at(0x7B8C);
[; ;pic18f24j50.h: 15135: extern volatile __bit __attribute__((__deprecated__)) ADMSK5 __at(0x7E2D);
[; ;pic18f24j50.h: 15138: extern volatile __bit ADMSK51 __at(0x7E2D);
[; ;pic18f24j50.h: 15141: extern volatile __bit ADMSK52 __at(0x7B8D);
[; ;pic18f24j50.h: 15144: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f24j50.h: 15147: extern volatile __bit ALRMEN __at(0x7C8F);
[; ;pic18f24j50.h: 15150: extern volatile __bit ALRMPTR0 __at(0x7C88);
[; ;pic18f24j50.h: 15153: extern volatile __bit ALRMPTR1 __at(0x7C89);
[; ;pic18f24j50.h: 15156: extern volatile __bit AMASK0 __at(0x7C8A);
[; ;pic18f24j50.h: 15159: extern volatile __bit AMASK1 __at(0x7C8B);
[; ;pic18f24j50.h: 15162: extern volatile __bit AMASK2 __at(0x7C8C);
[; ;pic18f24j50.h: 15165: extern volatile __bit AMASK3 __at(0x7C8D);
[; ;pic18f24j50.h: 15168: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f24j50.h: 15171: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f24j50.h: 15174: extern volatile __bit AN10 __at(0x7C09);
[; ;pic18f24j50.h: 15177: extern volatile __bit AN11 __at(0x7C12);
[; ;pic18f24j50.h: 15180: extern volatile __bit AN12 __at(0x7C08);
[; ;pic18f24j50.h: 15183: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f24j50.h: 15186: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f24j50.h: 15189: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f24j50.h: 15192: extern volatile __bit AN8 __at(0x7C0A);
[; ;pic18f24j50.h: 15195: extern volatile __bit AN9 __at(0x7C0B);
[; ;pic18f24j50.h: 15198: extern volatile __bit ARPT0 __at(0x7C80);
[; ;pic18f24j50.h: 15201: extern volatile __bit ARPT1 __at(0x7C81);
[; ;pic18f24j50.h: 15204: extern volatile __bit ARPT2 __at(0x7C82);
[; ;pic18f24j50.h: 15207: extern volatile __bit ARPT3 __at(0x7C83);
[; ;pic18f24j50.h: 15210: extern volatile __bit ARPT4 __at(0x7C84);
[; ;pic18f24j50.h: 15213: extern volatile __bit ARPT5 __at(0x7C85);
[; ;pic18f24j50.h: 15216: extern volatile __bit ARPT6 __at(0x7C86);
[; ;pic18f24j50.h: 15219: extern volatile __bit ARPT7 __at(0x7C87);
[; ;pic18f24j50.h: 15222: extern volatile __bit BCL1IE __at(0x7D03);
[; ;pic18f24j50.h: 15225: extern volatile __bit BCL1IF __at(0x7D0B);
[; ;pic18f24j50.h: 15228: extern volatile __bit BCL1IP __at(0x7D13);
[; ;pic18f24j50.h: 15231: extern volatile __bit BCL2IE __at(0x7D1E);
[; ;pic18f24j50.h: 15234: extern volatile __bit BCL2IF __at(0x7D26);
[; ;pic18f24j50.h: 15237: extern volatile __bit BCL2IP __at(0x7D2E);
[; ;pic18f24j50.h: 15240: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f24j50.h: 15243: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f24j50.h: 15246: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f24j50.h: 15249: extern volatile __bit __attribute__((__deprecated__)) BF __at(0x7E38);
[; ;pic18f24j50.h: 15252: extern volatile __bit BF1 __at(0x7E38);
[; ;pic18f24j50.h: 15255: extern volatile __bit BF2 __at(0x7B98);
[; ;pic18f24j50.h: 15258: extern volatile __bit BGVST __at(0x7C2E);
[; ;pic18f24j50.h: 15261: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f24j50.h: 15264: extern volatile __bit __attribute__((__deprecated__)) BRG16 __at(0x7BF3);
[; ;pic18f24j50.h: 15267: extern volatile __bit BRG161 __at(0x7BF3);
[; ;pic18f24j50.h: 15270: extern volatile __bit BRG162 __at(0x7BE3);
[; ;pic18f24j50.h: 15273: extern volatile __bit __attribute__((__deprecated__)) BRGH __at(0x7D6A);
[; ;pic18f24j50.h: 15276: extern volatile __bit BRGH1 __at(0x7D6A);
[; ;pic18f24j50.h: 15279: extern volatile __bit BRGH2 __at(0x7D42);
[; ;pic18f24j50.h: 15282: extern volatile __bit BTOEE __at(0x79BC);
[; ;pic18f24j50.h: 15285: extern volatile __bit BTOEF __at(0x7B1C);
[; ;pic18f24j50.h: 15288: extern volatile __bit BTSEE __at(0x79BF);
[; ;pic18f24j50.h: 15291: extern volatile __bit BTSEF __at(0x7B1F);
[; ;pic18f24j50.h: 15294: extern volatile __bit C1CH0 __at(0x7E90);
[; ;pic18f24j50.h: 15297: extern volatile __bit C1CH1 __at(0x7E91);
[; ;pic18f24j50.h: 15300: extern volatile __bit C1INA __at(0x7C00);
[; ;pic18f24j50.h: 15303: extern volatile __bit C1INB __at(0x7C03);
[; ;pic18f24j50.h: 15306: extern volatile __bit C2INA __at(0x7C01);
[; ;pic18f24j50.h: 15309: extern volatile __bit C2INB __at(0x7C02);
[; ;pic18f24j50.h: 15312: extern volatile __bit CAL0 __at(0x79F0);
[; ;pic18f24j50.h: 15315: extern volatile __bit CAL1 __at(0x79F1);
[; ;pic18f24j50.h: 15318: extern volatile __bit CAL2 __at(0x79F2);
[; ;pic18f24j50.h: 15321: extern volatile __bit CAL3 __at(0x79F3);
[; ;pic18f24j50.h: 15324: extern volatile __bit CAL4 __at(0x79F4);
[; ;pic18f24j50.h: 15327: extern volatile __bit CAL5 __at(0x79F5);
[; ;pic18f24j50.h: 15330: extern volatile __bit CAL6 __at(0x79F6);
[; ;pic18f24j50.h: 15333: extern volatile __bit CAL7 __at(0x79F7);
[; ;pic18f24j50.h: 15336: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f24j50.h: 15339: extern volatile __bit __attribute__((__deprecated__)) CCH0 __at(0x7E90);
[; ;pic18f24j50.h: 15342: extern volatile __bit CCH01 __at(0x7E90);
[; ;pic18f24j50.h: 15345: extern volatile __bit CCH02 __at(0x7E88);
[; ;pic18f24j50.h: 15348: extern volatile __bit __attribute__((__deprecated__)) CCH1 __at(0x7E91);
[; ;pic18f24j50.h: 15351: extern volatile __bit CCH11 __at(0x7E91);
[; ;pic18f24j50.h: 15354: extern volatile __bit CCH12 __at(0x7E89);
[; ;pic18f24j50.h: 15357: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f24j50.h: 15360: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f24j50.h: 15363: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f24j50.h: 15366: extern volatile __bit CCP1M0 __at(0x7DD0);
[; ;pic18f24j50.h: 15369: extern volatile __bit CCP1M1 __at(0x7DD1);
[; ;pic18f24j50.h: 15372: extern volatile __bit CCP1M2 __at(0x7DD2);
[; ;pic18f24j50.h: 15375: extern volatile __bit CCP1M3 __at(0x7DD3);
[; ;pic18f24j50.h: 15378: extern volatile __bit CCP1X __at(0x7DD5);
[; ;pic18f24j50.h: 15381: extern volatile __bit CCP1Y __at(0x7DD4);
[; ;pic18f24j50.h: 15384: extern volatile __bit CCP2 __at(0x7C11);
[; ;pic18f24j50.h: 15387: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f24j50.h: 15390: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f24j50.h: 15393: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f24j50.h: 15396: extern volatile __bit CCP2M0 __at(0x7DA0);
[; ;pic18f24j50.h: 15399: extern volatile __bit CCP2M1 __at(0x7DA1);
[; ;pic18f24j50.h: 15402: extern volatile __bit CCP2M2 __at(0x7DA2);
[; ;pic18f24j50.h: 15405: extern volatile __bit CCP2M3 __at(0x7DA3);
[; ;pic18f24j50.h: 15408: extern volatile __bit CCP2X __at(0x7DA5);
[; ;pic18f24j50.h: 15411: extern volatile __bit CCP2Y __at(0x7DA4);
[; ;pic18f24j50.h: 15414: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f24j50.h: 15417: extern volatile __bit CHIME __at(0x7C8E);
[; ;pic18f24j50.h: 15420: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18f24j50.h: 15423: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18f24j50.h: 15426: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18f24j50.h: 15429: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18f24j50.h: 15432: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f24j50.h: 15435: extern volatile __bit CK1 __at(0x7C16);
[; ;pic18f24j50.h: 15438: extern volatile __bit __attribute__((__deprecated__)) CKE __at(0x7E3E);
[; ;pic18f24j50.h: 15441: extern volatile __bit CKE1 __at(0x7E3E);
[; ;pic18f24j50.h: 15444: extern volatile __bit CKE2 __at(0x7B9E);
[; ;pic18f24j50.h: 15447: extern volatile __bit __attribute__((__deprecated__)) CKP __at(0x7E34);
[; ;pic18f24j50.h: 15450: extern volatile __bit CKP1 __at(0x7E34);
[; ;pic18f24j50.h: 15453: extern volatile __bit CKP2 __at(0x7B94);
[; ;pic18f24j50.h: 15456: extern volatile __bit CKTXP __at(0x7BF4);
[; ;pic18f24j50.h: 15459: extern volatile __bit CLKI __at(0x7C07);
[; ;pic18f24j50.h: 15462: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f24j50.h: 15465: extern volatile __bit CM __at(0x7E85);
[; ;pic18f24j50.h: 15468: extern volatile __bit CM1IE __at(0x7D05);
[; ;pic18f24j50.h: 15471: extern volatile __bit CM1IF __at(0x7D0D);
[; ;pic18f24j50.h: 15474: extern volatile __bit CM1IP __at(0x7D15);
[; ;pic18f24j50.h: 15477: extern volatile __bit CM2IE __at(0x7D06);
[; ;pic18f24j50.h: 15480: extern volatile __bit CM2IF __at(0x7D0E);
[; ;pic18f24j50.h: 15483: extern volatile __bit CM2IP __at(0x7D16);
[; ;pic18f24j50.h: 15486: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18f24j50.h: 15489: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18f24j50.h: 15492: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18f24j50.h: 15495: extern volatile __bit __attribute__((__deprecated__)) CMPL0 __at(0x7DFE);
[; ;pic18f24j50.h: 15498: extern volatile __bit CMPL02 __at(0x7DCE);
[; ;pic18f24j50.h: 15501: extern volatile __bit __attribute__((__deprecated__)) CMPL1 __at(0x7DFF);
[; ;pic18f24j50.h: 15504: extern volatile __bit CMPL12 __at(0x7DCF);
[; ;pic18f24j50.h: 15507: extern volatile __bit __attribute__((__deprecated__)) COE __at(0x7E96);
[; ;pic18f24j50.h: 15510: extern volatile __bit COE1 __at(0x7E96);
[; ;pic18f24j50.h: 15513: extern volatile __bit COE2 __at(0x7E8E);
[; ;pic18f24j50.h: 15516: extern volatile __bit __attribute__((__deprecated__)) CON __at(0x7E97);
[; ;pic18f24j50.h: 15519: extern volatile __bit CON1 __at(0x7E97);
[; ;pic18f24j50.h: 15522: extern volatile __bit CON2 __at(0x7E8F);
[; ;pic18f24j50.h: 15525: extern volatile __bit COUT1 __at(0x7B80);
[; ;pic18f24j50.h: 15528: extern volatile __bit COUT2 __at(0x7B81);
[; ;pic18f24j50.h: 15531: extern volatile __bit __attribute__((__deprecated__)) CPOL __at(0x7E95);
[; ;pic18f24j50.h: 15534: extern volatile __bit CPOL1 __at(0x7E95);
[; ;pic18f24j50.h: 15537: extern volatile __bit CPOL2 __at(0x7E8D);
[; ;pic18f24j50.h: 15540: extern volatile __bit CRC16EE __at(0x79BA);
[; ;pic18f24j50.h: 15543: extern volatile __bit CRC16EF __at(0x7B1A);
[; ;pic18f24j50.h: 15546: extern volatile __bit CRC5EE __at(0x79B9);
[; ;pic18f24j50.h: 15549: extern volatile __bit CRC5EF __at(0x7B19);
[; ;pic18f24j50.h: 15552: extern volatile __bit __attribute__((__deprecated__)) CREF __at(0x7E92);
[; ;pic18f24j50.h: 15555: extern volatile __bit CREF1 __at(0x7E92);
[; ;pic18f24j50.h: 15558: extern volatile __bit CREF2 __at(0x7E8A);
[; ;pic18f24j50.h: 15561: extern volatile __bit __attribute__((__deprecated__)) CREN __at(0x7D64);
[; ;pic18f24j50.h: 15564: extern volatile __bit CREN1 __at(0x7D64);
[; ;pic18f24j50.h: 15567: extern volatile __bit CREN2 __at(0x7CE4);
[; ;pic18f24j50.h: 15570: extern volatile __bit __attribute__((__deprecated__)) CSRC __at(0x7D6F);
[; ;pic18f24j50.h: 15573: extern volatile __bit CSRC1 __at(0x7D6F);
[; ;pic18f24j50.h: 15576: extern volatile __bit CSRC2 __at(0x7D47);
[; ;pic18f24j50.h: 15579: extern volatile __bit CTEDG1 __at(0x7C0A);
[; ;pic18f24j50.h: 15582: extern volatile __bit CTEDG2 __at(0x7C0B);
[; ;pic18f24j50.h: 15585: extern volatile __bit CTMUEN __at(0x7D9F);
[; ;pic18f24j50.h: 15588: extern volatile __bit CTMUIE __at(0x7D1A);
[; ;pic18f24j50.h: 15591: extern volatile __bit CTMUIF __at(0x7D22);
[; ;pic18f24j50.h: 15594: extern volatile __bit CTMUIP __at(0x7D2A);
[; ;pic18f24j50.h: 15597: extern volatile __bit CTMUSIDL __at(0x7D9D);
[; ;pic18f24j50.h: 15600: extern volatile __bit CTPLS __at(0x7C12);
[; ;pic18f24j50.h: 15603: extern volatile __bit CTTRIG __at(0x7D98);
[; ;pic18f24j50.h: 15606: extern volatile __bit CVR0 __at(0x7A98);
[; ;pic18f24j50.h: 15609: extern volatile __bit CVR1 __at(0x7A99);
[; ;pic18f24j50.h: 15612: extern volatile __bit CVR2 __at(0x7A9A);
[; ;pic18f24j50.h: 15615: extern volatile __bit CVR3 __at(0x7A9B);
[; ;pic18f24j50.h: 15618: extern volatile __bit CVREF_MINUS __at(0x7C02);
[; ;pic18f24j50.h: 15621: extern volatile __bit CVREN __at(0x7A9F);
[; ;pic18f24j50.h: 15624: extern volatile __bit CVROE __at(0x7A9E);
[; ;pic18f24j50.h: 15627: extern volatile __bit CVROEN __at(0x7A9E);
[; ;pic18f24j50.h: 15630: extern volatile __bit CVRR __at(0x7A9D);
[; ;pic18f24j50.h: 15633: extern volatile __bit CVRSS __at(0x7A9C);
[; ;pic18f24j50.h: 15636: extern volatile __bit D1 __at(0x7E3D);
[; ;pic18f24j50.h: 15639: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f24j50.h: 15642: extern volatile __bit DA1 __at(0x7E3D);
[; ;pic18f24j50.h: 15645: extern volatile __bit DA2 __at(0x7B9D);
[; ;pic18f24j50.h: 15648: extern volatile __bit DATA_ADDRESS __at(0x7E3D);
[; ;pic18f24j50.h: 15651: extern volatile __bit DATA_ADDRESS1 __at(0x7E3D);
[; ;pic18f24j50.h: 15654: extern volatile __bit DATA_ADDRESS2 __at(0x7B9D);
[; ;pic18f24j50.h: 15657: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f24j50.h: 15660: extern volatile __bit DC1B0 __at(0x7DD4);
[; ;pic18f24j50.h: 15663: extern volatile __bit DC1B1 __at(0x7DD5);
[; ;pic18f24j50.h: 15666: extern volatile __bit DC2B0 __at(0x7DA4);
[; ;pic18f24j50.h: 15669: extern volatile __bit DC2B1 __at(0x7DA5);
[; ;pic18f24j50.h: 15672: extern volatile __bit DFN8EE __at(0x79BB);
[; ;pic18f24j50.h: 15675: extern volatile __bit DFN8EF __at(0x7B1B);
[; ;pic18f24j50.h: 15678: extern volatile __bit DIR __at(0x7B22);
[; ;pic18f24j50.h: 15681: extern volatile __bit DLYCYC0 __at(0x7C34);
[; ;pic18f24j50.h: 15684: extern volatile __bit DLYCYC1 __at(0x7C35);
[; ;pic18f24j50.h: 15687: extern volatile __bit DLYCYC2 __at(0x7C36);
[; ;pic18f24j50.h: 15690: extern volatile __bit DLYCYC3 __at(0x7C37);
[; ;pic18f24j50.h: 15693: extern volatile __bit DLYINTEN __at(0x7C41);
[; ;pic18f24j50.h: 15696: extern volatile __bit DMAEN __at(0x7C40);
[; ;pic18f24j50.h: 15699: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f24j50.h: 15702: extern volatile __bit DS __at(0x7E03);
[; ;pic18f24j50.h: 15705: extern volatile __bit DSBOR __at(0x7A61);
[; ;pic18f24j50.h: 15708: extern volatile __bit DSEN __at(0x7A6F);
[; ;pic18f24j50.h: 15711: extern volatile __bit DSFLT __at(0x7A57);
[; ;pic18f24j50.h: 15714: extern volatile __bit DSINT0 __at(0x7A58);
[; ;pic18f24j50.h: 15717: extern volatile __bit DSMCLR __at(0x7A52);
[; ;pic18f24j50.h: 15720: extern volatile __bit DSPOR __at(0x7A50);
[; ;pic18f24j50.h: 15723: extern volatile __bit DSRTC __at(0x7A53);
[; ;pic18f24j50.h: 15726: extern volatile __bit DSULP __at(0x7A55);
[; ;pic18f24j50.h: 15729: extern volatile __bit DSULPEN __at(0x7A69);
[; ;pic18f24j50.h: 15732: extern volatile __bit DSWDT __at(0x7A54);
[; ;pic18f24j50.h: 15735: extern volatile __bit DT1 __at(0x7C17);
[; ;pic18f24j50.h: 15738: extern volatile __bit DTRXP __at(0x7BF5);
[; ;pic18f24j50.h: 15741: extern volatile __bit DTRXP1 __at(0x7BF5);
[; ;pic18f24j50.h: 15744: extern volatile __bit DTRXP2 __at(0x7BE5);
[; ;pic18f24j50.h: 15747: extern volatile __bit DUPLEX0 __at(0x7C42);
[; ;pic18f24j50.h: 15750: extern volatile __bit DUPLEX1 __at(0x7C43);
[; ;pic18f24j50.h: 15753: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f24j50.h: 15756: extern volatile __bit D_A1 __at(0x7E3A);
[; ;pic18f24j50.h: 15759: extern volatile __bit D_A2 __at(0x7B9D);
[; ;pic18f24j50.h: 15762: extern volatile __bit D_MINUS __at(0x7C14);
[; ;pic18f24j50.h: 15765: extern volatile __bit D_NOT_A1 __at(0x7E3D);
[; ;pic18f24j50.h: 15768: extern volatile __bit D_NOT_A2 __at(0x7B9D);
[; ;pic18f24j50.h: 15771: extern volatile __bit D_PLUS __at(0x7C15);
[; ;pic18f24j50.h: 15774: extern volatile __bit __attribute__((__deprecated__)) D_nA __at(0x7E3D);
[; ;pic18f24j50.h: 15777: extern volatile __bit D_nA1 __at(0x7E3D);
[; ;pic18f24j50.h: 15780: extern volatile __bit D_nA2 __at(0x7B9D);
[; ;pic18f24j50.h: 15783: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f24j50.h: 15786: extern volatile __bit ECCP1AS0 __at(0x7DF4);
[; ;pic18f24j50.h: 15789: extern volatile __bit ECCP1AS1 __at(0x7DF5);
[; ;pic18f24j50.h: 15792: extern volatile __bit ECCP1AS2 __at(0x7DF6);
[; ;pic18f24j50.h: 15795: extern volatile __bit ECCP1ASE __at(0x7DF7);
[; ;pic18f24j50.h: 15798: extern volatile __bit ECCP1OD __at(0x7A10);
[; ;pic18f24j50.h: 15801: extern volatile __bit ECCP2AS0 __at(0x7DC4);
[; ;pic18f24j50.h: 15804: extern volatile __bit ECCP2AS1 __at(0x7DC5);
[; ;pic18f24j50.h: 15807: extern volatile __bit ECCP2AS2 __at(0x7DC6);
[; ;pic18f24j50.h: 15810: extern volatile __bit ECCP2ASE __at(0x7DC7);
[; ;pic18f24j50.h: 15813: extern volatile __bit ECCP2OD __at(0x7A11);
[; ;pic18f24j50.h: 15816: extern volatile __bit EDG1POL __at(0x7D94);
[; ;pic18f24j50.h: 15819: extern volatile __bit EDG1SEL0 __at(0x7D92);
[; ;pic18f24j50.h: 15822: extern volatile __bit EDG1SEL1 __at(0x7D93);
[; ;pic18f24j50.h: 15825: extern volatile __bit EDG1STAT __at(0x7D90);
[; ;pic18f24j50.h: 15828: extern volatile __bit EDG2POL __at(0x7D97);
[; ;pic18f24j50.h: 15831: extern volatile __bit EDG2SEL0 __at(0x7D95);
[; ;pic18f24j50.h: 15834: extern volatile __bit EDG2SEL1 __at(0x7D96);
[; ;pic18f24j50.h: 15837: extern volatile __bit EDG2STAT __at(0x7D91);
[; ;pic18f24j50.h: 15840: extern volatile __bit EDGEN __at(0x7D9B);
[; ;pic18f24j50.h: 15843: extern volatile __bit EDGSEQEN __at(0x7D9A);
[; ;pic18f24j50.h: 15846: extern volatile __bit ENDP0 __at(0x7B23);
[; ;pic18f24j50.h: 15849: extern volatile __bit ENDP1 __at(0x7B24);
[; ;pic18f24j50.h: 15852: extern volatile __bit ENDP2 __at(0x7B25);
[; ;pic18f24j50.h: 15855: extern volatile __bit ENDP3 __at(0x7B26);
[; ;pic18f24j50.h: 15858: extern volatile __bit EP0CONDIS __at(0x7933);
[; ;pic18f24j50.h: 15861: extern volatile __bit EP0HSHK __at(0x7934);
[; ;pic18f24j50.h: 15864: extern volatile __bit EP0INEN __at(0x7931);
[; ;pic18f24j50.h: 15867: extern volatile __bit EP0OUTEN __at(0x7932);
[; ;pic18f24j50.h: 15870: extern volatile __bit EP0STALL __at(0x7930);
[; ;pic18f24j50.h: 15873: extern volatile __bit EP1CONDIS __at(0x793B);
[; ;pic18f24j50.h: 15876: extern volatile __bit EP1HSHK __at(0x793C);
[; ;pic18f24j50.h: 15879: extern volatile __bit EP1INEN __at(0x7939);
[; ;pic18f24j50.h: 15882: extern volatile __bit EP1OUTEN __at(0x793A);
[; ;pic18f24j50.h: 15885: extern volatile __bit EP1STALL __at(0x7938);
[; ;pic18f24j50.h: 15888: extern volatile __bit EP2CONDIS __at(0x7943);
[; ;pic18f24j50.h: 15891: extern volatile __bit EP2HSHK __at(0x7944);
[; ;pic18f24j50.h: 15894: extern volatile __bit EP2INEN __at(0x7941);
[; ;pic18f24j50.h: 15897: extern volatile __bit EP2OUTEN __at(0x7942);
[; ;pic18f24j50.h: 15900: extern volatile __bit EP2STALL __at(0x7940);
[; ;pic18f24j50.h: 15903: extern volatile __bit EP3CONDIS __at(0x794B);
[; ;pic18f24j50.h: 15906: extern volatile __bit EP3HSHK __at(0x794C);
[; ;pic18f24j50.h: 15909: extern volatile __bit EP3INEN __at(0x7949);
[; ;pic18f24j50.h: 15912: extern volatile __bit EP3OUTEN __at(0x794A);
[; ;pic18f24j50.h: 15915: extern volatile __bit EP3STALL __at(0x7948);
[; ;pic18f24j50.h: 15918: extern volatile __bit EP4CONDIS __at(0x7953);
[; ;pic18f24j50.h: 15921: extern volatile __bit EP4HSHK __at(0x7954);
[; ;pic18f24j50.h: 15924: extern volatile __bit EP4INEN __at(0x7951);
[; ;pic18f24j50.h: 15927: extern volatile __bit EP4OUTEN __at(0x7952);
[; ;pic18f24j50.h: 15930: extern volatile __bit EP4STALL __at(0x7950);
[; ;pic18f24j50.h: 15933: extern volatile __bit EP5CONDIS __at(0x795B);
[; ;pic18f24j50.h: 15936: extern volatile __bit EP5HSHK __at(0x795C);
[; ;pic18f24j50.h: 15939: extern volatile __bit EP5INEN __at(0x7959);
[; ;pic18f24j50.h: 15942: extern volatile __bit EP5OUTEN __at(0x795A);
[; ;pic18f24j50.h: 15945: extern volatile __bit EP5STALL __at(0x7958);
[; ;pic18f24j50.h: 15948: extern volatile __bit EP6CONDIS __at(0x7963);
[; ;pic18f24j50.h: 15951: extern volatile __bit EP6HSHK __at(0x7964);
[; ;pic18f24j50.h: 15954: extern volatile __bit EP6INEN __at(0x7961);
[; ;pic18f24j50.h: 15957: extern volatile __bit EP6OUTEN __at(0x7962);
[; ;pic18f24j50.h: 15960: extern volatile __bit EP6STALL __at(0x7960);
[; ;pic18f24j50.h: 15963: extern volatile __bit EP7CONDIS __at(0x796B);
[; ;pic18f24j50.h: 15966: extern volatile __bit EP7HSHK __at(0x796C);
[; ;pic18f24j50.h: 15969: extern volatile __bit EP7INEN __at(0x7969);
[; ;pic18f24j50.h: 15972: extern volatile __bit EP7OUTEN __at(0x796A);
[; ;pic18f24j50.h: 15975: extern volatile __bit EP7STALL __at(0x7968);
[; ;pic18f24j50.h: 15978: extern volatile __bit __attribute__((__deprecated__)) EPCONDIS __at(0x7933);
[; ;pic18f24j50.h: 15981: extern volatile __bit EPCONDIS0 __at(0x7933);
[; ;pic18f24j50.h: 15984: extern volatile __bit EPCONDIS1 __at(0x793B);
[; ;pic18f24j50.h: 15987: extern volatile __bit EPCONDIS10 __at(0x7983);
[; ;pic18f24j50.h: 15990: extern volatile __bit EPCONDIS11 __at(0x798B);
[; ;pic18f24j50.h: 15993: extern volatile __bit EPCONDIS12 __at(0x7993);
[; ;pic18f24j50.h: 15996: extern volatile __bit EPCONDIS13 __at(0x799B);
[; ;pic18f24j50.h: 15999: extern volatile __bit EPCONDIS14 __at(0x79A3);
[; ;pic18f24j50.h: 16002: extern volatile __bit EPCONDIS15 __at(0x79AB);
[; ;pic18f24j50.h: 16005: extern volatile __bit EPCONDIS2 __at(0x7943);
[; ;pic18f24j50.h: 16008: extern volatile __bit EPCONDIS3 __at(0x794B);
[; ;pic18f24j50.h: 16011: extern volatile __bit EPCONDIS4 __at(0x7953);
[; ;pic18f24j50.h: 16014: extern volatile __bit EPCONDIS5 __at(0x795B);
[; ;pic18f24j50.h: 16017: extern volatile __bit EPCONDIS6 __at(0x7963);
[; ;pic18f24j50.h: 16020: extern volatile __bit EPCONDIS7 __at(0x796B);
[; ;pic18f24j50.h: 16023: extern volatile __bit EPCONDIS8 __at(0x7973);
[; ;pic18f24j50.h: 16026: extern volatile __bit EPCONDIS9 __at(0x797B);
[; ;pic18f24j50.h: 16029: extern volatile __bit __attribute__((__deprecated__)) EPHSHK __at(0x7934);
[; ;pic18f24j50.h: 16032: extern volatile __bit EPHSHK0 __at(0x7934);
[; ;pic18f24j50.h: 16035: extern volatile __bit EPHSHK1 __at(0x793C);
[; ;pic18f24j50.h: 16038: extern volatile __bit EPHSHK10 __at(0x7984);
[; ;pic18f24j50.h: 16041: extern volatile __bit EPHSHK11 __at(0x798C);
[; ;pic18f24j50.h: 16044: extern volatile __bit EPHSHK12 __at(0x7994);
[; ;pic18f24j50.h: 16047: extern volatile __bit EPHSHK13 __at(0x799C);
[; ;pic18f24j50.h: 16050: extern volatile __bit EPHSHK14 __at(0x79A4);
[; ;pic18f24j50.h: 16053: extern volatile __bit EPHSHK15 __at(0x79AC);
[; ;pic18f24j50.h: 16056: extern volatile __bit EPHSHK2 __at(0x7944);
[; ;pic18f24j50.h: 16059: extern volatile __bit EPHSHK3 __at(0x794C);
[; ;pic18f24j50.h: 16062: extern volatile __bit EPHSHK4 __at(0x7954);
[; ;pic18f24j50.h: 16065: extern volatile __bit EPHSHK5 __at(0x795C);
[; ;pic18f24j50.h: 16068: extern volatile __bit EPHSHK6 __at(0x7964);
[; ;pic18f24j50.h: 16071: extern volatile __bit EPHSHK7 __at(0x796C);
[; ;pic18f24j50.h: 16074: extern volatile __bit EPHSHK8 __at(0x7974);
[; ;pic18f24j50.h: 16077: extern volatile __bit EPHSHK9 __at(0x797C);
[; ;pic18f24j50.h: 16080: extern volatile __bit __attribute__((__deprecated__)) EPINEN __at(0x7931);
[; ;pic18f24j50.h: 16083: extern volatile __bit EPINEN0 __at(0x7931);
[; ;pic18f24j50.h: 16086: extern volatile __bit EPINEN1 __at(0x7939);
[; ;pic18f24j50.h: 16089: extern volatile __bit EPINEN10 __at(0x7981);
[; ;pic18f24j50.h: 16092: extern volatile __bit EPINEN11 __at(0x7989);
[; ;pic18f24j50.h: 16095: extern volatile __bit EPINEN12 __at(0x7991);
[; ;pic18f24j50.h: 16098: extern volatile __bit EPINEN13 __at(0x7999);
[; ;pic18f24j50.h: 16101: extern volatile __bit EPINEN14 __at(0x79A1);
[; ;pic18f24j50.h: 16104: extern volatile __bit EPINEN15 __at(0x79A9);
[; ;pic18f24j50.h: 16107: extern volatile __bit EPINEN2 __at(0x7941);
[; ;pic18f24j50.h: 16110: extern volatile __bit EPINEN3 __at(0x7949);
[; ;pic18f24j50.h: 16113: extern volatile __bit EPINEN4 __at(0x7951);
[; ;pic18f24j50.h: 16116: extern volatile __bit EPINEN5 __at(0x7959);
[; ;pic18f24j50.h: 16119: extern volatile __bit EPINEN6 __at(0x7961);
[; ;pic18f24j50.h: 16122: extern volatile __bit EPINEN7 __at(0x7969);
[; ;pic18f24j50.h: 16125: extern volatile __bit EPINEN8 __at(0x7971);
[; ;pic18f24j50.h: 16128: extern volatile __bit EPINEN9 __at(0x7979);
[; ;pic18f24j50.h: 16131: extern volatile __bit __attribute__((__deprecated__)) EPOUTEN __at(0x7932);
[; ;pic18f24j50.h: 16134: extern volatile __bit EPOUTEN0 __at(0x7932);
[; ;pic18f24j50.h: 16137: extern volatile __bit EPOUTEN1 __at(0x793A);
[; ;pic18f24j50.h: 16140: extern volatile __bit EPOUTEN10 __at(0x7982);
[; ;pic18f24j50.h: 16143: extern volatile __bit EPOUTEN11 __at(0x798A);
[; ;pic18f24j50.h: 16146: extern volatile __bit EPOUTEN12 __at(0x7992);
[; ;pic18f24j50.h: 16149: extern volatile __bit EPOUTEN13 __at(0x799A);
[; ;pic18f24j50.h: 16152: extern volatile __bit EPOUTEN14 __at(0x79A2);
[; ;pic18f24j50.h: 16155: extern volatile __bit EPOUTEN15 __at(0x79AA);
[; ;pic18f24j50.h: 16158: extern volatile __bit EPOUTEN2 __at(0x7942);
[; ;pic18f24j50.h: 16161: extern volatile __bit EPOUTEN3 __at(0x794A);
[; ;pic18f24j50.h: 16164: extern volatile __bit EPOUTEN4 __at(0x7952);
[; ;pic18f24j50.h: 16167: extern volatile __bit EPOUTEN5 __at(0x795A);
[; ;pic18f24j50.h: 16170: extern volatile __bit EPOUTEN6 __at(0x7962);
[; ;pic18f24j50.h: 16173: extern volatile __bit EPOUTEN7 __at(0x796A);
[; ;pic18f24j50.h: 16176: extern volatile __bit EPOUTEN8 __at(0x7972);
[; ;pic18f24j50.h: 16179: extern volatile __bit EPOUTEN9 __at(0x797A);
[; ;pic18f24j50.h: 16182: extern volatile __bit __attribute__((__deprecated__)) EPSTALL __at(0x7930);
[; ;pic18f24j50.h: 16185: extern volatile __bit EPSTALL0 __at(0x7930);
[; ;pic18f24j50.h: 16188: extern volatile __bit EPSTALL1 __at(0x7938);
[; ;pic18f24j50.h: 16191: extern volatile __bit EPSTALL10 __at(0x7980);
[; ;pic18f24j50.h: 16194: extern volatile __bit EPSTALL11 __at(0x7988);
[; ;pic18f24j50.h: 16197: extern volatile __bit EPSTALL12 __at(0x7990);
[; ;pic18f24j50.h: 16200: extern volatile __bit EPSTALL13 __at(0x7998);
[; ;pic18f24j50.h: 16203: extern volatile __bit EPSTALL14 __at(0x79A0);
[; ;pic18f24j50.h: 16206: extern volatile __bit EPSTALL15 __at(0x79A8);
[; ;pic18f24j50.h: 16209: extern volatile __bit EPSTALL2 __at(0x7940);
[; ;pic18f24j50.h: 16212: extern volatile __bit EPSTALL3 __at(0x7948);
[; ;pic18f24j50.h: 16215: extern volatile __bit EPSTALL4 __at(0x7950);
[; ;pic18f24j50.h: 16218: extern volatile __bit EPSTALL5 __at(0x7958);
[; ;pic18f24j50.h: 16221: extern volatile __bit EPSTALL6 __at(0x7960);
[; ;pic18f24j50.h: 16224: extern volatile __bit EPSTALL7 __at(0x7968);
[; ;pic18f24j50.h: 16227: extern volatile __bit EPSTALL8 __at(0x7970);
[; ;pic18f24j50.h: 16230: extern volatile __bit EPSTALL9 __at(0x7978);
[; ;pic18f24j50.h: 16233: extern volatile __bit __attribute__((__deprecated__)) EVPOL0 __at(0x7E93);
[; ;pic18f24j50.h: 16236: extern volatile __bit EVPOL01 __at(0x7E93);
[; ;pic18f24j50.h: 16239: extern volatile __bit EVPOL02 __at(0x7E8B);
[; ;pic18f24j50.h: 16242: extern volatile __bit __attribute__((__deprecated__)) EVPOL1 __at(0x7E94);
[; ;pic18f24j50.h: 16245: extern volatile __bit EVPOL11 __at(0x7E94);
[; ;pic18f24j50.h: 16248: extern volatile __bit EVPOL12 __at(0x7E8C);
[; ;pic18f24j50.h: 16251: extern volatile __bit __attribute__((__deprecated__)) FERR __at(0x7D62);
[; ;pic18f24j50.h: 16254: extern volatile __bit FERR1 __at(0x7D62);
[; ;pic18f24j50.h: 16257: extern volatile __bit FERR2 __at(0x7CE2);
[; ;pic18f24j50.h: 16260: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f24j50.h: 16263: extern volatile __bit FRM0 __at(0x7B00);
[; ;pic18f24j50.h: 16266: extern volatile __bit FRM1 __at(0x7B01);
[; ;pic18f24j50.h: 16269: extern volatile __bit FRM10 __at(0x7B0A);
[; ;pic18f24j50.h: 16272: extern volatile __bit FRM2 __at(0x7B02);
[; ;pic18f24j50.h: 16275: extern volatile __bit FRM3 __at(0x7B03);
[; ;pic18f24j50.h: 16278: extern volatile __bit FRM4 __at(0x7B04);
[; ;pic18f24j50.h: 16281: extern volatile __bit FRM5 __at(0x7B05);
[; ;pic18f24j50.h: 16284: extern volatile __bit FRM6 __at(0x7B06);
[; ;pic18f24j50.h: 16287: extern volatile __bit FRM7 __at(0x7B07);
[; ;pic18f24j50.h: 16290: extern volatile __bit FRM8 __at(0x7B08);
[; ;pic18f24j50.h: 16293: extern volatile __bit FRM9 __at(0x7B09);
[; ;pic18f24j50.h: 16296: extern volatile __bit FSEN __at(0x79CA);
[; ;pic18f24j50.h: 16299: extern volatile __bit __attribute__((__deprecated__)) GCEN __at(0x7E2F);
[; ;pic18f24j50.h: 16302: extern volatile __bit GCEN1 __at(0x7E2F);
[; ;pic18f24j50.h: 16305: extern volatile __bit GCEN2 __at(0x7B8F);
[; ;pic18f24j50.h: 16308: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f24j50.h: 16311: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f24j50.h: 16314: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f24j50.h: 16317: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f24j50.h: 16320: extern volatile __bit GO __at(0x7E11);
[; ;pic18f24j50.h: 16323: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f24j50.h: 16326: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f24j50.h: 16329: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f24j50.h: 16332: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f24j50.h: 16335: extern volatile __bit HALFSEC __at(0x79FB);
[; ;pic18f24j50.h: 16338: extern volatile __bit HLVDEN __at(0x7C2C);
[; ;pic18f24j50.h: 16341: extern volatile __bit HLVDIN __at(0x7C05);
[; ;pic18f24j50.h: 16344: extern volatile __bit HLVDL0 __at(0x7C28);
[; ;pic18f24j50.h: 16347: extern volatile __bit HLVDL1 __at(0x7C29);
[; ;pic18f24j50.h: 16350: extern volatile __bit HLVDL2 __at(0x7C2A);
[; ;pic18f24j50.h: 16353: extern volatile __bit HLVDL3 __at(0x7C2B);
[; ;pic18f24j50.h: 16356: extern volatile __bit I2C_DAT __at(0x7E3D);
[; ;pic18f24j50.h: 16359: extern volatile __bit I2C_DAT1 __at(0x7E3D);
[; ;pic18f24j50.h: 16362: extern volatile __bit I2C_DAT2 __at(0x7B9D);
[; ;pic18f24j50.h: 16365: extern volatile __bit I2C_READ __at(0x7E3A);
[; ;pic18f24j50.h: 16368: extern volatile __bit I2C_READ1 __at(0x7E3A);
[; ;pic18f24j50.h: 16371: extern volatile __bit I2C_READ2 __at(0x7B9A);
[; ;pic18f24j50.h: 16374: extern volatile __bit I2C_START __at(0x7E3B);
[; ;pic18f24j50.h: 16377: extern volatile __bit I2C_START1 __at(0x7E3B);
[; ;pic18f24j50.h: 16380: extern volatile __bit I2C_START2 __at(0x7B9B);
[; ;pic18f24j50.h: 16383: extern volatile __bit I2C_STOP __at(0x7E3C);
[; ;pic18f24j50.h: 16386: extern volatile __bit I2C_STOP1 __at(0x7E3C);
[; ;pic18f24j50.h: 16389: extern volatile __bit I2C_STOP2 __at(0x7B9C);
[; ;pic18f24j50.h: 16392: extern volatile __bit IDISSEN __at(0x7D99);
[; ;pic18f24j50.h: 16395: extern volatile __bit IDLEIE __at(0x79B4);
[; ;pic18f24j50.h: 16398: extern volatile __bit IDLEIF __at(0x7B14);
[; ;pic18f24j50.h: 16401: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f24j50.h: 16404: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f24j50.h: 16407: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f24j50.h: 16410: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f24j50.h: 16413: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f24j50.h: 16416: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f24j50.h: 16419: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f24j50.h: 16422: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f24j50.h: 16425: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f24j50.h: 16428: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f24j50.h: 16431: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f24j50.h: 16434: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f24j50.h: 16437: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f24j50.h: 16440: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f24j50.h: 16443: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f24j50.h: 16446: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f24j50.h: 16449: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f24j50.h: 16452: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f24j50.h: 16455: extern volatile __bit INT3E __at(0x7F85);
[; ;pic18f24j50.h: 16458: extern volatile __bit INT3F __at(0x7F82);
[; ;pic18f24j50.h: 16461: extern volatile __bit INT3IE __at(0x7F85);
[; ;pic18f24j50.h: 16464: extern volatile __bit INT3IF __at(0x7F82);
[; ;pic18f24j50.h: 16467: extern volatile __bit INT3IP __at(0x7F89);
[; ;pic18f24j50.h: 16470: extern volatile __bit INT3P __at(0x7F89);
[; ;pic18f24j50.h: 16473: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f24j50.h: 16476: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f24j50.h: 16479: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f24j50.h: 16482: extern volatile __bit INTEDG3 __at(0x7F8B);
[; ;pic18f24j50.h: 16485: extern volatile __bit INTLVL0 __at(0x7C30);
[; ;pic18f24j50.h: 16488: extern volatile __bit INTLVL1 __at(0x7C31);
[; ;pic18f24j50.h: 16491: extern volatile __bit INTLVL2 __at(0x7C32);
[; ;pic18f24j50.h: 16494: extern volatile __bit INTLVL3 __at(0x7C33);
[; ;pic18f24j50.h: 16497: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18f24j50.h: 16500: extern volatile __bit IOLOCK __at(0x77F8);
[; ;pic18f24j50.h: 16503: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f24j50.h: 16506: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f24j50.h: 16509: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f24j50.h: 16512: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f24j50.h: 16515: extern volatile __bit IRNG0 __at(0x7D88);
[; ;pic18f24j50.h: 16518: extern volatile __bit IRNG1 __at(0x7D89);
[; ;pic18f24j50.h: 16521: extern volatile __bit IRVST __at(0x7C2D);
[; ;pic18f24j50.h: 16524: extern volatile __bit ITRIM0 __at(0x7D8A);
[; ;pic18f24j50.h: 16527: extern volatile __bit ITRIM1 __at(0x7D8B);
[; ;pic18f24j50.h: 16530: extern volatile __bit ITRIM2 __at(0x7D8C);
[; ;pic18f24j50.h: 16533: extern volatile __bit ITRIM3 __at(0x7D8D);
[; ;pic18f24j50.h: 16536: extern volatile __bit ITRIM4 __at(0x7D8E);
[; ;pic18f24j50.h: 16539: extern volatile __bit ITRIM5 __at(0x7D8F);
[; ;pic18f24j50.h: 16542: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18f24j50.h: 16545: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18f24j50.h: 16548: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18f24j50.h: 16551: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18f24j50.h: 16554: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f24j50.h: 16557: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f24j50.h: 16560: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f24j50.h: 16563: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f24j50.h: 16566: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f24j50.h: 16569: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f24j50.h: 16572: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f24j50.h: 16575: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f24j50.h: 16578: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f24j50.h: 16581: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f24j50.h: 16584: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f24j50.h: 16587: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f24j50.h: 16590: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f24j50.h: 16593: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f24j50.h: 16596: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f24j50.h: 16599: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f24j50.h: 16602: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f24j50.h: 16605: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f24j50.h: 16608: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f24j50.h: 16611: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f24j50.h: 16614: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f24j50.h: 16617: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f24j50.h: 16620: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f24j50.h: 16623: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f24j50.h: 16626: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f24j50.h: 16629: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f24j50.h: 16632: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f24j50.h: 16635: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f24j50.h: 16638: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f24j50.h: 16641: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f24j50.h: 16644: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f24j50.h: 16647: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f24j50.h: 16650: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f24j50.h: 16653: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f24j50.h: 16656: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f24j50.h: 16659: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f24j50.h: 16662: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f24j50.h: 16665: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f24j50.h: 16668: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f24j50.h: 16671: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f24j50.h: 16674: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f24j50.h: 16677: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f24j50.h: 16680: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f24j50.h: 16683: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f24j50.h: 16686: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f24j50.h: 16689: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f24j50.h: 16692: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f24j50.h: 16695: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f24j50.h: 16698: extern volatile __bit LVDSTAT __at(0x7E06);
[; ;pic18f24j50.h: 16701: extern volatile __bit __attribute__((__deprecated__)) MSK0 __at(0x7E40);
[; ;pic18f24j50.h: 16704: extern volatile __bit MSK01 __at(0x7E40);
[; ;pic18f24j50.h: 16707: extern volatile __bit MSK02 __at(0x7BA0);
[; ;pic18f24j50.h: 16710: extern volatile __bit __attribute__((__deprecated__)) MSK1 __at(0x7E41);
[; ;pic18f24j50.h: 16713: extern volatile __bit MSK11 __at(0x7E41);
[; ;pic18f24j50.h: 16716: extern volatile __bit MSK12 __at(0x7BA1);
[; ;pic18f24j50.h: 16719: extern volatile __bit __attribute__((__deprecated__)) MSK2 __at(0x7E42);
[; ;pic18f24j50.h: 16722: extern volatile __bit MSK21 __at(0x7E42);
[; ;pic18f24j50.h: 16725: extern volatile __bit MSK22 __at(0x7BA2);
[; ;pic18f24j50.h: 16728: extern volatile __bit __attribute__((__deprecated__)) MSK3 __at(0x7E43);
[; ;pic18f24j50.h: 16731: extern volatile __bit MSK31 __at(0x7E43);
[; ;pic18f24j50.h: 16734: extern volatile __bit MSK32 __at(0x7BA3);
[; ;pic18f24j50.h: 16737: extern volatile __bit __attribute__((__deprecated__)) MSK4 __at(0x7E44);
[; ;pic18f24j50.h: 16740: extern volatile __bit MSK41 __at(0x7E44);
[; ;pic18f24j50.h: 16743: extern volatile __bit MSK42 __at(0x7BA4);
[; ;pic18f24j50.h: 16746: extern volatile __bit __attribute__((__deprecated__)) MSK5 __at(0x7E45);
[; ;pic18f24j50.h: 16749: extern volatile __bit MSK51 __at(0x7E45);
[; ;pic18f24j50.h: 16752: extern volatile __bit MSK52 __at(0x7BA5);
[; ;pic18f24j50.h: 16755: extern volatile __bit __attribute__((__deprecated__)) MSK6 __at(0x7E46);
[; ;pic18f24j50.h: 16758: extern volatile __bit MSK61 __at(0x7E46);
[; ;pic18f24j50.h: 16761: extern volatile __bit MSK62 __at(0x7BA6);
[; ;pic18f24j50.h: 16764: extern volatile __bit __attribute__((__deprecated__)) MSK7 __at(0x7E47);
[; ;pic18f24j50.h: 16767: extern volatile __bit MSK71 __at(0x7E47);
[; ;pic18f24j50.h: 16770: extern volatile __bit MSK72 __at(0x7BA7);
[; ;pic18f24j50.h: 16773: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f24j50.h: 16776: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f24j50.h: 16779: extern volatile __bit NOT_A1 __at(0x7E3D);
[; ;pic18f24j50.h: 16782: extern volatile __bit NOT_A2 __at(0x7B9D);
[; ;pic18f24j50.h: 16785: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f24j50.h: 16788: extern volatile __bit NOT_ADDRESS1 __at(0x7E3D);
[; ;pic18f24j50.h: 16791: extern volatile __bit NOT_ADDRESS2 __at(0x7B9D);
[; ;pic18f24j50.h: 16794: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f24j50.h: 16797: extern volatile __bit NOT_CM __at(0x7E85);
[; ;pic18f24j50.h: 16800: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f24j50.h: 16803: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f24j50.h: 16806: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f24j50.h: 16809: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f24j50.h: 16812: extern volatile __bit NOT_RC8 __at(0x7D66);
[; ;pic18f24j50.h: 16815: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f24j50.h: 16818: extern volatile __bit NOT_SS1 __at(0x7C05);
[; ;pic18f24j50.h: 16821: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f24j50.h: 16824: extern volatile __bit NOT_TX8 __at(0x7D6E);
[; ;pic18f24j50.h: 16827: extern volatile __bit NOT_UOE __at(0x7C11);
[; ;pic18f24j50.h: 16830: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f24j50.h: 16833: extern volatile __bit NOT_W1 __at(0x7E3A);
[; ;pic18f24j50.h: 16836: extern volatile __bit NOT_W2 __at(0x7B9A);
[; ;pic18f24j50.h: 16839: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f24j50.h: 16842: extern volatile __bit NOT_WRITE1 __at(0x7E3A);
[; ;pic18f24j50.h: 16845: extern volatile __bit NOT_WRITE2 __at(0x7B9A);
[; ;pic18f24j50.h: 16848: extern volatile __bit __attribute__((__deprecated__)) OERR __at(0x7D61);
[; ;pic18f24j50.h: 16851: extern volatile __bit OERR1 __at(0x7D61);
[; ;pic18f24j50.h: 16854: extern volatile __bit OERR2 __at(0x7CE1);
[; ;pic18f24j50.h: 16857: extern volatile __bit OSC1 __at(0x7C07);
[; ;pic18f24j50.h: 16860: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f24j50.h: 16863: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18f24j50.h: 16866: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18f24j50.h: 16869: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18f24j50.h: 16872: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f24j50.h: 16875: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f24j50.h: 16878: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f24j50.h: 16881: extern volatile __bit P1 __at(0x7E3C);
[; ;pic18f24j50.h: 16884: extern volatile __bit P1DC0 __at(0x7DE8);
[; ;pic18f24j50.h: 16887: extern volatile __bit P1DC1 __at(0x7DE9);
[; ;pic18f24j50.h: 16890: extern volatile __bit P1DC2 __at(0x7DEA);
[; ;pic18f24j50.h: 16893: extern volatile __bit P1DC3 __at(0x7DEB);
[; ;pic18f24j50.h: 16896: extern volatile __bit P1DC4 __at(0x7DEC);
[; ;pic18f24j50.h: 16899: extern volatile __bit P1DC5 __at(0x7DED);
[; ;pic18f24j50.h: 16902: extern volatile __bit P1DC6 __at(0x7DEE);
[; ;pic18f24j50.h: 16905: extern volatile __bit P1M0 __at(0x7DD6);
[; ;pic18f24j50.h: 16908: extern volatile __bit P1M1 __at(0x7DD7);
[; ;pic18f24j50.h: 16911: extern volatile __bit P1RSEN __at(0x7DEF);
[; ;pic18f24j50.h: 16914: extern volatile __bit P2 __at(0x7B9C);
[; ;pic18f24j50.h: 16917: extern volatile __bit __attribute__((__deprecated__)) P2DC0 __at(0x7DB8);
[; ;pic18f24j50.h: 16920: extern volatile __bit P2DC02 __at(0x7DC8);
[; ;pic18f24j50.h: 16923: extern volatile __bit P2DC0CON __at(0x7DC8);
[; ;pic18f24j50.h: 16926: extern volatile __bit __attribute__((__deprecated__)) P2DC1 __at(0x7DB9);
[; ;pic18f24j50.h: 16929: extern volatile __bit P2DC12 __at(0x7DC9);
[; ;pic18f24j50.h: 16932: extern volatile __bit P2DC1CON __at(0x7DC9);
[; ;pic18f24j50.h: 16935: extern volatile __bit __attribute__((__deprecated__)) P2DC2 __at(0x7DBA);
[; ;pic18f24j50.h: 16938: extern volatile __bit P2DC22 __at(0x7DCA);
[; ;pic18f24j50.h: 16941: extern volatile __bit P2DC2CON __at(0x7DCA);
[; ;pic18f24j50.h: 16944: extern volatile __bit __attribute__((__deprecated__)) P2DC3 __at(0x7DBB);
[; ;pic18f24j50.h: 16947: extern volatile __bit P2DC32 __at(0x7DCB);
[; ;pic18f24j50.h: 16950: extern volatile __bit P2DC3CON __at(0x7DCB);
[; ;pic18f24j50.h: 16953: extern volatile __bit __attribute__((__deprecated__)) P2DC4 __at(0x7DBC);
[; ;pic18f24j50.h: 16956: extern volatile __bit P2DC42 __at(0x7DCC);
[; ;pic18f24j50.h: 16959: extern volatile __bit P2DC4CON __at(0x7DCC);
[; ;pic18f24j50.h: 16962: extern volatile __bit __attribute__((__deprecated__)) P2DC5 __at(0x7DBD);
[; ;pic18f24j50.h: 16965: extern volatile __bit P2DC52 __at(0x7DCD);
[; ;pic18f24j50.h: 16968: extern volatile __bit P2DC5CON __at(0x7DCD);
[; ;pic18f24j50.h: 16971: extern volatile __bit __attribute__((__deprecated__)) P2DC6 __at(0x7DBE);
[; ;pic18f24j50.h: 16974: extern volatile __bit P2DC62 __at(0x7DCE);
[; ;pic18f24j50.h: 16977: extern volatile __bit P2DC6CON __at(0x7DCE);
[; ;pic18f24j50.h: 16980: extern volatile __bit P2M0 __at(0x7DA6);
[; ;pic18f24j50.h: 16983: extern volatile __bit P2M1 __at(0x7DA7);
[; ;pic18f24j50.h: 16986: extern volatile __bit P2RSEN __at(0x7DBF);
[; ;pic18f24j50.h: 16989: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f24j50.h: 16992: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f24j50.h: 16995: extern volatile __bit PCFG0 __at(0x7A40);
[; ;pic18f24j50.h: 16998: extern volatile __bit PCFG1 __at(0x7A41);
[; ;pic18f24j50.h: 17001: extern volatile __bit PCFG10 __at(0x7A4A);
[; ;pic18f24j50.h: 17004: extern volatile __bit PCFG11 __at(0x7A4B);
[; ;pic18f24j50.h: 17007: extern volatile __bit PCFG12 __at(0x7A4C);
[; ;pic18f24j50.h: 17010: extern volatile __bit PCFG14 __at(0x7A4E);
[; ;pic18f24j50.h: 17013: extern volatile __bit PCFG15 __at(0x7A4F);
[; ;pic18f24j50.h: 17016: extern volatile __bit PCFG2 __at(0x7A42);
[; ;pic18f24j50.h: 17019: extern volatile __bit PCFG3 __at(0x7A43);
[; ;pic18f24j50.h: 17022: extern volatile __bit PCFG4 __at(0x7A44);
[; ;pic18f24j50.h: 17025: extern volatile __bit PCFG8 __at(0x7A48);
[; ;pic18f24j50.h: 17028: extern volatile __bit PCFG9 __at(0x7A49);
[; ;pic18f24j50.h: 17031: extern volatile __bit PD __at(0x7E82);
[; ;pic18f24j50.h: 17034: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f24j50.h: 17037: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f24j50.h: 17040: extern volatile __bit __attribute__((__deprecated__)) PEN __at(0x7E2A);
[; ;pic18f24j50.h: 17043: extern volatile __bit PEN1 __at(0x7E2A);
[; ;pic18f24j50.h: 17046: extern volatile __bit PEN2 __at(0x7B8A);
[; ;pic18f24j50.h: 17049: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18f24j50.h: 17052: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18f24j50.h: 17055: extern volatile __bit PIDEE __at(0x79B8);
[; ;pic18f24j50.h: 17058: extern volatile __bit PIDEF __at(0x7B18);
[; ;pic18f24j50.h: 17061: extern volatile __bit PKTDIS __at(0x7B2C);
[; ;pic18f24j50.h: 17064: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18f24j50.h: 17067: extern volatile __bit PMPTTL __at(0x79E0);
[; ;pic18f24j50.h: 17070: extern volatile __bit POR __at(0x7E81);
[; ;pic18f24j50.h: 17073: extern volatile __bit PPB0 __at(0x79C8);
[; ;pic18f24j50.h: 17076: extern volatile __bit PPB1 __at(0x79C9);
[; ;pic18f24j50.h: 17079: extern volatile __bit PPBI __at(0x7B21);
[; ;pic18f24j50.h: 17082: extern volatile __bit PPBRST __at(0x7B2E);
[; ;pic18f24j50.h: 17085: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f24j50.h: 17088: extern volatile __bit PSS1AC0 __at(0x7DF2);
[; ;pic18f24j50.h: 17091: extern volatile __bit PSS1AC1 __at(0x7DF3);
[; ;pic18f24j50.h: 17094: extern volatile __bit PSS1BD0 __at(0x7DF0);
[; ;pic18f24j50.h: 17097: extern volatile __bit PSS1BD1 __at(0x7DF1);
[; ;pic18f24j50.h: 17100: extern volatile __bit PSS2AC0 __at(0x7DC2);
[; ;pic18f24j50.h: 17103: extern volatile __bit PSS2AC1 __at(0x7DC3);
[; ;pic18f24j50.h: 17106: extern volatile __bit PSS2BD0 __at(0x7DC0);
[; ;pic18f24j50.h: 17109: extern volatile __bit PSS2BD1 __at(0x7DC1);
[; ;pic18f24j50.h: 17112: extern volatile __bit R1 __at(0x7E3A);
[; ;pic18f24j50.h: 17115: extern volatile __bit RA0 __at(0x7C00);
[; ;pic18f24j50.h: 17118: extern volatile __bit RA1 __at(0x7C01);
[; ;pic18f24j50.h: 17121: extern volatile __bit RA2 __at(0x7C02);
[; ;pic18f24j50.h: 17124: extern volatile __bit RA3 __at(0x7C03);
[; ;pic18f24j50.h: 17127: extern volatile __bit RA5 __at(0x7C05);
[; ;pic18f24j50.h: 17130: extern volatile __bit RA6 __at(0x7C06);
[; ;pic18f24j50.h: 17133: extern volatile __bit RA7 __at(0x7C07);
[; ;pic18f24j50.h: 17136: extern volatile __bit RB0 __at(0x7C08);
[; ;pic18f24j50.h: 17139: extern volatile __bit RB1 __at(0x7C09);
[; ;pic18f24j50.h: 17142: extern volatile __bit RB2 __at(0x7C0A);
[; ;pic18f24j50.h: 17145: extern volatile __bit RB3 __at(0x7C0B);
[; ;pic18f24j50.h: 17148: extern volatile __bit RB4 __at(0x7C0C);
[; ;pic18f24j50.h: 17151: extern volatile __bit RB5 __at(0x7C0D);
[; ;pic18f24j50.h: 17154: extern volatile __bit RB6 __at(0x7C0E);
[; ;pic18f24j50.h: 17157: extern volatile __bit RB7 __at(0x7C0F);
[; ;pic18f24j50.h: 17160: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f24j50.h: 17163: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f24j50.h: 17166: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f24j50.h: 17169: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f24j50.h: 17172: extern volatile __bit RC0 __at(0x7C10);
[; ;pic18f24j50.h: 17175: extern volatile __bit RC1 __at(0x7C11);
[; ;pic18f24j50.h: 17178: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f24j50.h: 17181: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f24j50.h: 17184: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f24j50.h: 17187: extern volatile __bit RC2 __at(0x7C12);
[; ;pic18f24j50.h: 17190: extern volatile __bit RC2IE __at(0x7D1D);
[; ;pic18f24j50.h: 17193: extern volatile __bit RC2IF __at(0x7D25);
[; ;pic18f24j50.h: 17196: extern volatile __bit RC2IP __at(0x7D2D);
[; ;pic18f24j50.h: 17199: extern volatile __bit RC4 __at(0x7C14);
[; ;pic18f24j50.h: 17202: extern volatile __bit RC5 __at(0x7C15);
[; ;pic18f24j50.h: 17205: extern volatile __bit RC6 __at(0x7C16);
[; ;pic18f24j50.h: 17208: extern volatile __bit RC7 __at(0x7C17);
[; ;pic18f24j50.h: 17211: extern volatile __bit RC8_9 __at(0x7D66);
[; ;pic18f24j50.h: 17214: extern volatile __bit RC8_92 __at(0x7CE6);
[; ;pic18f24j50.h: 17217: extern volatile __bit RC9 __at(0x7D66);
[; ;pic18f24j50.h: 17220: extern volatile __bit RC92 __at(0x7CE6);
[; ;pic18f24j50.h: 17223: extern volatile __bit RCD8 __at(0x7D60);
[; ;pic18f24j50.h: 17226: extern volatile __bit RCD82 __at(0x7CE0);
[; ;pic18f24j50.h: 17229: extern volatile __bit __attribute__((__deprecated__)) RCEN __at(0x7E2B);
[; ;pic18f24j50.h: 17232: extern volatile __bit RCEN1 __at(0x7E2B);
[; ;pic18f24j50.h: 17235: extern volatile __bit RCEN2 __at(0x7B8B);
[; ;pic18f24j50.h: 17238: extern volatile __bit __attribute__((__deprecated__)) RCIDL __at(0x7BF6);
[; ;pic18f24j50.h: 17241: extern volatile __bit RCIDL1 __at(0x7BF6);
[; ;pic18f24j50.h: 17244: extern volatile __bit RCIDL2 __at(0x7BE6);
[; ;pic18f24j50.h: 17247: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f24j50.h: 17250: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f24j50.h: 17253: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f24j50.h: 17256: extern volatile __bit RCMT __at(0x7BF6);
[; ;pic18f24j50.h: 17259: extern volatile __bit RCMT1 __at(0x7BF6);
[; ;pic18f24j50.h: 17262: extern volatile __bit RCMT2 __at(0x7BE6);
[; ;pic18f24j50.h: 17265: extern volatile __bit RCV __at(0x7C05);
[; ;pic18f24j50.h: 17268: extern volatile __bit __attribute__((__deprecated__)) RD16 __at(0x7E69);
[; ;pic18f24j50.h: 17271: extern volatile __bit RD161 __at(0x7E69);
[; ;pic18f24j50.h: 17274: extern volatile __bit RD163 __at(0x7BCF);
[; ;pic18f24j50.h: 17277: extern volatile __bit READ_WRITE __at(0x7E3A);
[; ;pic18f24j50.h: 17280: extern volatile __bit READ_WRITE1 __at(0x7E3A);
[; ;pic18f24j50.h: 17283: extern volatile __bit READ_WRITE2 __at(0x7B9A);
[; ;pic18f24j50.h: 17286: extern volatile __bit REFO __at(0x7C0A);
[; ;pic18f24j50.h: 17289: extern volatile __bit REGSLP __at(0x7E07);
[; ;pic18f24j50.h: 17292: extern volatile __bit RELEASE __at(0x7A60);
[; ;pic18f24j50.h: 17295: extern volatile __bit RESUME __at(0x7B2A);
[; ;pic18f24j50.h: 17298: extern volatile __bit RI __at(0x7E84);
[; ;pic18f24j50.h: 17301: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f24j50.h: 17304: extern volatile __bit RODIV0 __at(0x79E8);
[; ;pic18f24j50.h: 17307: extern volatile __bit RODIV1 __at(0x79E9);
[; ;pic18f24j50.h: 17310: extern volatile __bit RODIV2 __at(0x79EA);
[; ;pic18f24j50.h: 17313: extern volatile __bit RODIV3 __at(0x79EB);
[; ;pic18f24j50.h: 17316: extern volatile __bit ROON __at(0x79EF);
[; ;pic18f24j50.h: 17319: extern volatile __bit ROSEL __at(0x79EC);
[; ;pic18f24j50.h: 17322: extern volatile __bit ROSSLP __at(0x79ED);
[; ;pic18f24j50.h: 17325: extern volatile __bit RP0 __at(0x7C00);
[; ;pic18f24j50.h: 17328: extern volatile __bit RP1 __at(0x7C01);
[; ;pic18f24j50.h: 17331: extern volatile __bit RP10 __at(0x7C0F);
[; ;pic18f24j50.h: 17334: extern volatile __bit RP11 __at(0x7C10);
[; ;pic18f24j50.h: 17337: extern volatile __bit RP12 __at(0x7C11);
[; ;pic18f24j50.h: 17340: extern volatile __bit RP13 __at(0x7C12);
[; ;pic18f24j50.h: 17343: extern volatile __bit RP17 __at(0x7C16);
[; ;pic18f24j50.h: 17346: extern volatile __bit RP18 __at(0x7C17);
[; ;pic18f24j50.h: 17349: extern volatile __bit RP2 __at(0x7C05);
[; ;pic18f24j50.h: 17352: extern volatile __bit RP3 __at(0x7C08);
[; ;pic18f24j50.h: 17355: extern volatile __bit RP4 __at(0x7C09);
[; ;pic18f24j50.h: 17358: extern volatile __bit RP5 __at(0x7C0A);
[; ;pic18f24j50.h: 17361: extern volatile __bit RP6 __at(0x7C0B);
[; ;pic18f24j50.h: 17364: extern volatile __bit RP7 __at(0x7C0C);
[; ;pic18f24j50.h: 17367: extern volatile __bit RP8 __at(0x7C0D);
[; ;pic18f24j50.h: 17370: extern volatile __bit RP9 __at(0x7C0E);
[; ;pic18f24j50.h: 17373: extern volatile __bit __attribute__((__deprecated__)) RSEN __at(0x7E29);
[; ;pic18f24j50.h: 17376: extern volatile __bit RSEN1 __at(0x7E29);
[; ;pic18f24j50.h: 17379: extern volatile __bit RSEN2 __at(0x7B89);
[; ;pic18f24j50.h: 17382: extern volatile __bit RTCC __at(0x7C09);
[; ;pic18f24j50.h: 17385: extern volatile __bit RTCCIE __at(0x7D18);
[; ;pic18f24j50.h: 17388: extern volatile __bit RTCCIF __at(0x7D20);
[; ;pic18f24j50.h: 17391: extern volatile __bit RTCCIP __at(0x7D28);
[; ;pic18f24j50.h: 17394: extern volatile __bit RTCEN __at(0x79FF);
[; ;pic18f24j50.h: 17397: extern volatile __bit RTCOE __at(0x79FA);
[; ;pic18f24j50.h: 17400: extern volatile __bit RTCPTR0 __at(0x79F8);
[; ;pic18f24j50.h: 17403: extern volatile __bit RTCPTR1 __at(0x79F9);
[; ;pic18f24j50.h: 17406: extern volatile __bit RTCSYNC __at(0x79FC);
[; ;pic18f24j50.h: 17409: extern volatile __bit RTCWDIS __at(0x7A68);
[; ;pic18f24j50.h: 17412: extern volatile __bit RTCWREN __at(0x79FD);
[; ;pic18f24j50.h: 17415: extern volatile __bit RTSECSEL0 __at(0x79E1);
[; ;pic18f24j50.h: 17418: extern volatile __bit RTSECSEL1 __at(0x79E2);
[; ;pic18f24j50.h: 17421: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f24j50.h: 17424: extern volatile __bit RW1 __at(0x7E3A);
[; ;pic18f24j50.h: 17427: extern volatile __bit RW2 __at(0x7B9A);
[; ;pic18f24j50.h: 17430: extern volatile __bit RX1 __at(0x7C17);
[; ;pic18f24j50.h: 17433: extern volatile __bit __attribute__((__deprecated__)) RX9 __at(0x7D66);
[; ;pic18f24j50.h: 17436: extern volatile __bit RX91 __at(0x7D66);
[; ;pic18f24j50.h: 17439: extern volatile __bit RX92 __at(0x7CE6);
[; ;pic18f24j50.h: 17442: extern volatile __bit __attribute__((__deprecated__)) RX9D __at(0x7D60);
[; ;pic18f24j50.h: 17445: extern volatile __bit RX9D1 __at(0x7D60);
[; ;pic18f24j50.h: 17448: extern volatile __bit RX9D2 __at(0x7CE0);
[; ;pic18f24j50.h: 17451: extern volatile __bit RXB0IE __at(0x7D18);
[; ;pic18f24j50.h: 17454: extern volatile __bit RXB1IE __at(0x7D19);
[; ;pic18f24j50.h: 17457: extern volatile __bit RXBNIE __at(0x7D19);
[; ;pic18f24j50.h: 17460: extern volatile __bit RXBNIF __at(0x7D21);
[; ;pic18f24j50.h: 17463: extern volatile __bit RXBNIP __at(0x7D29);
[; ;pic18f24j50.h: 17466: extern volatile __bit RXCKP __at(0x7BF5);
[; ;pic18f24j50.h: 17469: extern volatile __bit __attribute__((__deprecated__)) RXDTP __at(0x7BF5);
[; ;pic18f24j50.h: 17472: extern volatile __bit RXDTP1 __at(0x7BF5);
[; ;pic18f24j50.h: 17475: extern volatile __bit RXDTP2 __at(0x7BE5);
[; ;pic18f24j50.h: 17478: extern volatile __bit RXINC __at(0x7C44);
[; ;pic18f24j50.h: 17481: extern volatile __bit R_NOT_W1 __at(0x7E3A);
[; ;pic18f24j50.h: 17484: extern volatile __bit R_NOT_W2 __at(0x7B9A);
[; ;pic18f24j50.h: 17487: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f24j50.h: 17490: extern volatile __bit R_W1 __at(0x7E3D);
[; ;pic18f24j50.h: 17493: extern volatile __bit R_W2 __at(0x7B9A);
[; ;pic18f24j50.h: 17496: extern volatile __bit __attribute__((__deprecated__)) R_nW __at(0x7E3A);
[; ;pic18f24j50.h: 17499: extern volatile __bit R_nW1 __at(0x7E3A);
[; ;pic18f24j50.h: 17502: extern volatile __bit R_nW2 __at(0x7B9A);
[; ;pic18f24j50.h: 17505: extern volatile __bit S1 __at(0x7E3B);
[; ;pic18f24j50.h: 17508: extern volatile __bit S2 __at(0x7B9B);
[; ;pic18f24j50.h: 17511: extern volatile __bit SCK1 __at(0x7C0C);
[; ;pic18f24j50.h: 17514: extern volatile __bit SCKP __at(0x7BF4);
[; ;pic18f24j50.h: 17517: extern volatile __bit SCKP1 __at(0x7BF4);
[; ;pic18f24j50.h: 17520: extern volatile __bit SCKP2 __at(0x7BE4);
[; ;pic18f24j50.h: 17523: extern volatile __bit SCL1 __at(0x7C0C);
[; ;pic18f24j50.h: 17526: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f24j50.h: 17529: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f24j50.h: 17532: extern volatile __bit SDA1 __at(0x7C0D);
[; ;pic18f24j50.h: 17535: extern volatile __bit SDI1 __at(0x7C0D);
[; ;pic18f24j50.h: 17538: extern volatile __bit SDO1 __at(0x7C17);
[; ;pic18f24j50.h: 17541: extern volatile __bit SE0 __at(0x7B2D);
[; ;pic18f24j50.h: 17544: extern volatile __bit __attribute__((__deprecated__)) SEN __at(0x7E28);
[; ;pic18f24j50.h: 17547: extern volatile __bit SEN1 __at(0x7E28);
[; ;pic18f24j50.h: 17550: extern volatile __bit SEN2 __at(0x7B88);
[; ;pic18f24j50.h: 17553: extern volatile __bit __attribute__((__deprecated__)) SENDB __at(0x7D6B);
[; ;pic18f24j50.h: 17556: extern volatile __bit SENDB1 __at(0x7D6B);
[; ;pic18f24j50.h: 17559: extern volatile __bit SENDB2 __at(0x7D43);
[; ;pic18f24j50.h: 17562: extern volatile __bit __attribute__((__deprecated__)) SMP __at(0x7E3F);
[; ;pic18f24j50.h: 17565: extern volatile __bit SMP1 __at(0x7E3F);
[; ;pic18f24j50.h: 17568: extern volatile __bit SMP2 __at(0x7B9F);
[; ;pic18f24j50.h: 17571: extern volatile __bit SOFIE __at(0x79B6);
[; ;pic18f24j50.h: 17574: extern volatile __bit SOFIF __at(0x7B16);
[; ;pic18f24j50.h: 17577: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f24j50.h: 17580: extern volatile __bit SOSCEN3 __at(0x7BCB);
[; ;pic18f24j50.h: 17583: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f24j50.h: 17586: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f24j50.h: 17589: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f24j50.h: 17592: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f24j50.h: 17595: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f24j50.h: 17598: extern volatile __bit __attribute__((__deprecated__)) SPEN __at(0x7D67);
[; ;pic18f24j50.h: 17601: extern volatile __bit SPEN1 __at(0x7D67);
[; ;pic18f24j50.h: 17604: extern volatile __bit SPEN2 __at(0x7CE7);
[; ;pic18f24j50.h: 17607: extern volatile __bit SPI1OD __at(0x7A00);
[; ;pic18f24j50.h: 17610: extern volatile __bit SPI2OD __at(0x7A01);
[; ;pic18f24j50.h: 17613: extern volatile __bit __attribute__((__deprecated__)) SREN __at(0x7D65);
[; ;pic18f24j50.h: 17616: extern volatile __bit SREN1 __at(0x7D65);
[; ;pic18f24j50.h: 17619: extern volatile __bit SREN2 __at(0x7CE5);
[; ;pic18f24j50.h: 17622: extern volatile __bit SRENA __at(0x7D65);
[; ;pic18f24j50.h: 17625: extern volatile __bit SSCON0 __at(0x7C46);
[; ;pic18f24j50.h: 17628: extern volatile __bit SSCON1 __at(0x7C47);
[; ;pic18f24j50.h: 17631: extern volatile __bit SSP1IE __at(0x7CEB);
[; ;pic18f24j50.h: 17634: extern volatile __bit SSP1IF __at(0x7CF3);
[; ;pic18f24j50.h: 17637: extern volatile __bit SSP1IP __at(0x7CFB);
[; ;pic18f24j50.h: 17640: extern volatile __bit SSP2IE __at(0x7D1F);
[; ;pic18f24j50.h: 17643: extern volatile __bit SSP2IF __at(0x7D27);
[; ;pic18f24j50.h: 17646: extern volatile __bit SSP2IP __at(0x7D2F);
[; ;pic18f24j50.h: 17649: extern volatile __bit __attribute__((__deprecated__)) SSPEN __at(0x7E35);
[; ;pic18f24j50.h: 17652: extern volatile __bit SSPEN1 __at(0x7E35);
[; ;pic18f24j50.h: 17655: extern volatile __bit SSPEN2 __at(0x7B95);
[; ;pic18f24j50.h: 17658: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f24j50.h: 17661: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f24j50.h: 17664: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f24j50.h: 17667: extern volatile __bit __attribute__((__deprecated__)) SSPM0 __at(0x7E30);
[; ;pic18f24j50.h: 17670: extern volatile __bit SSPM01 __at(0x7E30);
[; ;pic18f24j50.h: 17673: extern volatile __bit SSPM02 __at(0x7B90);
[; ;pic18f24j50.h: 17676: extern volatile __bit __attribute__((__deprecated__)) SSPM1 __at(0x7E31);
[; ;pic18f24j50.h: 17679: extern volatile __bit SSPM11 __at(0x7E31);
[; ;pic18f24j50.h: 17682: extern volatile __bit SSPM12 __at(0x7B91);
[; ;pic18f24j50.h: 17685: extern volatile __bit __attribute__((__deprecated__)) SSPM2 __at(0x7E32);
[; ;pic18f24j50.h: 17688: extern volatile __bit SSPM21 __at(0x7E32);
[; ;pic18f24j50.h: 17691: extern volatile __bit SSPM22 __at(0x7B92);
[; ;pic18f24j50.h: 17694: extern volatile __bit __attribute__((__deprecated__)) SSPM3 __at(0x7E33);
[; ;pic18f24j50.h: 17697: extern volatile __bit SSPM31 __at(0x7E33);
[; ;pic18f24j50.h: 17700: extern volatile __bit SSPM32 __at(0x7B93);
[; ;pic18f24j50.h: 17703: extern volatile __bit __attribute__((__deprecated__)) SSPOV __at(0x7E36);
[; ;pic18f24j50.h: 17706: extern volatile __bit SSPOV1 __at(0x7E36);
[; ;pic18f24j50.h: 17709: extern volatile __bit SSPOV2 __at(0x7B96);
[; ;pic18f24j50.h: 17712: extern volatile __bit STALLIE __at(0x79B5);
[; ;pic18f24j50.h: 17715: extern volatile __bit STALLIF __at(0x7B15);
[; ;pic18f24j50.h: 17718: extern volatile __bit START __at(0x7E3B);
[; ;pic18f24j50.h: 17721: extern volatile __bit START1 __at(0x7E3B);
[; ;pic18f24j50.h: 17724: extern volatile __bit START2 __at(0x7B9B);
[; ;pic18f24j50.h: 17727: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f24j50.h: 17730: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f24j50.h: 17733: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f24j50.h: 17736: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f24j50.h: 17739: extern volatile __bit STOP1 __at(0x7E3C);
[; ;pic18f24j50.h: 17742: extern volatile __bit STOP2 __at(0x7B9C);
[; ;pic18f24j50.h: 17745: extern volatile __bit __attribute__((__deprecated__)) STRA __at(0x7DF8);
[; ;pic18f24j50.h: 17748: extern volatile __bit STRA2 __at(0x7DC8);
[; ;pic18f24j50.h: 17751: extern volatile __bit __attribute__((__deprecated__)) STRB __at(0x7DF9);
[; ;pic18f24j50.h: 17754: extern volatile __bit STRB2 __at(0x7DC9);
[; ;pic18f24j50.h: 17757: extern volatile __bit __attribute__((__deprecated__)) STRC __at(0x7DFA);
[; ;pic18f24j50.h: 17760: extern volatile __bit STRC2 __at(0x7DCA);
[; ;pic18f24j50.h: 17763: extern volatile __bit __attribute__((__deprecated__)) STRD __at(0x7DFB);
[; ;pic18f24j50.h: 17766: extern volatile __bit STRD2 __at(0x7DCB);
[; ;pic18f24j50.h: 17769: extern volatile __bit __attribute__((__deprecated__)) STRSYNC __at(0x7DFC);
[; ;pic18f24j50.h: 17772: extern volatile __bit STRSYNC2 __at(0x7DCC);
[; ;pic18f24j50.h: 17775: extern volatile __bit SUSPND __at(0x7B29);
[; ;pic18f24j50.h: 17778: extern volatile __bit SWDTE __at(0x7E00);
[; ;pic18f24j50.h: 17781: extern volatile __bit SWDTEN __at(0x7E00);
[; ;pic18f24j50.h: 17784: extern volatile __bit __attribute__((__deprecated__)) SYNC __at(0x7D6C);
[; ;pic18f24j50.h: 17787: extern volatile __bit SYNC1 __at(0x7D6C);
[; ;pic18f24j50.h: 17790: extern volatile __bit SYNC2 __at(0x7D44);
[; ;pic18f24j50.h: 17793: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f24j50.h: 17796: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f24j50.h: 17799: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f24j50.h: 17802: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f24j50.h: 17805: extern volatile __bit T0IP __at(0x7F8A);
[; ;pic18f24j50.h: 17808: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f24j50.h: 17811: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f24j50.h: 17814: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f24j50.h: 17817: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f24j50.h: 17820: extern volatile __bit T1CK __at(0x7C10);
[; ;pic18f24j50.h: 17823: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f24j50.h: 17826: extern volatile __bit T1CKPS01 __at(0x7E6C);
[; ;pic18f24j50.h: 17829: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f24j50.h: 17832: extern volatile __bit T1CKPS11 __at(0x7E6D);
[; ;pic18f24j50.h: 17835: extern volatile __bit T1DONE __at(0x7CD3);
[; ;pic18f24j50.h: 17838: extern volatile __bit T1GGO __at(0x7CD3);
[; ;pic18f24j50.h: 17841: extern volatile __bit T1GGO_T1DONE __at(0x7CD3);
[; ;pic18f24j50.h: 17844: extern volatile __bit T1GPOL __at(0x7CD6);
[; ;pic18f24j50.h: 17847: extern volatile __bit T1GSPM __at(0x7CD4);
[; ;pic18f24j50.h: 17850: extern volatile __bit T1GSS0 __at(0x7CD0);
[; ;pic18f24j50.h: 17853: extern volatile __bit T1GSS1 __at(0x7CD1);
[; ;pic18f24j50.h: 17856: extern volatile __bit T1GTM __at(0x7CD5);
[; ;pic18f24j50.h: 17859: extern volatile __bit T1GVAL __at(0x7CD2);
[; ;pic18f24j50.h: 17862: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f24j50.h: 17865: extern volatile __bit T1OSCEN1 __at(0x7E6B);
[; ;pic18f24j50.h: 17868: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f24j50.h: 17871: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f24j50.h: 17874: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f24j50.h: 17877: extern volatile __bit T1RUN __at(0x7A94);
[; ;pic18f24j50.h: 17880: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f24j50.h: 17883: extern volatile __bit T1SYNC1 __at(0x7E6A);
[; ;pic18f24j50.h: 17886: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f24j50.h: 17889: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f24j50.h: 17892: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f24j50.h: 17895: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f24j50.h: 17898: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f24j50.h: 17901: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f24j50.h: 17904: extern volatile __bit T3CCP1 __at(0x7A90);
[; ;pic18f24j50.h: 17907: extern volatile __bit T3CCP2 __at(0x7A91);
[; ;pic18f24j50.h: 17910: extern volatile __bit T3CKPS0 __at(0x7BCC);
[; ;pic18f24j50.h: 17913: extern volatile __bit T3CKPS1 __at(0x7BCD);
[; ;pic18f24j50.h: 17916: extern volatile __bit T3DONE __at(0x7CBB);
[; ;pic18f24j50.h: 17919: extern volatile __bit T3GGO __at(0x7CBB);
[; ;pic18f24j50.h: 17922: extern volatile __bit T3GGO_T3DONE __at(0x7CBB);
[; ;pic18f24j50.h: 17925: extern volatile __bit T3GPOL __at(0x7CBE);
[; ;pic18f24j50.h: 17928: extern volatile __bit T3GSPM __at(0x7CBC);
[; ;pic18f24j50.h: 17931: extern volatile __bit T3GSS0 __at(0x7CB8);
[; ;pic18f24j50.h: 17934: extern volatile __bit T3GSS1 __at(0x7CB9);
[; ;pic18f24j50.h: 17937: extern volatile __bit T3GTM __at(0x7CBD);
[; ;pic18f24j50.h: 17940: extern volatile __bit T3GVAL __at(0x7CBA);
[; ;pic18f24j50.h: 17943: extern volatile __bit T3OSCEN __at(0x7BCB);
[; ;pic18f24j50.h: 17946: extern volatile __bit T3RD16 __at(0x7BCF);
[; ;pic18f24j50.h: 17949: extern volatile __bit T3SYNC __at(0x7BCA);
[; ;pic18f24j50.h: 17952: extern volatile __bit T4CKPS0 __at(0x7BB0);
[; ;pic18f24j50.h: 17955: extern volatile __bit T4CKPS1 __at(0x7BB1);
[; ;pic18f24j50.h: 17958: extern volatile __bit T4OUTPS0 __at(0x7BB3);
[; ;pic18f24j50.h: 17961: extern volatile __bit T4OUTPS1 __at(0x7BB4);
[; ;pic18f24j50.h: 17964: extern volatile __bit T4OUTPS2 __at(0x7BB5);
[; ;pic18f24j50.h: 17967: extern volatile __bit T4OUTPS3 __at(0x7BB6);
[; ;pic18f24j50.h: 17970: extern volatile __bit TGEN __at(0x7D9C);
[; ;pic18f24j50.h: 17973: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f24j50.h: 17976: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f24j50.h: 17979: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f24j50.h: 17982: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f24j50.h: 17985: extern volatile __bit TMR1CS0 __at(0x7E6E);
[; ;pic18f24j50.h: 17988: extern volatile __bit TMR1CS01 __at(0x7E6E);
[; ;pic18f24j50.h: 17991: extern volatile __bit TMR1CS1 __at(0x7E6F);
[; ;pic18f24j50.h: 17994: extern volatile __bit TMR1CS11 __at(0x7E6F);
[; ;pic18f24j50.h: 17997: extern volatile __bit TMR1GE __at(0x7CD7);
[; ;pic18f24j50.h: 18000: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f24j50.h: 18003: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f24j50.h: 18006: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f24j50.h: 18009: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f24j50.h: 18012: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f24j50.h: 18015: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f24j50.h: 18018: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f24j50.h: 18021: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f24j50.h: 18024: extern volatile __bit TMR3CS0 __at(0x7BCE);
[; ;pic18f24j50.h: 18027: extern volatile __bit TMR3CS1 __at(0x7BCF);
[; ;pic18f24j50.h: 18030: extern volatile __bit TMR3GE __at(0x7CBF);
[; ;pic18f24j50.h: 18033: extern volatile __bit TMR3GIE __at(0x7D19);
[; ;pic18f24j50.h: 18036: extern volatile __bit TMR3GIF __at(0x7D21);
[; ;pic18f24j50.h: 18039: extern volatile __bit TMR3GIP __at(0x7D29);
[; ;pic18f24j50.h: 18042: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f24j50.h: 18045: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f24j50.h: 18048: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f24j50.h: 18051: extern volatile __bit TMR3ON __at(0x7BC8);
[; ;pic18f24j50.h: 18054: extern volatile __bit TMR4IE __at(0x7D1B);
[; ;pic18f24j50.h: 18057: extern volatile __bit TMR4IF __at(0x7D23);
[; ;pic18f24j50.h: 18060: extern volatile __bit TMR4IP __at(0x7D2B);
[; ;pic18f24j50.h: 18063: extern volatile __bit TMR4ON __at(0x7BB2);
[; ;pic18f24j50.h: 18066: extern volatile __bit TO __at(0x7E83);
[; ;pic18f24j50.h: 18069: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f24j50.h: 18072: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f24j50.h: 18075: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f24j50.h: 18078: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f24j50.h: 18081: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f24j50.h: 18084: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f24j50.h: 18087: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f24j50.h: 18090: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f24j50.h: 18093: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f24j50.h: 18096: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f24j50.h: 18099: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f24j50.h: 18102: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f24j50.h: 18105: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f24j50.h: 18108: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f24j50.h: 18111: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f24j50.h: 18114: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f24j50.h: 18117: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f24j50.h: 18120: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f24j50.h: 18123: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f24j50.h: 18126: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f24j50.h: 18129: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f24j50.h: 18132: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f24j50.h: 18135: extern volatile __bit __attribute__((__deprecated__)) TRMT __at(0x7D69);
[; ;pic18f24j50.h: 18138: extern volatile __bit TRMT1 __at(0x7D69);
[; ;pic18f24j50.h: 18141: extern volatile __bit TRMT2 __at(0x7D41);
[; ;pic18f24j50.h: 18144: extern volatile __bit TRNIE __at(0x79B3);
[; ;pic18f24j50.h: 18147: extern volatile __bit TRNIF __at(0x7B13);
[; ;pic18f24j50.h: 18150: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f24j50.h: 18153: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f24j50.h: 18156: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f24j50.h: 18159: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f24j50.h: 18162: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f24j50.h: 18165: extern volatile __bit TUN5 __at(0x7CDD);
[; ;pic18f24j50.h: 18168: extern volatile __bit TX1 __at(0x7C16);
[; ;pic18f24j50.h: 18171: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f24j50.h: 18174: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f24j50.h: 18177: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f24j50.h: 18180: extern volatile __bit TX2IE __at(0x7D1C);
[; ;pic18f24j50.h: 18183: extern volatile __bit TX2IF __at(0x7D24);
[; ;pic18f24j50.h: 18186: extern volatile __bit TX2IP __at(0x7D2C);
[; ;pic18f24j50.h: 18189: extern volatile __bit TX8_9 __at(0x7D6E);
[; ;pic18f24j50.h: 18192: extern volatile __bit TX8_92 __at(0x7D46);
[; ;pic18f24j50.h: 18195: extern volatile __bit __attribute__((__deprecated__)) TX9 __at(0x7D6E);
[; ;pic18f24j50.h: 18198: extern volatile __bit TX91 __at(0x7D6E);
[; ;pic18f24j50.h: 18201: extern volatile __bit TX92 __at(0x7D46);
[; ;pic18f24j50.h: 18204: extern volatile __bit __attribute__((__deprecated__)) TX9D __at(0x7D68);
[; ;pic18f24j50.h: 18207: extern volatile __bit TX9D1 __at(0x7D68);
[; ;pic18f24j50.h: 18210: extern volatile __bit TX9D2 __at(0x7D40);
[; ;pic18f24j50.h: 18213: extern volatile __bit TXB0IE __at(0x7D1A);
[; ;pic18f24j50.h: 18216: extern volatile __bit TXB1IE __at(0x7D1B);
[; ;pic18f24j50.h: 18219: extern volatile __bit TXB2IE __at(0x7D1C);
[; ;pic18f24j50.h: 18222: extern volatile __bit TXBNIE __at(0x7D1C);
[; ;pic18f24j50.h: 18225: extern volatile __bit TXBNIF __at(0x7D24);
[; ;pic18f24j50.h: 18228: extern volatile __bit TXBNIP __at(0x7D2C);
[; ;pic18f24j50.h: 18231: extern volatile __bit __attribute__((__deprecated__)) TXCKP __at(0x7BF4);
[; ;pic18f24j50.h: 18234: extern volatile __bit TXCKP1 __at(0x7BF4);
[; ;pic18f24j50.h: 18237: extern volatile __bit TXCKP2 __at(0x7BE4);
[; ;pic18f24j50.h: 18240: extern volatile __bit TXD8 __at(0x7D68);
[; ;pic18f24j50.h: 18243: extern volatile __bit TXD82 __at(0x7D40);
[; ;pic18f24j50.h: 18246: extern volatile __bit __attribute__((__deprecated__)) TXEN __at(0x7D6D);
[; ;pic18f24j50.h: 18249: extern volatile __bit TXEN1 __at(0x7D6D);
[; ;pic18f24j50.h: 18252: extern volatile __bit TXEN2 __at(0x7D45);
[; ;pic18f24j50.h: 18255: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f24j50.h: 18258: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f24j50.h: 18261: extern volatile __bit TXINC __at(0x7C45);
[; ;pic18f24j50.h: 18264: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f24j50.h: 18267: extern volatile __bit U1OD __at(0x7A08);
[; ;pic18f24j50.h: 18270: extern volatile __bit U2OD __at(0x7A09);
[; ;pic18f24j50.h: 18273: extern volatile __bit __attribute__((__deprecated__)) UA __at(0x7E39);
[; ;pic18f24j50.h: 18276: extern volatile __bit UA1 __at(0x7E39);
[; ;pic18f24j50.h: 18279: extern volatile __bit UA2 __at(0x7B99);
[; ;pic18f24j50.h: 18282: extern volatile __bit UERRIE __at(0x79B1);
[; ;pic18f24j50.h: 18285: extern volatile __bit UERRIF __at(0x7B11);
[; ;pic18f24j50.h: 18288: extern volatile __bit ULPEN __at(0x7E02);
[; ;pic18f24j50.h: 18291: extern volatile __bit ULPLVL __at(0x7E05);
[; ;pic18f24j50.h: 18294: extern volatile __bit ULPSINK __at(0x7E01);
[; ;pic18f24j50.h: 18297: extern volatile __bit ULPWDIS __at(0x7A62);
[; ;pic18f24j50.h: 18300: extern volatile __bit ULPWU __at(0x7C00);
[; ;pic18f24j50.h: 18303: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f24j50.h: 18306: extern volatile __bit UOEMON __at(0x79CE);
[; ;pic18f24j50.h: 18309: extern volatile __bit UPP0 __at(0x79C8);
[; ;pic18f24j50.h: 18312: extern volatile __bit UPP1 __at(0x79C9);
[; ;pic18f24j50.h: 18315: extern volatile __bit UPUEN __at(0x79CC);
[; ;pic18f24j50.h: 18318: extern volatile __bit URSTIE __at(0x79B0);
[; ;pic18f24j50.h: 18321: extern volatile __bit URSTIF __at(0x7B10);
[; ;pic18f24j50.h: 18324: extern volatile __bit USBEN __at(0x7B2B);
[; ;pic18f24j50.h: 18327: extern volatile __bit USBIE __at(0x7D04);
[; ;pic18f24j50.h: 18330: extern volatile __bit USBIF __at(0x7D0C);
[; ;pic18f24j50.h: 18333: extern volatile __bit USBIP __at(0x7D14);
[; ;pic18f24j50.h: 18336: extern volatile __bit UTEYE __at(0x79CF);
[; ;pic18f24j50.h: 18339: extern volatile __bit UTRDIS __at(0x79CB);
[; ;pic18f24j50.h: 18342: extern volatile __bit VBG2EN __at(0x7A4E);
[; ;pic18f24j50.h: 18345: extern volatile __bit VBGEN __at(0x7A4F);
[; ;pic18f24j50.h: 18348: extern volatile __bit VCFG0 __at(0x7E16);
[; ;pic18f24j50.h: 18351: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f24j50.h: 18354: extern volatile __bit VCFG1 __at(0x7E17);
[; ;pic18f24j50.h: 18357: extern volatile __bit VCFG11 __at(0x7E0D);
[; ;pic18f24j50.h: 18360: extern volatile __bit VDIRMAG __at(0x7C2F);
[; ;pic18f24j50.h: 18363: extern volatile __bit VM __at(0x7C14);
[; ;pic18f24j50.h: 18366: extern volatile __bit VMO __at(0x7C0A);
[; ;pic18f24j50.h: 18369: extern volatile __bit VP __at(0x7C15);
[; ;pic18f24j50.h: 18372: extern volatile __bit VPO __at(0x7C0B);
[; ;pic18f24j50.h: 18375: extern volatile __bit VREF_MINUS __at(0x7C02);
[; ;pic18f24j50.h: 18378: extern volatile __bit VREF_PLUS __at(0x7C03);
[; ;pic18f24j50.h: 18381: extern volatile __bit W4E __at(0x7BF1);
[; ;pic18f24j50.h: 18384: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f24j50.h: 18387: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f24j50.h: 18390: extern volatile __bit WAITB0 __at(0x7CCE);
[; ;pic18f24j50.h: 18393: extern volatile __bit WAITB1 __at(0x7CCF);
[; ;pic18f24j50.h: 18396: extern volatile __bit WAITE0 __at(0x7CC8);
[; ;pic18f24j50.h: 18399: extern volatile __bit WAITE1 __at(0x7CC9);
[; ;pic18f24j50.h: 18402: extern volatile __bit WAITM0 __at(0x7CCA);
[; ;pic18f24j50.h: 18405: extern volatile __bit WAITM1 __at(0x7CCB);
[; ;pic18f24j50.h: 18408: extern volatile __bit WAITM2 __at(0x7CCC);
[; ;pic18f24j50.h: 18411: extern volatile __bit WAITM3 __at(0x7CCD);
[; ;pic18f24j50.h: 18414: extern volatile __bit __attribute__((__deprecated__)) WCOL __at(0x7E37);
[; ;pic18f24j50.h: 18417: extern volatile __bit WCOL1 __at(0x7E37);
[; ;pic18f24j50.h: 18420: extern volatile __bit WCOL2 __at(0x7B97);
[; ;pic18f24j50.h: 18423: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f24j50.h: 18426: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f24j50.h: 18429: extern volatile __bit WPROG __at(0x7D35);
[; ;pic18f24j50.h: 18432: extern volatile __bit WR __at(0x7D31);
[; ;pic18f24j50.h: 18435: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f24j50.h: 18438: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f24j50.h: 18441: extern volatile __bit __attribute__((__deprecated__)) WUE __at(0x7BF1);
[; ;pic18f24j50.h: 18444: extern volatile __bit WUE1 __at(0x7BF1);
[; ;pic18f24j50.h: 18447: extern volatile __bit WUE2 __at(0x7BE1);
[; ;pic18f24j50.h: 18450: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f24j50.h: 18453: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f24j50.h: 18456: extern volatile __bit nA1 __at(0x7E3D);
[; ;pic18f24j50.h: 18459: extern volatile __bit nA2 __at(0x7B9D);
[; ;pic18f24j50.h: 18462: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f24j50.h: 18465: extern volatile __bit nADDRESS1 __at(0x7E3D);
[; ;pic18f24j50.h: 18468: extern volatile __bit nADDRESS2 __at(0x7B9D);
[; ;pic18f24j50.h: 18471: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f24j50.h: 18474: extern volatile __bit nCM __at(0x7E85);
[; ;pic18f24j50.h: 18477: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18f24j50.h: 18480: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f24j50.h: 18483: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f24j50.h: 18486: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f24j50.h: 18489: extern volatile __bit nRC8 __at(0x7D66);
[; ;pic18f24j50.h: 18492: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f24j50.h: 18495: extern volatile __bit nSS1 __at(0x7C05);
[; ;pic18f24j50.h: 18498: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f24j50.h: 18501: extern volatile __bit nTX8 __at(0x7D6E);
[; ;pic18f24j50.h: 18504: extern volatile __bit nUOE __at(0x7C11);
[; ;pic18f24j50.h: 18507: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f24j50.h: 18510: extern volatile __bit nW1 __at(0x7E3A);
[; ;pic18f24j50.h: 18513: extern volatile __bit nW2 __at(0x7B9A);
[; ;pic18f24j50.h: 18516: extern volatile __bit nWRITE __at(0x7E3A);
[; ;pic18f24j50.h: 18519: extern volatile __bit nWRITE1 __at(0x7E3A);
[; ;pic18f24j50.h: 18522: extern volatile __bit nWRITE2 __at(0x7B9A);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
"16 ST7735.h
[v _Font `Cuc ~T0 @X0 -> 0 `x e ]
[i _Font
:U ..
"17
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"18
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 95 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"19
-> -> 0 `i `uc
-> -> 7 `i `uc
-> -> 0 `i `uc
-> -> 7 `i `uc
-> -> 0 `i `uc
"20
-> -> 20 `i `uc
-> -> 127 `i `uc
-> -> 20 `i `uc
-> -> 127 `i `uc
-> -> 20 `i `uc
"21
-> -> 36 `i `uc
-> -> 42 `i `uc
-> -> 127 `i `uc
-> -> 42 `i `uc
-> -> 18 `i `uc
"22
-> -> 35 `i `uc
-> -> 19 `i `uc
-> -> 8 `i `uc
-> -> 100 `i `uc
-> -> 98 `i `uc
"23
-> -> 54 `i `uc
-> -> 73 `i `uc
-> -> 86 `i `uc
-> -> 32 `i `uc
-> -> 80 `i `uc
"24
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 7 `i `uc
-> -> 3 `i `uc
-> -> 0 `i `uc
"25
-> -> 0 `i `uc
-> -> 28 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"26
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
-> -> 28 `i `uc
-> -> 0 `i `uc
"27
-> -> 42 `i `uc
-> -> 28 `i `uc
-> -> 127 `i `uc
-> -> 28 `i `uc
-> -> 42 `i `uc
"28
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 62 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"29
-> -> 0 `i `uc
-> -> 128 `i `uc
-> -> 112 `i `uc
-> -> 48 `i `uc
-> -> 0 `i `uc
"30
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
"31
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 96 `i `uc
-> -> 96 `i `uc
-> -> 0 `i `uc
"32
-> -> 32 `i `uc
-> -> 16 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 2 `i `uc
"33
-> -> 62 `i `uc
-> -> 81 `i `uc
-> -> 73 `i `uc
-> -> 69 `i `uc
-> -> 62 `i `uc
"34
-> -> 0 `i `uc
-> -> 66 `i `uc
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"35
-> -> 114 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 70 `i `uc
"36
-> -> 33 `i `uc
-> -> 65 `i `uc
-> -> 73 `i `uc
-> -> 77 `i `uc
-> -> 51 `i `uc
"37
-> -> 24 `i `uc
-> -> 20 `i `uc
-> -> 18 `i `uc
-> -> 127 `i `uc
-> -> 16 `i `uc
"38
-> -> 39 `i `uc
-> -> 69 `i `uc
-> -> 69 `i `uc
-> -> 69 `i `uc
-> -> 57 `i `uc
"39
-> -> 60 `i `uc
-> -> 74 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 49 `i `uc
"40
-> -> 65 `i `uc
-> -> 33 `i `uc
-> -> 17 `i `uc
-> -> 9 `i `uc
-> -> 7 `i `uc
"41
-> -> 54 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 54 `i `uc
"42
-> -> 70 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 41 `i `uc
-> -> 30 `i `uc
"43
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 20 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"44
-> -> 0 `i `uc
-> -> 64 `i `uc
-> -> 52 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"45
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
"46
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
-> -> 20 `i `uc
"47
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
-> -> 20 `i `uc
-> -> 8 `i `uc
"48
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 89 `i `uc
-> -> 9 `i `uc
-> -> 6 `i `uc
"49
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 93 `i `uc
-> -> 89 `i `uc
-> -> 78 `i `uc
"50
-> -> 124 `i `uc
-> -> 18 `i `uc
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 124 `i `uc
"51
-> -> 127 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 54 `i `uc
"52
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 34 `i `uc
"53
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 62 `i `uc
"54
-> -> 127 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 65 `i `uc
"55
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 1 `i `uc
"56
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 81 `i `uc
-> -> 115 `i `uc
"57
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 8 `i `uc
-> -> 127 `i `uc
"58
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"59
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 65 `i `uc
-> -> 63 `i `uc
-> -> 1 `i `uc
"60
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 34 `i `uc
-> -> 65 `i `uc
"61
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
"62
-> -> 127 `i `uc
-> -> 2 `i `uc
-> -> 28 `i `uc
-> -> 2 `i `uc
-> -> 127 `i `uc
"63
-> -> 127 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
-> -> 16 `i `uc
-> -> 127 `i `uc
"64
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 62 `i `uc
"65
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 9 `i `uc
-> -> 6 `i `uc
"66
-> -> 62 `i `uc
-> -> 65 `i `uc
-> -> 81 `i `uc
-> -> 33 `i `uc
-> -> 94 `i `uc
"67
-> -> 127 `i `uc
-> -> 9 `i `uc
-> -> 25 `i `uc
-> -> 41 `i `uc
"68
-> -> 70 `i `uc
..
]
[; ;ST7735.h: 16: const char Font[] = {
[; ;ST7735.h: 17: 0x00, 0x00, 0x00, 0x00, 0x00,
[; ;ST7735.h: 18: 0x00, 0x00, 0x5F, 0x00, 0x00,
[; ;ST7735.h: 19: 0x00, 0x07, 0x00, 0x07, 0x00,
[; ;ST7735.h: 20: 0x14, 0x7F, 0x14, 0x7F, 0x14,
[; ;ST7735.h: 21: 0x24, 0x2A, 0x7F, 0x2A, 0x12,
[; ;ST7735.h: 22: 0x23, 0x13, 0x08, 0x64, 0x62,
[; ;ST7735.h: 23: 0x36, 0x49, 0x56, 0x20, 0x50,
[; ;ST7735.h: 24: 0x00, 0x08, 0x07, 0x03, 0x00,
[; ;ST7735.h: 25: 0x00, 0x1C, 0x22, 0x41, 0x00,
[; ;ST7735.h: 26: 0x00, 0x41, 0x22, 0x1C, 0x00,
[; ;ST7735.h: 27: 0x2A, 0x1C, 0x7F, 0x1C, 0x2A,
[; ;ST7735.h: 28: 0x08, 0x08, 0x3E, 0x08, 0x08,
[; ;ST7735.h: 29: 0x00, 0x80, 0x70, 0x30, 0x00,
[; ;ST7735.h: 30: 0x08, 0x08, 0x08, 0x08, 0x08,
[; ;ST7735.h: 31: 0x00, 0x00, 0x60, 0x60, 0x00,
[; ;ST7735.h: 32: 0x20, 0x10, 0x08, 0x04, 0x02,
[; ;ST7735.h: 33: 0x3E, 0x51, 0x49, 0x45, 0x3E,
[; ;ST7735.h: 34: 0x00, 0x42, 0x7F, 0x40, 0x00,
[; ;ST7735.h: 35: 0x72, 0x49, 0x49, 0x49, 0x46,
[; ;ST7735.h: 36: 0x21, 0x41, 0x49, 0x4D, 0x33,
[; ;ST7735.h: 37: 0x18, 0x14, 0x12, 0x7F, 0x10,
[; ;ST7735.h: 38: 0x27, 0x45, 0x45, 0x45, 0x39,
[; ;ST7735.h: 39: 0x3C, 0x4A, 0x49, 0x49, 0x31,
[; ;ST7735.h: 40: 0x41, 0x21, 0x11, 0x09, 0x07,
[; ;ST7735.h: 41: 0x36, 0x49, 0x49, 0x49, 0x36,
[; ;ST7735.h: 42: 0x46, 0x49, 0x49, 0x29, 0x1E,
[; ;ST7735.h: 43: 0x00, 0x00, 0x14, 0x00, 0x00,
[; ;ST7735.h: 44: 0x00, 0x40, 0x34, 0x00, 0x00,
[; ;ST7735.h: 45: 0x00, 0x08, 0x14, 0x22, 0x41,
[; ;ST7735.h: 46: 0x14, 0x14, 0x14, 0x14, 0x14,
[; ;ST7735.h: 47: 0x00, 0x41, 0x22, 0x14, 0x08,
[; ;ST7735.h: 48: 0x02, 0x01, 0x59, 0x09, 0x06,
[; ;ST7735.h: 49: 0x3E, 0x41, 0x5D, 0x59, 0x4E,
[; ;ST7735.h: 50: 0x7C, 0x12, 0x11, 0x12, 0x7C,
[; ;ST7735.h: 51: 0x7F, 0x49, 0x49, 0x49, 0x36,
[; ;ST7735.h: 52: 0x3E, 0x41, 0x41, 0x41, 0x22,
[; ;ST7735.h: 53: 0x7F, 0x41, 0x41, 0x41, 0x3E,
[; ;ST7735.h: 54: 0x7F, 0x49, 0x49, 0x49, 0x41,
[; ;ST7735.h: 55: 0x7F, 0x09, 0x09, 0x09, 0x01,
[; ;ST7735.h: 56: 0x3E, 0x41, 0x41, 0x51, 0x73,
[; ;ST7735.h: 57: 0x7F, 0x08, 0x08, 0x08, 0x7F,
[; ;ST7735.h: 58: 0x00, 0x41, 0x7F, 0x41, 0x00,
[; ;ST7735.h: 59: 0x20, 0x40, 0x41, 0x3F, 0x01,
[; ;ST7735.h: 60: 0x7F, 0x08, 0x14, 0x22, 0x41,
[; ;ST7735.h: 61: 0x7F, 0x40, 0x40, 0x40, 0x40,
[; ;ST7735.h: 62: 0x7F, 0x02, 0x1C, 0x02, 0x7F,
[; ;ST7735.h: 63: 0x7F, 0x04, 0x08, 0x10, 0x7F,
[; ;ST7735.h: 64: 0x3E, 0x41, 0x41, 0x41, 0x3E,
[; ;ST7735.h: 65: 0x7F, 0x09, 0x09, 0x09, 0x06,
[; ;ST7735.h: 66: 0x3E, 0x41, 0x51, 0x21, 0x5E,
[; ;ST7735.h: 67: 0x7F, 0x09, 0x19, 0x29, 0x46
[; ;ST7735.h: 68: };
"69
[v _Font2 `Cuc ~T0 @X0 -> 0 `x e ]
[i _Font2
:U ..
"70
-> -> 38 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 73 `i `uc
-> -> 50 `i `uc
"71
-> -> 3 `i `uc
-> -> 1 `i `uc
-> -> 127 `i `uc
-> -> 1 `i `uc
-> -> 3 `i `uc
"72
-> -> 63 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 63 `i `uc
"73
-> -> 31 `i `uc
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 31 `i `uc
"74
-> -> 63 `i `uc
-> -> 64 `i `uc
-> -> 56 `i `uc
-> -> 64 `i `uc
-> -> 63 `i `uc
"75
-> -> 99 `i `uc
-> -> 20 `i `uc
-> -> 8 `i `uc
-> -> 20 `i `uc
-> -> 99 `i `uc
"76
-> -> 3 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
-> -> 4 `i `uc
-> -> 3 `i `uc
"77
-> -> 97 `i `uc
-> -> 89 `i `uc
-> -> 73 `i `uc
-> -> 77 `i `uc
-> -> 67 `i `uc
"78
-> -> 0 `i `uc
-> -> 127 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
"79
-> -> 2 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
-> -> 16 `i `uc
-> -> 32 `i `uc
"80
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
"81
-> -> 4 `i `uc
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 4 `i `uc
"82
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
"83
-> -> 0 `i `uc
-> -> 3 `i `uc
-> -> 7 `i `uc
-> -> 8 `i `uc
-> -> 0 `i `uc
"84
-> -> 32 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 120 `i `uc
-> -> 64 `i `uc
"85
-> -> 127 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 56 `i `uc
"86
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 40 `i `uc
"87
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 40 `i `uc
-> -> 127 `i `uc
"88
-> -> 56 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 24 `i `uc
"89
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 126 `i `uc
-> -> 9 `i `uc
-> -> 2 `i `uc
"90
-> -> 24 `i `uc
-> -> 164 `i `uc
-> -> 164 `i `uc
-> -> 156 `i `uc
-> -> 120 `i `uc
"91
-> -> 127 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"92
-> -> 0 `i `uc
-> -> 68 `i `uc
-> -> 125 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"93
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 61 `i `uc
-> -> 0 `i `uc
"94
-> -> 127 `i `uc
-> -> 16 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
-> -> 0 `i `uc
"95
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 127 `i `uc
-> -> 64 `i `uc
-> -> 0 `i `uc
"96
-> -> 124 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"97
-> -> 124 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 120 `i `uc
"98
-> -> 56 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 68 `i `uc
-> -> 56 `i `uc
"99
-> -> 252 `i `uc
-> -> 24 `i `uc
-> -> 36 `i `uc
-> -> 36 `i `uc
-> -> 24 `i `uc
"100
-> -> 24 `i `uc
-> -> 36 `i `uc
-> -> 36 `i `uc
-> -> 24 `i `uc
-> -> 252 `i `uc
"101
-> -> 124 `i `uc
-> -> 8 `i `uc
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 8 `i `uc
"102
-> -> 72 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 84 `i `uc
-> -> 36 `i `uc
"103
-> -> 4 `i `uc
-> -> 4 `i `uc
-> -> 63 `i `uc
-> -> 68 `i `uc
-> -> 36 `i `uc
"104
-> -> 60 `i `uc
-> -> 64 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 124 `i `uc
"105
-> -> 28 `i `uc
-> -> 32 `i `uc
-> -> 64 `i `uc
-> -> 32 `i `uc
-> -> 28 `i `uc
"106
-> -> 60 `i `uc
-> -> 64 `i `uc
-> -> 48 `i `uc
-> -> 64 `i `uc
-> -> 60 `i `uc
"107
-> -> 68 `i `uc
-> -> 40 `i `uc
-> -> 16 `i `uc
-> -> 40 `i `uc
-> -> 68 `i `uc
"108
-> -> 76 `i `uc
-> -> 144 `i `uc
-> -> 144 `i `uc
-> -> 144 `i `uc
-> -> 124 `i `uc
"109
-> -> 68 `i `uc
-> -> 100 `i `uc
-> -> 84 `i `uc
-> -> 76 `i `uc
-> -> 68 `i `uc
"110
-> -> 0 `i `uc
-> -> 8 `i `uc
-> -> 54 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
"111
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 119 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
"112
-> -> 0 `i `uc
-> -> 65 `i `uc
-> -> 54 `i `uc
-> -> 8 `i `uc
-> -> 0 `i `uc
"113
-> -> 2 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 4 `i `uc
"114
-> -> 2 `i `uc
..
]
[; ;ST7735.h: 69: const char Font2[] = {
[; ;ST7735.h: 70: 0x26, 0x49, 0x49, 0x49, 0x32,
[; ;ST7735.h: 71: 0x03, 0x01, 0x7F, 0x01, 0x03,
[; ;ST7735.h: 72: 0x3F, 0x40, 0x40, 0x40, 0x3F,
[; ;ST7735.h: 73: 0x1F, 0x20, 0x40, 0x20, 0x1F,
[; ;ST7735.h: 74: 0x3F, 0x40, 0x38, 0x40, 0x3F,
[; ;ST7735.h: 75: 0x63, 0x14, 0x08, 0x14, 0x63,
[; ;ST7735.h: 76: 0x03, 0x04, 0x78, 0x04, 0x03,
[; ;ST7735.h: 77: 0x61, 0x59, 0x49, 0x4D, 0x43,
[; ;ST7735.h: 78: 0x00, 0x7F, 0x41, 0x41, 0x41,
[; ;ST7735.h: 79: 0x02, 0x04, 0x08, 0x10, 0x20,
[; ;ST7735.h: 80: 0x00, 0x41, 0x41, 0x41, 0x7F,
[; ;ST7735.h: 81: 0x04, 0x02, 0x01, 0x02, 0x04,
[; ;ST7735.h: 82: 0x40, 0x40, 0x40, 0x40, 0x40,
[; ;ST7735.h: 83: 0x00, 0x03, 0x07, 0x08, 0x00,
[; ;ST7735.h: 84: 0x20, 0x54, 0x54, 0x78, 0x40,
[; ;ST7735.h: 85: 0x7F, 0x28, 0x44, 0x44, 0x38,
[; ;ST7735.h: 86: 0x38, 0x44, 0x44, 0x44, 0x28,
[; ;ST7735.h: 87: 0x38, 0x44, 0x44, 0x28, 0x7F,
[; ;ST7735.h: 88: 0x38, 0x54, 0x54, 0x54, 0x18,
[; ;ST7735.h: 89: 0x00, 0x08, 0x7E, 0x09, 0x02,
[; ;ST7735.h: 90: 0x18, 0xA4, 0xA4, 0x9C, 0x78,
[; ;ST7735.h: 91: 0x7F, 0x08, 0x04, 0x04, 0x78,
[; ;ST7735.h: 92: 0x00, 0x44, 0x7D, 0x40, 0x00,
[; ;ST7735.h: 93: 0x20, 0x40, 0x40, 0x3D, 0x00,
[; ;ST7735.h: 94: 0x7F, 0x10, 0x28, 0x44, 0x00,
[; ;ST7735.h: 95: 0x00, 0x41, 0x7F, 0x40, 0x00,
[; ;ST7735.h: 96: 0x7C, 0x04, 0x78, 0x04, 0x78,
[; ;ST7735.h: 97: 0x7C, 0x08, 0x04, 0x04, 0x78,
[; ;ST7735.h: 98: 0x38, 0x44, 0x44, 0x44, 0x38,
[; ;ST7735.h: 99: 0xFC, 0x18, 0x24, 0x24, 0x18,
[; ;ST7735.h: 100: 0x18, 0x24, 0x24, 0x18, 0xFC,
[; ;ST7735.h: 101: 0x7C, 0x08, 0x04, 0x04, 0x08,
[; ;ST7735.h: 102: 0x48, 0x54, 0x54, 0x54, 0x24,
[; ;ST7735.h: 103: 0x04, 0x04, 0x3F, 0x44, 0x24,
[; ;ST7735.h: 104: 0x3C, 0x40, 0x40, 0x20, 0x7C,
[; ;ST7735.h: 105: 0x1C, 0x20, 0x40, 0x20, 0x1C,
[; ;ST7735.h: 106: 0x3C, 0x40, 0x30, 0x40, 0x3C,
[; ;ST7735.h: 107: 0x44, 0x28, 0x10, 0x28, 0x44,
[; ;ST7735.h: 108: 0x4C, 0x90, 0x90, 0x90, 0x7C,
[; ;ST7735.h: 109: 0x44, 0x64, 0x54, 0x4C, 0x44,
[; ;ST7735.h: 110: 0x00, 0x08, 0x36, 0x41, 0x00,
[; ;ST7735.h: 111: 0x00, 0x00, 0x77, 0x00, 0x00,
[; ;ST7735.h: 112: 0x00, 0x41, 0x36, 0x08, 0x00,
[; ;ST7735.h: 113: 0x02, 0x01, 0x02, 0x04, 0x02
[; ;ST7735.h: 114: };
[; ;ST7735.h: 141: void spi_write(unsigned char data);
[; ;ST7735.h: 142: void lcd_write_command(unsigned char data);
[; ;ST7735.h: 143: void lcd_write_data(unsigned char data);
[; ;ST7735.h: 144: void lcd_init(void);
[; ;ST7735.h: 145: void delay_ms(long int millis);
[; ;ST7735.h: 146: void delay_us(long int cycles);
[; ;ST7735.h: 147: void lcd_init_command_list(void);
[; ;ST7735.h: 148: void draw_pixel(unsigned char x, unsigned char y, unsigned int colour);
[; ;ST7735.h: 149: void draw_v_line(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2, unsigned int colour);
[; ;ST7735.h: 150: void draw_h_line(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2, unsigned int colour);
[; ;ST7735.h: 151: void set_draw_window(unsigned char row_start, unsigned char row_end, unsigned char col_start, unsigned char col_end);
[; ;ST7735.h: 152: void fill_rectangle(int x1, int y1, int x2, int y2, unsigned int colour);
[; ;ST7735.h: 153: void draw_char(unsigned char x, unsigned char y, unsigned char c, unsigned int colour, unsigned char size);
[; ;ST7735.h: 154: void draw_string(unsigned char x, unsigned char y, unsigned int colour, unsigned char size, char *str);
[; ;ST7735.h: 155: void draw_line(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2, unsigned int colour);
[; ;ST7735.h: 156: unsigned int get_colour(unsigned char red, unsigned char green, unsigned char blue);
"43 ST7735.c
[v _spi_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;ST7735.c: 43: void spi_write(unsigned char data) {
[e :U _spi_write ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;ST7735.c: 44: if(1) {
"44
[e $ ! != -> 1 `i -> 0 `i 704  ]
{
[; ;ST7735.c: 49: SSP2BUF = data;
"49
[e = _SSP2BUF _data ]
[; ;ST7735.c: 51: while(!SSP2STAT & 0x01);
"51
[e $U 705  ]
[e :U 706 ]
[e :U 705 ]
[e $ != & -> ! != -> _SSP2STAT `i -> -> -> 0 `i `Vuc `i `i -> 1 `i -> 0 `i 706  ]
[e :U 707 ]
"52
}
[; ;ST7735.c: 52: } else {
[e $U 708  ]
[e :U 704 ]
{
[; ;ST7735.c: 54: for(int i = 7; i >= 0; i--) {
"54
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 7 `i ]
[e $ >= _i -> 0 `i 709  ]
[e $U 710  ]
[e :U 709 ]
{
[; ;ST7735.c: 56: RC6 = 0;
"56
[e = _RC6 -> -> 0 `i `b ]
[; ;ST7735.c: 57: RC4 = (data >> i) & 0x01;
"57
[e = _RC4 -> & >> -> _data `i _i -> 1 `i `b ]
[; ;ST7735.c: 59: RC6 = 1;
"59
[e = _RC6 -> -> 1 `i `b ]
"60
}
"54
[e -- _i -> 1 `i ]
[e $ >= _i -> 0 `i 709  ]
[e :U 710 ]
"60
}
"61
}
[e :U 708 ]
[; ;ST7735.c: 60: }
[; ;ST7735.c: 61: }
[; ;ST7735.c: 62: }
"62
[e :UE 703 ]
}
"67
[v _lcd_write_data `(v ~T0 @X0 1 ef1`uc ]
{
[; ;ST7735.c: 67: void lcd_write_data(unsigned char data) {
[e :U _lcd_write_data ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;ST7735.c: 69: RC2 = 0;
"69
[e = _RC2 -> -> 0 `i `b ]
[; ;ST7735.c: 71: spi_write(data);
"71
[e ( _spi_write (1 _data ]
[; ;ST7735.c: 73: RC2 = 1;
"73
[e = _RC2 -> -> 1 `i `b ]
[; ;ST7735.c: 74: }
"74
[e :UE 712 ]
}
"79
[v _lcd_write_command `(v ~T0 @X0 1 ef1`uc ]
{
[; ;ST7735.c: 79: void lcd_write_command(unsigned char data) {
[e :U _lcd_write_command ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;ST7735.c: 81: RC0 = 0;
"81
[e = _RC0 -> -> 0 `i `b ]
[; ;ST7735.c: 82: RC2 = 0;
"82
[e = _RC2 -> -> 0 `i `b ]
[; ;ST7735.c: 83: spi_write(data);
"83
[e ( _spi_write (1 _data ]
[; ;ST7735.c: 85: RC0 = 1;
"85
[e = _RC0 -> -> 1 `i `b ]
[; ;ST7735.c: 86: RC2 = 1;
"86
[e = _RC2 -> -> 1 `i `b ]
[; ;ST7735.c: 87: }
"87
[e :UE 713 ]
}
"93
[v _delay_ms `(v ~T0 @X0 1 ef1`l ]
{
[; ;ST7735.c: 93: void delay_ms(long int millis) {
[e :U _delay_ms ]
[v _millis `l ~T0 @X0 1 r1 ]
[f ]
"94
[v _cycles `ul ~T0 @X0 1 a ]
[; ;ST7735.c: 94: unsigned long int cycles = millis * 1000;
[e = _cycles -> * _millis -> -> 1000 `i `l `ul ]
[; ;ST7735.c: 95: while(millis--);
"95
[e $U 715  ]
[e :U 716 ]
[e :U 715 ]
[e $ != -- _millis -> -> 1 `i `l -> -> 0 `i `l 716  ]
[e :U 717 ]
[; ;ST7735.c: 96: }
"96
[e :UE 714 ]
}
"102
[v _delay_us `(v ~T0 @X0 1 ef1`l ]
{
[; ;ST7735.c: 102: void delay_us(long int cycles) {
[e :U _delay_us ]
[v _cycles `l ~T0 @X0 1 r1 ]
[f ]
[; ;ST7735.c: 103: while(cycles--);
"103
[e $U 719  ]
[e :U 720 ]
[e :U 719 ]
[e $ != -- _cycles -> -> 1 `i `l -> -> 0 `i `l 720  ]
[e :U 721 ]
[; ;ST7735.c: 104: }
"104
[e :UE 718 ]
}
"112
[v _lcd_init `(v ~T0 @X0 1 ef ]
{
[; ;ST7735.c: 112: void lcd_init() {
[e :U _lcd_init ]
[f ]
[; ;ST7735.c: 115: RC2 = 1;
"115
[e = _RC2 -> -> 1 `i `b ]
[; ;ST7735.c: 116: RC0 = 1;
"116
[e = _RC0 -> -> 1 `i `b ]
[; ;ST7735.c: 117: RC1 = 1;
"117
[e = _RC1 -> -> 1 `i `b ]
[; ;ST7735.c: 120: RC1 = 0;
"120
[e = _RC1 -> -> 0 `i `b ]
[; ;ST7735.c: 121: delay_ms(500);
"121
[e ( _delay_ms (1 -> -> 500 `i `l ]
[; ;ST7735.c: 122: RC1 = 1;
"122
[e = _RC1 -> -> 1 `i `b ]
[; ;ST7735.c: 123: delay_ms(500);
"123
[e ( _delay_ms (1 -> -> 500 `i `l ]
[; ;ST7735.c: 125: lcd_init_command_list();
"125
[e ( _lcd_init_command_list ..  ]
[; ;ST7735.c: 126: }
"126
[e :UE 722 ]
}
"133
[v _lcd_init_command_list `(v ~T0 @X0 1 ef ]
"134
{
[; ;ST7735.c: 133: void lcd_init_command_list(void)
[; ;ST7735.c: 134: {
[e :U _lcd_init_command_list ]
[f ]
[; ;ST7735.c: 136: lcd_write_command(0x01);
"136
[e ( _lcd_write_command (1 -> -> 1 `i `uc ]
[; ;ST7735.c: 137: delay_ms(100);
"137
[e ( _delay_ms (1 -> -> 100 `i `l ]
[; ;ST7735.c: 138: lcd_write_command(0x11);
"138
[e ( _lcd_write_command (1 -> -> 17 `i `uc ]
[; ;ST7735.c: 139: delay_ms(500);
"139
[e ( _delay_ms (1 -> -> 500 `i `l ]
[; ;ST7735.c: 140: lcd_write_command(0x38);
"140
[e ( _lcd_write_command (1 -> -> 56 `i `uc ]
[; ;ST7735.c: 141: delay_ms(500);
"141
[e ( _delay_ms (1 -> -> 500 `i `l ]
[; ;ST7735.c: 142: lcd_write_command(0x13);
"142
[e ( _lcd_write_command (1 -> -> 19 `i `uc ]
[; ;ST7735.c: 143: delay_ms(500);
"143
[e ( _delay_ms (1 -> -> 500 `i `l ]
[; ;ST7735.c: 147: lcd_write_command(0x36);
"147
[e ( _lcd_write_command (1 -> -> 54 `i `uc ]
[; ;ST7735.c: 148: lcd_write_data(0xC8);
"148
[e ( _lcd_write_data (1 -> -> 200 `i `uc ]
[; ;ST7735.c: 150: lcd_write_command(0x3A);
"150
[e ( _lcd_write_command (1 -> -> 58 `i `uc ]
[; ;ST7735.c: 151: lcd_write_data(0x05);
"151
[e ( _lcd_write_data (1 -> -> 5 `i `uc ]
[; ;ST7735.c: 155: lcd_write_command(0x29);
"155
[e ( _lcd_write_command (1 -> -> 41 `i `uc ]
[; ;ST7735.c: 156: }
"156
[e :UE 723 ]
}
"162
[v _draw_pixel `(v ~T0 @X0 1 ef3`uc`uc`ui ]
{
[; ;ST7735.c: 162: void draw_pixel(unsigned char x, unsigned char y, unsigned int colour) {
[e :U _draw_pixel ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[v _colour `ui ~T0 @X0 1 r3 ]
[f ]
[; ;ST7735.c: 164: set_draw_window(x, y, x+1, y+1);
"164
[e ( _set_draw_window (4 , , , _x _y -> + -> _x `i -> 1 `i `uc -> + -> _y `i -> 1 `i `uc ]
[; ;ST7735.c: 165: lcd_write_data(colour >> 8);
"165
[e ( _lcd_write_data (1 -> >> _colour -> 8 `i `uc ]
[; ;ST7735.c: 166: lcd_write_data(colour & 0xFF);
"166
[e ( _lcd_write_data (1 -> & _colour -> -> 255 `i `ui `uc ]
[; ;ST7735.c: 167: }
"167
[e :UE 724 ]
}
"173
[v _draw_h_line `(v ~T0 @X0 1 ef5`uc`uc`uc`uc`ui ]
{
[; ;ST7735.c: 173: void draw_h_line(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2, unsigned int colour) {
[e :U _draw_h_line ]
[v _x1 `uc ~T0 @X0 1 r1 ]
[v _y1 `uc ~T0 @X0 1 r2 ]
[v _x2 `uc ~T0 @X0 1 r3 ]
[v _y2 `uc ~T0 @X0 1 r4 ]
[v _colour `ui ~T0 @X0 1 r5 ]
[f ]
[; ;ST7735.c: 175: for(int x = x1; x < x2; x++) {
"175
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> _x1 `i ]
[e $U 729  ]
[e :U 726 ]
{
[; ;ST7735.c: 176: draw_pixel(x, y1, colour);
"176
[e ( _draw_pixel (3 , , -> _x `uc _y1 _colour ]
"177
}
"175
[e ++ _x -> 1 `i ]
[e :U 729 ]
[e $ < _x -> _x2 `i 726  ]
[e :U 727 ]
"177
}
[; ;ST7735.c: 177: }
[; ;ST7735.c: 178: }
"178
[e :UE 725 ]
}
"183
[v _draw_v_line `(v ~T0 @X0 1 ef5`uc`uc`uc`uc`ui ]
{
[; ;ST7735.c: 183: void draw_v_line(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2, unsigned int colour) {
[e :U _draw_v_line ]
[v _x1 `uc ~T0 @X0 1 r1 ]
[v _y1 `uc ~T0 @X0 1 r2 ]
[v _x2 `uc ~T0 @X0 1 r3 ]
[v _y2 `uc ~T0 @X0 1 r4 ]
[v _colour `ui ~T0 @X0 1 r5 ]
[f ]
[; ;ST7735.c: 185: for(int y = y1; y < y2; y++) {
"185
{
[v _y `i ~T0 @X0 1 a ]
[e = _y -> _y1 `i ]
[e $U 734  ]
[e :U 731 ]
{
[; ;ST7735.c: 186: draw_pixel(x1, y, colour);
"186
[e ( _draw_pixel (3 , , _x1 -> _y `uc _colour ]
"187
}
"185
[e ++ _y -> 1 `i ]
[e :U 734 ]
[e $ < _y -> _y2 `i 731  ]
[e :U 732 ]
"187
}
[; ;ST7735.c: 187: }
[; ;ST7735.c: 188: }
"188
[e :UE 730 ]
}
"193
[v _fill_rectangle `(v ~T0 @X0 1 ef5`i`i`i`i`ui ]
{
[; ;ST7735.c: 193: void fill_rectangle(int x1, int y1, int x2, int y2, unsigned int colour) {
[e :U _fill_rectangle ]
[v _x1 `i ~T0 @X0 1 r1 ]
[v _y1 `i ~T0 @X0 1 r2 ]
[v _x2 `i ~T0 @X0 1 r3 ]
[v _y2 `i ~T0 @X0 1 r4 ]
[v _colour `ui ~T0 @X0 1 r5 ]
[f ]
"195
[v _colour_high `uc ~T0 @X0 1 a ]
[; ;ST7735.c: 195: unsigned char colour_high = colour >> 8;
[e = _colour_high -> >> _colour -> 8 `i `uc ]
"196
[v _colour_low `uc ~T0 @X0 1 a ]
[; ;ST7735.c: 196: unsigned char colour_low = colour & 0xFF;
[e = _colour_low -> & _colour -> -> 255 `i `ui `uc ]
[; ;ST7735.c: 199: set_draw_window(x1, y1, x2-1, y2-1);
"199
[e ( _set_draw_window (4 , , , -> _x1 `uc -> _y1 `uc -> - _x2 -> 1 `i `uc -> - _y2 -> 1 `i `uc ]
[; ;ST7735.c: 205: RC2 = 0;
"205
[e = _RC2 -> -> 0 `i `b ]
[; ;ST7735.c: 207: for(int y = y2 - y1; y > 0; y--) {
"207
{
[v _y `i ~T0 @X0 1 a ]
[e = _y - _y2 _y1 ]
[e $ > _y -> 0 `i 736  ]
[e $U 737  ]
[e :U 736 ]
{
[; ;ST7735.c: 208: for(int x = x2 - x1; x > 0; x--) {
"208
{
[v _x `i ~T0 @X0 1 a ]
[e = _x - _x2 _x1 ]
[e $ > _x -> 0 `i 739  ]
[e $U 740  ]
[e :U 739 ]
{
[; ;ST7735.c: 209: spi_write(colour_high);
"209
[e ( _spi_write (1 _colour_high ]
[; ;ST7735.c: 210: spi_write(colour_low);
"210
[e ( _spi_write (1 _colour_low ]
"211
}
"208
[e -- _x -> 1 `i ]
[e $ > _x -> 0 `i 739  ]
[e :U 740 ]
"211
}
"212
}
"207
[e -- _y -> 1 `i ]
[e $ > _y -> 0 `i 736  ]
[e :U 737 ]
"212
}
[; ;ST7735.c: 211: }
[; ;ST7735.c: 212: }
[; ;ST7735.c: 214: RC2 = 1;
"214
[e = _RC2 -> -> 1 `i `b ]
[; ;ST7735.c: 215: }
"215
[e :UE 735 ]
}
"222
[v _set_draw_window `(v ~T0 @X0 1 ef4`uc`uc`uc`uc ]
{
[; ;ST7735.c: 222: void set_draw_window(unsigned char x1, unsigned char y1, unsigned char x2, unsigned char y2) {
[e :U _set_draw_window ]
[v _x1 `uc ~T0 @X0 1 r1 ]
[v _y1 `uc ~T0 @X0 1 r2 ]
[v _x2 `uc ~T0 @X0 1 r3 ]
[v _y2 `uc ~T0 @X0 1 r4 ]
[f ]
[; ;ST7735.c: 224: lcd_write_command(0x2A);
"224
[e ( _lcd_write_command (1 -> -> 42 `i `uc ]
[; ;ST7735.c: 225: lcd_write_data(0x00);
"225
[e ( _lcd_write_data (1 -> -> 0 `i `uc ]
[; ;ST7735.c: 226: lcd_write_data(x1);
"226
[e ( _lcd_write_data (1 _x1 ]
[; ;ST7735.c: 227: lcd_write_data(0x00);
"227
[e ( _lcd_write_data (1 -> -> 0 `i `uc ]
[; ;ST7735.c: 228: lcd_write_data(x2);
"228
[e ( _lcd_write_data (1 _x2 ]
[; ;ST7735.c: 231: lcd_write_command(0x2B);
"231
[e ( _lcd_write_command (1 -> -> 43 `i `uc ]
[; ;ST7735.c: 232: lcd_write_data(0x00);
"232
[e ( _lcd_write_data (1 -> -> 0 `i `uc ]
[; ;ST7735.c: 233: lcd_write_data(y1);
"233
[e ( _lcd_write_data (1 _y1 ]
[; ;ST7735.c: 234: lcd_write_data(0x00);
"234
[e ( _lcd_write_data (1 -> -> 0 `i `uc ]
[; ;ST7735.c: 235: lcd_write_data(y2);
"235
[e ( _lcd_write_data (1 _y2 ]
[; ;ST7735.c: 238: lcd_write_command(0x2C);
"238
[e ( _lcd_write_command (1 -> -> 44 `i `uc ]
[; ;ST7735.c: 239: }
"239
[e :UE 742 ]
}
"245
[v _draw_char `(v ~T0 @X0 1 ef5`uc`uc`uc`ui`uc ]
{
[; ;ST7735.c: 245: void draw_char(unsigned char x, unsigned char y, unsigned char c, unsigned int colour, unsigned char size){
[e :U _draw_char ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[v _c `uc ~T0 @X0 1 r3 ]
[v _colour `ui ~T0 @X0 1 r4 ]
[v _size `uc ~T0 @X0 1 r5 ]
[f ]
"246
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
[; ;ST7735.c: 246: char i, j;
[; ;ST7735.c: 249: fill_rectangle(x, y, x+(5*size), y+(7*size), 0x0000);
"249
[e ( _fill_rectangle (4 , , , , -> _x `i -> _y `i + -> _x `i * -> 5 `i -> _size `i + -> _y `i * -> 7 `i -> _size `i -> -> 0 `i `ui ]
[; ;ST7735.c: 251: for(i=0; i<5; i++ ) {
"251
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 744  ]
[e $U 745  ]
[e :U 744 ]
{
"252
[v _line `uc ~T0 @X0 1 a ]
[; ;ST7735.c: 252: unsigned char line;
[; ;ST7735.c: 253: if(c < 'S')
"253
[e $ ! < -> _c `ui -> 83 `ui 747  ]
[; ;ST7735.c: 254: line = Font[(c - 32)*5 + i];
"254
[e = _line *U + &U _Font * -> -> + * - -> _c `i -> 32 `i -> 5 `i -> _i `i `ui `ux -> -> # *U &U _Font `ui `ux ]
[e $U 748  ]
"255
[e :U 747 ]
[; ;ST7735.c: 255: else
[; ;ST7735.c: 256: line = Font2[(c - 'S')*5 + i];
"256
[e = _line *U + &U _Font2 * -> + * - -> _c `ui -> 83 `ui -> -> 5 `i `ui -> _i `ui `ux -> -> # *U &U _Font2 `ui `ux ]
[e :U 748 ]
[; ;ST7735.c: 257: for(j=0; j<7; j++, line >>= 1) {
"257
{
[e = _j -> -> 0 `i `uc ]
[e $ < -> _j `i -> 7 `i 749  ]
[e $U 750  ]
[e :U 749 ]
{
[; ;ST7735.c: 258: if(line & 0x01) {
"258
[e $ ! != & -> _line `i -> 1 `i -> 0 `i 752  ]
{
[; ;ST7735.c: 259: if(size == 1)
"259
[e $ ! == -> _size `i -> 1 `i 753  ]
[; ;ST7735.c: 261: draw_pixel(x+i, y+j, colour);
"261
[e ( _draw_pixel (3 , , -> + -> _x `i -> _i `i `uc -> + -> _y `i -> _j `i `uc _colour ]
[e $U 754  ]
"262
[e :U 753 ]
[; ;ST7735.c: 262: else
[; ;ST7735.c: 264: fill_rectangle(x+(i*size), y+(j*size), x+(i*size)+size, y+(j*size)+size, colour);
"264
[e ( _fill_rectangle (4 , , , , + -> _x `i * -> _i `i -> _size `i + -> _y `i * -> _j `i -> _size `i + + -> _x `i * -> _i `i -> _size `i -> _size `i + + -> _y `i * -> _j `i -> _size `i -> _size `i _colour ]
[e :U 754 ]
"265
}
[e :U 752 ]
"266
}
"257
[e ; ++ _j -> -> 1 `i `uc =>> _line -> 1 `i ]
[e $ < -> _j `i -> 7 `i 749  ]
[e :U 750 ]
"266
}
"267
}
"251
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 744  ]
[e :U 745 ]
"267
}
[; ;ST7735.c: 265: }
[; ;ST7735.c: 266: }
[; ;ST7735.c: 267: }
[; ;ST7735.c: 268: }
"268
[e :UE 743 ]
}
"274
[v _draw_string `(v ~T0 @X0 1 ef5`uc`uc`ui`uc`*uc ]
{
[; ;ST7735.c: 274: void draw_string(unsigned char x, unsigned char y, unsigned int colour, unsigned char size, char *str) {
[e :U _draw_string ]
[v _x `uc ~T0 @X0 1 r1 ]
[v _y `uc ~T0 @X0 1 r2 ]
[v _colour `ui ~T0 @X0 1 r3 ]
[v _size `uc ~T0 @X0 1 r4 ]
[v _str `*uc ~T0 @X0 1 r5 ]
[f ]
"276
[v _char_width `i ~T0 @X0 1 a ]
[; ;ST7735.c: 276: int char_width = size * 6;
[e = _char_width * -> _size `i -> 6 `i ]
"278
[v _counter `i ~T0 @X0 1 a ]
[; ;ST7735.c: 278: int counter = 0;
[e = _counter -> 0 `i ]
[; ;ST7735.c: 279: while(str[counter] != '\0') {
"279
[e $U 756  ]
[e :U 757 ]
{
"281
[v _char_pos `i ~T0 @X0 1 a ]
[; ;ST7735.c: 281: int char_pos = x + (counter * char_width);
[e = _char_pos + -> _x `i * _counter _char_width ]
[; ;ST7735.c: 283: draw_char(char_pos, y, str[counter], colour, size);
"283
[e ( _draw_char (4 , , , , -> _char_pos `uc _y *U + _str * -> _counter `x -> -> # *U _str `i `x _colour _size ]
[; ;ST7735.c: 285: counter++;
"285
[e ++ _counter -> 1 `i ]
"286
}
[e :U 756 ]
"279
[e $ != -> *U + _str * -> _counter `x -> -> # *U _str `i `x `ui -> 0 `ui 757  ]
[e :U 758 ]
[; ;ST7735.c: 286: }
[; ;ST7735.c: 287: }
"287
[e :UE 755 ]
}
"294
[v _get_colour `(ui ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;ST7735.c: 294: unsigned int get_colour(unsigned char red, unsigned char green, unsigned char blue) {
[e :U _get_colour ]
[v _red `uc ~T0 @X0 1 r1 ]
[v _green `uc ~T0 @X0 1 r2 ]
[v _blue `uc ~T0 @X0 1 r3 ]
[f ]
"295
[v _colour `ui ~T0 @X0 1 a ]
[; ;ST7735.c: 295: unsigned int colour = ((red & 0xF8) << 8) | ((green & 0xFC) << 3) | (blue >> 3);
[e = _colour -> | | << & -> _red `i -> 248 `i -> 8 `i << & -> _green `i -> 252 `i -> 3 `i >> -> _blue `i -> 3 `i `ui ]
[; ;ST7735.c: 296: return colour;
"296
[e ) _colour ]
[e $UE 759  ]
[; ;ST7735.c: 297: }
"297
[e :UE 759 ]
}
