
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 756777                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486452                       # Number of bytes of host memory used
host_op_rate                                   853113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3762.35                       # Real time elapsed on the host
host_tick_rate                              282429415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2847264649                       # Number of instructions simulated
sim_ops                                    3209712021                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    72                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       855999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1711955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 167166726                       # Number of branches fetched
system.switch_cpus.committedInsts           847264648                       # Number of instructions committed
system.switch_cpus.committedOps             961954567                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200322                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    259050981                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    249620440                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    134322704                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18942621                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     777593053                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            777593053                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1313773119                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    684896690                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           190210708                       # Number of load instructions
system.switch_cpus.num_mem_refs             319333748                       # number of memory refs
system.switch_cpus.num_store_insts          129123040                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     150180213                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            150180213                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    201729946                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    120091820                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         539569568     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3551013      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        19608395      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12967162      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5337765      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       17682318      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     21281121      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2978630      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       18466156      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1178763      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        190210708     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       129123040     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          961954639                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1864508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3729016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6759                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             855123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       452653                       # Transaction distribution
system.membus.trans_dist::CleanEvict           403300                       # Transaction distribution
system.membus.trans_dist::ReadExReq               879                       # Transaction distribution
system.membus.trans_dist::ReadExResp              879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        855123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1282740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1285217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2567957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2567957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     83790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     83717632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    167507840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167507840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            856002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  856002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              856002                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3061874092                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3053039452                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8141962970                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1863592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1156888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1564064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             916                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1863592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5593524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5593524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    328799104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              328799104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          856444                       # Total snoops (count)
system.tol2bus.snoopTraffic                  57939584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2720952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2714147     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6805      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2720952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2729663652                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3887499180                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     54730880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          54730880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29059328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29059328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       427585                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             427585                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       227026                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            227026                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     51506591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             51506591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27347394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27347394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27347394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     51506591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            78853985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    454052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    850794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000659610962                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1774523                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            429028                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     427585                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    227026                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   855170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  454052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55479                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            43608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            43975                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            41270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            41226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            45212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            34783                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            29049                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            47228                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           72370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          101073                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           85560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           55751                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           50419                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           58705                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27650                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            19228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            19176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            20238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            24470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            21524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            20868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            17858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            38426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           60950                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           44087                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           41372                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           22700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           35498                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18529785023                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4253970000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            34482172523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21779.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40529.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  445309                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 253249                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.34                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               55.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               855170                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              454052                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 425503                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 425291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 24275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 24365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25331                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    94                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       606260                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.743358                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.210382                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    54.567503                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        35327      5.83%      5.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       525936     86.75%     92.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        34711      5.73%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         7445      1.23%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2084      0.34%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          537      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          180      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           31      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       606260                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25330                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     33.587367                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.815586                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.908213                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            87      0.34%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          408      1.61%      1.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1235      4.88%      6.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2436      9.62%     16.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3285     12.97%     29.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3779     14.92%     44.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3746     14.79%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3225     12.73%     71.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2492      9.84%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1705      6.73%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1196      4.72%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          726      2.87%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          478      1.89%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          249      0.98%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          142      0.56%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           71      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           32      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           10      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           12      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25330                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25330                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.924398                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.919753                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.394613                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             968      3.82%      3.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              88      0.35%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           24175     95.44%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              89      0.35%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              10      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25330                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              54450816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 280064                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29057600                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               54730880                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29059328                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       51.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    51.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062595807128                       # Total gap between requests
system.mem_ctrls0.avgGap                   1623247.71                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     54450816                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29057600                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 51243026.380772821605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27345767.662360545248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       855170                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       454052                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  34482172523                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24517286506516                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40322.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  53996649.08                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2473060380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1314458970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3571106700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1480031820                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    262462083150                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    187016593920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      542197870380                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       510.256077                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 483624672763                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 543492402155                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1855643160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           986297730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2503562460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         889978680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    225811410330                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    217878602880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      533806030680                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       502.358615                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 564146899623                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 462970175295                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     54837376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          54837376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28880256                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28880256                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       428417                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             428417                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       225627                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            225627                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     51606813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             51606813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27178871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27178871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27178871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     51606813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            78785685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    451254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    852614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000677288034                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1775891                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            426340                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     428417                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    225627                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   856834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  451254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            55879                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            44368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            42941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            41144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            41840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            45739                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            46698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            35512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            28466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            44675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           71874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          102096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           87064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           55862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           50303                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           58153                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            28488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17744                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            18182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            19030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21937                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            20490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            17240                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            35812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           59984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           44278                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           42066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           22430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           34712                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18631813888                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4263070000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            34618326388                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21852.58                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40602.58                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  445854                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 251829                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               55.81                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               856834                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              451254                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 426406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 426208                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 24127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 24212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    89                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       606163                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   137.662774                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   131.204122                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    54.251693                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        34800      5.74%      5.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       526854     86.92%     92.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        34261      5.65%     98.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         7457      1.23%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2089      0.34%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          514      0.08%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          138      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           37      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       606163                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25174                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.868515                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.060719                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.080416                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              5      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            79      0.31%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          407      1.62%      1.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1229      4.88%      6.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2260      8.98%     15.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3287     13.06%     28.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3797     15.08%     43.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3599     14.30%     58.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3106     12.34%     70.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2485      9.87%     80.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1866      7.41%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1214      4.82%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          798      3.17%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          456      1.81%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          276      1.10%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          125      0.50%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          101      0.40%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           36      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           26      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           12      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            8      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25174                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25174                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.924565                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.919907                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.395208                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             963      3.83%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              85      0.34%      4.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           24027     95.44%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              86      0.34%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25174                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              54567296                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 270080                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28878912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               54837376                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28880256                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       51.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    51.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062595054443                       # Total gap between requests
system.mem_ctrls1.avgGap                   1624653.78                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     54567296                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28878912                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 51352644.347064316273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27177606.474511176348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       856834                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       451254                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  34618326388                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24519078309709                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40402.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  54335425.97                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2460715320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1307897415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3559240020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1458843840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    263063193750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    186510345600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      542240771385                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       510.296451                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 482301311272                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 544815763646                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1867295640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           992491170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2528423940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         896592420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    226570392690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    217240956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      533976687300                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       502.519218                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 562478575359                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 464638499559                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1008506                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1008506                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1008506                       # number of overall hits
system.l2.overall_hits::total                 1008506                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       856002                       # number of demand (read+write) misses
system.l2.demand_misses::total                 856002                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       856002                       # number of overall misses
system.l2.overall_misses::total                856002                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  78000970896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78000970896                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  78000970896                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78000970896                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1864508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1864508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1864508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1864508                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.459103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.459103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.459103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.459103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91122.416649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91122.416649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91122.416649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91122.416649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              452653                       # number of writebacks
system.l2.writebacks::total                    452653                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       856002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            856002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       856002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           856002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  70676900018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  70676900018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  70676900018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  70676900018                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.459103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.459103                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.459103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.459103                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82566.279072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82566.279072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82566.279072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82566.279072                       # average overall mshr miss latency
system.l2.replacements                         856444                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       704235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           704235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       704235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       704235                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6268                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6268                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     73926594                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      73926594                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.959607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84103.064846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84103.064846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     66412212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66412212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.959607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75554.279863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75554.279863                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1008469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1008469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       855123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          855123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  77927044302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  77927044302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1863592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1863592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.458857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.458857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91129.631997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91129.631997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       855123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       855123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  70610487806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70610487806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.458857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.458857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82573.486862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82573.486862                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     4064556                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    857468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.740184                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.395469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        18.953696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   998.650835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60519964                       # Number of tag accesses
system.l2.tags.data_accesses                 60519964                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    847264721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2847469147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    847264721                       # number of overall hits
system.cpu.icache.overall_hits::total      2847469147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    847264721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2847470015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    847264721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2847470015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    847264721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2847469147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    847264721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2847470015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2847470015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3280495.408986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111051331453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111051331453                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    297429755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        971813192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    297429755                       # number of overall hits
system.cpu.dcache.overall_hits::total       971813192                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1864477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6562235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1864477                       # number of overall misses
system.cpu.dcache.overall_misses::total       6562235                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  90719642283                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  90719642283                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  90719642283                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  90719642283                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    299294232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    978375427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    299294232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    978375427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006707                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48656.884629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13824.503737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48656.884629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13824.503737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2942905                       # number of writebacks
system.cpu.dcache.writebacks::total           2942905                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1864477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1864477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1864477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1864477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  89164668465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  89164668465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  89164668465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89164668465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47822.884629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47822.884629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47822.884629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47822.884629                       # average overall mshr miss latency
system.cpu.dcache.replacements                6562109                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    178916975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       563257296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1863561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5809046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  90643481820                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  90643481820                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    180780536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    569066342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48639.932806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15603.849895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1863561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1863561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  89089271946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89089271946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47805.932806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47805.932806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    118512780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      408555896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     76160463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76160463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    118513696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    409309085                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83144.610262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   101.117333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     75396519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75396519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82310.610262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82310.610262                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10609313                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33294456                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       341940                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       341940                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10609344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33294586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11030.322581                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2630.307692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       316086                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       316086                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10196.322581                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10196.322581                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10609344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33294586                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10609344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33294586                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1044964599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6562365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.235977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.675395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.323919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33445429533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33445429533                       # Number of data accesses

---------- End Simulation Statistics   ----------
