read_verilog ../top.v
proc
 sat -set-def U  middle
