{"sha": "a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTU5MWUxZDE0YWUzZmRmZTQ5ZDc0YmNkZjk0ZDVmMGJhNDFmZTNkZA==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2015-06-24T16:15:53Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2015-06-24T16:15:53Z"}, "message": "[AArch64 Doc] Clarify feature modifiers {no,}{fp,simd,crypto}\n\ngcc:\n\n\t* doc/invoke.texi: Clarify AArch64 feature modifiers (no)fp, (no)simd\n\tand (no)crypto.\n\nFrom-SVN: r224909", "tree": {"sha": "de81a3c955de1a5df7def21c50b90ce8c57f6e9e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/de81a3c955de1a5df7def21c50b90ce8c57f6e9e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd/comments", "author": null, "committer": null, "parents": [{"sha": "261fb553d291b2fd74ae28348dda80115bf6d29e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/261fb553d291b2fd74ae28348dda80115bf6d29e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/261fb553d291b2fd74ae28348dda80115bf6d29e"}], "stats": {"total": 30, "additions": 22, "deletions": 8}, "files": [{"sha": "bf4f27c3d519216de397050f97d5aaa1ed90d820", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "patch": "@@ -1,3 +1,8 @@\n+2015-06-24  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\t* doc/invoke.texi: Clarify AArch64 feature modifiers (no)fp, (no)simd\n+\tand (no)crypto.\n+\n 2015-06-24  Alan Lawrence  <alan.lawrence@arm.com>\n \n \t* config/aarch64/aarch64-protos.h (aarch64_err_no_fpadvsimd): New."}, {"sha": "053dd5dc2cf5115f39d36ee356f51ab962024a4e", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 17, "deletions": 8, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=a591e1d14ae3fdfe49d74bcdf94d5f0ba41fe3dd", "patch": "@@ -12359,7 +12359,10 @@ Generate big-endian code.  This is the default when GCC is configured for an\n \n @item -mgeneral-regs-only\n @opindex mgeneral-regs-only\n-Generate code which uses only the general registers.\n+Generate code which uses only the general-purpose registers.  This is equivalent\n+to feature modifier @option{nofp} of @option{-march} or @option{-mcpu}, except\n+that @option{-mgeneral-regs-only} takes precedence over any conflicting feature\n+modifier regardless of sequence.\n \n @item -mlittle-endian\n @opindex mlittle-endian\n@@ -12498,20 +12501,22 @@ over the appropriate part of this option.\n @subsubsection @option{-march} and @option{-mcpu} Feature Modifiers\n @cindex @option{-march} feature modifiers\n @cindex @option{-mcpu} feature modifiers\n-Feature modifiers used with @option{-march} and @option{-mcpu} can be one\n-the following:\n+Feature modifiers used with @option{-march} and @option{-mcpu} can be any of\n+the following and their inverses @option{no@var{feature}}:\n \n @table @samp\n @item crc\n Enable CRC extension.\n @item crypto\n-Enable Crypto extension.  This implies Advanced SIMD is enabled.\n+Enable Crypto extension.  This also enables Advanced SIMD and floating-point\n+instructions.\n @item fp\n-Enable floating-point instructions.\n+Enable floating-point instructions.  This is on by default for all possible\n+values for options @option{-march} and @option{-mcpu}.\n @item simd\n-Enable Advanced SIMD instructions.  This implies floating-point instructions\n-are enabled.  This is the default for all current possible values for options\n-@option{-march} and @option{-mcpu=}.\n+Enable Advanced SIMD instructions.  This also enables floating-point\n+instructions.  This is on by default for all possible values for options\n+@option{-march} and @option{-mcpu}.\n @item lse\n Enable Large System Extension instructions.\n @item pan\n@@ -12522,6 +12527,10 @@ Enable Limited Ordering Regions support.\n Enable ARMv8.1 Advanced SIMD instructions.\n @end table\n \n+That is, @option{crypto} implies @option{simd} implies @option{fp}.\n+Conversely, @option{nofp} (or equivalently, @option{-mgeneral-regs-only})\n+implies @option{nosimd} implies @option{nocrypto}.\n+\n @node Adapteva Epiphany Options\n @subsection Adapteva Epiphany Options\n "}]}