Release 12.2 - xst M.63c (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: overall_system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "overall_system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "overall_system"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : overall_system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/debouncer.vhd" in Library work.
Architecture arch of Entity db_fsm is up to date.
Compiling vhdl file "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/lcdserializer.vhd" in Library work.
Architecture behavioral of Entity lcd_serializer is up to date.
Compiling vhdl file "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/edge_detector.vhd" in Library work.
Architecture behavioral of Entity rotation_detector is up to date.
Compiling vhdl file "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/fsm_logic.vhd" in Library work.
Entity <system_logic> compiled.
Entity <system_logic> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/overall_system.vhd" in Library work.
Architecture behavioral of Entity overall_system is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <overall_system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_serializer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rotation_detector> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <system_logic> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <db_fsm> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <overall_system> in library <work> (Architecture <behavioral>).
Entity <overall_system> analyzed. Unit <overall_system> generated.

Analyzing Entity <lcd_serializer> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/lcdserializer.vhd" line 74: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ISDATA>, <LCD_START>, <LCD_BYTE>
Entity <lcd_serializer> analyzed. Unit <lcd_serializer> generated.

Analyzing Entity <rotation_detector> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/edge_detector.vhd" line 78: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DB_ROT_B>
Entity <rotation_detector> analyzed. Unit <rotation_detector> generated.

Analyzing Entity <db_fsm> in library <work> (Architecture <arch>).
Entity <db_fsm> analyzed. Unit <db_fsm> generated.

Analyzing Entity <system_logic> in library <work> (Architecture <Behavioral>).
INFO:Xst:1432 - Contents of array <initcommands> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <initcommands> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/fsm_logic.vhd" line 107: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CUR_COL_REG>, <NEW_COL_REG>, <CUR_PAGE_REG>, <NEW_PAGE_REG>, <CLEARCOUNTER_REG>, <COUNTER_REG>, <CMDCOUNTER_REG>, <BOOTTIME_REG>, <initcommands>
INFO:Xst:2679 - Register <DEBUGLED<2>> in unit <system_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DEBUGLED<1>> in unit <system_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <system_logic> analyzed. Unit <system_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd_serializer>.
    Related source file is "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/lcdserializer.vhd".
    Found finite state machine <FSM_0> for signal <STATE_REG>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 18                                             |
    | Inputs             | 1                                              |
    | Outputs            | 18                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CS_REG>.
    Found 1-bit register for signal <DATA_REG>.
    Found 1-bit register for signal <ISDATA_REG>.
    Found 1-bit register for signal <LCD_CLK_REG>.
    Found 1-bit register for signal <LCD_READY_REG>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <lcd_serializer> synthesized.


Synthesizing Unit <system_logic>.
    Related source file is "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/fsm_logic.vhd".
WARNING:Xst:647 - Input <LCD_READY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State init2 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init1 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init3 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init4 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init5 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init6 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init7 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init8 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init9 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init10 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init11 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init12 is never reached in FSM <STATE_REG>.
INFO:Xst:1799 - State init13 is never reached in FSM <STATE_REG>.
    Found finite state machine <FSM_1> for signal <STATE_REG>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 56                                             |
    | Inputs             | 8                                              |
    | Outputs            | 29                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | boottime                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <BOOTTIME_NEXT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 14x8-bit ROM for signal <$varindex0000> created at line 132.
WARNING:Xst:737 - Found 1-bit latch for signal <DEBUGLED_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit subtractor for signal <BOOTTIME_NEXT$sub0000> created at line 124.
    Found 32-bit register for signal <BOOTTIME_REG>.
    Found 32-bit register for signal <CLEARCOUNTER_REG>.
    Found 32-bit subtractor for signal <CLEARCOUNTER_REG$addsub0000>.
    Found 32-bit up counter for signal <CMDCOUNTER_REG>.
    Found 32-bit register for signal <COUNTER_REG>.
    Found 32-bit subtractor for signal <COUNTER_REG$addsub0000>.
    Found 32-bit register for signal <CUR_COL_REG>.
    Found 32-bit register for signal <CUR_PAGE_REG>.
    Found 8-bit register for signal <LCD_BYTE_REG>.
    Found 1-bit register for signal <LCD_ISDATA_REG>.
    Found 1-bit register for signal <LCD_START_REG>.
    Found 32-bit register for signal <NEW_COL_REG>.
    Found 32-bit addsub for signal <NEW_COL_REG$share0000> created at line 122.
    Found 32-bit register for signal <NEW_PAGE_REG>.
    Found 32-bit addsub for signal <NEW_PAGE_REG$share0000> created at line 122.
    Found 1-bit register for signal <RESET_REG>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 235 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <system_logic> synthesized.


Synthesizing Unit <db_fsm>.
    Related source file is "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/debouncer.vhd".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <db_fsm> synthesized.


Synthesizing Unit <rotation_detector>.
    Related source file is "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/edge_detector.vhd".
    Found finite state machine <FSM_3> for signal <STATE_REG>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | TICK_A                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CCW_REG>.
    Found 1-bit register for signal <CW_REG>.
    Found 1-bit register for signal <DELAY_A_REG>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <rotation_detector> synthesized.


Synthesizing Unit <overall_system>.
    Related source file is "D:/FPGA Prosjekter/Digitale Systemer/Xilinx/LCDTaskDigSys/overall_system.vhd".
WARNING:Xst:647 - Input <RESETBTN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <overall_system> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 3
# Counters                                             : 5
 14-bit up counter                                     : 4
 32-bit up counter                                     : 1
# Registers                                            : 22
 1-bit register                                        : 14
 32-bit register                                       : 7
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 32-bit latch                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <HORIZONTAL_KNOB/STATE_REG/FSM> on signal <STATE_REG[1:2]> with gray encoding.
Optimizing FSM <VERTICAL_KNOB/STATE_REG/FSM> on signal <STATE_REG[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 cw_state  | 01
 ccw_state | 11
-----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <HORIZONTAL_KNOB/DEBOUNCE_A/state_reg/FSM> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <VERTICAL_KNOB/DEBOUNCE_A/state_reg/FSM> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <HORIZONTAL_KNOB/DEBOUNCE_B/state_reg/FSM> on signal <state_reg[1:3]> with user encoding.
Optimizing FSM <VERTICAL_KNOB/DEBOUNCE_B/state_reg/FSM> on signal <state_reg[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 zero    | 000
 wait1_1 | 001
 wait1_2 | 010
 wait1_3 | 011
 one     | 100
 wait0_1 | 101
 wait0_2 | 110
 wait0_3 | 111
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SYSTEM_LOGIC/STATE_REG/FSM> on signal <STATE_REG[1:28]> with one-hot encoding.
-----------------------------------------------
 State         | Encoding
-----------------------------------------------
 boottime      | 0000000000000000000000000001
 init0         | 0000000000000000000000000010
 init1         | unreached
 init2         | unreached
 init3         | unreached
 init4         | unreached
 init5         | unreached
 init6         | unreached
 init7         | unreached
 init8         | unreached
 init9         | unreached
 init10        | unreached
 init11        | unreached
 init12        | unreached
 init13        | unreached
 idle          | 0000001000000000000000000000
 up            | 0000000000100000000000000000
 down          | 0000000001000000000000000000
 left          | 0000000100000000000000000000
 right         | 0000000010000000000000000000
 clearcurrent1 | 0000010000000000000000000000
 clearcurrent2 | 0000100000000000000000000000
 clearcurrent3 | 0001000000000000000000000000
 drawnext1     | 0000000000010000000000000000
 drawnext2     | 0010000000000000000000000000
 drawnext3     | 0100000000000000000000000000
 drawnext4     | 1000000000000000000000000000
 setpage1      | 0000000000000000000000000100
 setpage2      | 0000000000000000000000010000
 setpage3      | 0000000000000000000100000000
 setpage4      | 0000000000000001000000000000
 sendzeros1    | 0000000000000000000000001000
 sendzeros2    | 0000000000000000000010000000
 sendzeros3    | 0000000000000000100000000000
 sendzeros4    | 0000000000001000000000000000
 setcolp2a     | 0000000000000000000000100000
 setcolp2b     | 0000000000000000000001000000
 setcolp3a     | 0000000000000000001000000000
 setcolp3b     | 0000000000000000010000000000
 setcolp4a     | 0000000000000010000000000000
 setcolp4b     | 0000000000000100000000000000
-----------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD_SERIALIZER/STATE_REG/FSM> on signal <STATE_REG[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 idle  | 00000000000000001
 data0 | 00000000000000010
 data1 | 00000000000001000
 data2 | 00000000000100000
 data3 | 00000000010000000
 data4 | 00000001000000000
 data5 | 00000100000000000
 data6 | 00010000000000000
 data7 | 01000000000000000
 wait0 | 00000000000000100
 wait1 | 00000000000010000
 wait2 | 00000000001000000
 wait3 | 00000000100000000
 wait4 | 00000010000000000
 wait5 | 00001000000000000
 wait6 | 00100000000000000
 wait7 | 10000000000000000
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 14x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 3
# Counters                                             : 5
 14-bit up counter                                     : 4
 32-bit up counter                                     : 1
# Registers                                            : 246
 Flip-Flops                                            : 246
# Latches                                              : 2
 1-bit latch                                           : 1
 32-bit latch                                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LCD_READY_REG> in Unit <lcd_serializer> is equivalent to the following FF/Latch, which will be removed : <CS_REG> 
INFO:Xst:2146 - In block <overall_system>, Counter <VERTICAL_KNOB/DEBOUNCE_A/q_reg> <HORIZONTAL_KNOB/DEBOUNCE_A/q_reg> <VERTICAL_KNOB/DEBOUNCE_B/q_reg> <HORIZONTAL_KNOB/DEBOUNCE_B/q_reg> are equivalent, XST will keep only <VERTICAL_KNOB/DEBOUNCE_A/q_reg>.

Optimizing unit <overall_system> ...

Optimizing unit <system_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block overall_system, actual ratio is 9.
FlipFlop SYSTEM_LOGIC/STATE_REG_FSM_FFd11 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 353
 Flip-Flops                                            : 353

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : overall_system.ngr
Top Level Output File Name         : overall_system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 1043
#      GND                         : 1
#      INV                         : 98
#      LUT1                        : 47
#      LUT2                        : 92
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 26
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 260
#      LUT4_D                      : 8
#      LUT4_L                      : 3
#      MUXCY                       : 285
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 206
# FlipFlops/Latches                : 386
#      FD                          : 197
#      FDC                         : 12
#      FDE                         : 108
#      FDR                         : 10
#      FDS                         : 25
#      FDSE                        : 1
#      LD                          : 32
#      LD_1                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                      346  out of   3584     9%  
 Number of Slice Flip Flops:            385  out of   7168     5%  
 Number of 4 input LUTs:                542  out of   7168     7%  
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    195     6%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)           | Load  |
-------------------------------------------------------------------------+---------------------------------+-------+
CLK                                                                      | BUFGP                           | 353   |
SYSTEM_LOGIC/STATE_REG_FSM_FFd281                                        | BUFG                            | 32    |
SYSTEM_LOGIC/DEBUGLED_0_or0000(SYSTEM_LOGIC/DEBUGLED_0_or0000_wg_cy<6>:O)| NONE(*)(SYSTEM_LOGIC/DEBUGLED_0)| 1     |
-------------------------------------------------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------+-------+
N0(XST_GND:G)                      | NONE(HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd1)| 12    |
-----------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.538ns (Maximum Frequency: 132.657MHz)
   Minimum input arrival time before clock: 3.577ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.538ns (frequency: 132.657MHz)
  Total number of paths / destination ports: 17531 / 465
-------------------------------------------------------------------------
Delay:               7.538ns (Levels of Logic = 12)
  Source:            SYSTEM_LOGIC/CUR_PAGE_REG_24 (FF)
  Destination:       SYSTEM_LOGIC/NEW_PAGE_REG_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: SYSTEM_LOGIC/CUR_PAGE_REG_24 to SYSTEM_LOGIC/NEW_PAGE_REG_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.590  SYSTEM_LOGIC/CUR_PAGE_REG_24 (SYSTEM_LOGIC/CUR_PAGE_REG_24)
     LUT2:I0->O            1   0.648   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_lut<0> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<0> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<1> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<2> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<3> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<4> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<5> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<6> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O           2   0.269   0.479  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<7> (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001_wg_cy<7>)
     LUT3_D:I2->O          2   0.648   0.479  SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq00001 (SYSTEM_LOGIC/NEW_PAGE_REG_cmp_eq0000)
     LUT4_D:I2->O         29   0.648   1.264  SYSTEM_LOGIC/NEW_PAGE_REG_mux0000<10>11 (SYSTEM_LOGIC/N01)
     LUT4:I3->O            1   0.648   0.000  SYSTEM_LOGIC/NEW_PAGE_REG_mux0000<9>1 (SYSTEM_LOGIC/NEW_PAGE_REG_mux0000<9>)
     FD:D                      0.252          SYSTEM_LOGIC/NEW_PAGE_REG_9
    ----------------------------------------
    Total                      7.538ns (4.726ns logic, 2.812ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.577ns (Levels of Logic = 3)
  Source:            H_ROT_A (PAD)
  Destination:       HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd3 (FF)
  Destination Clock: CLK rising

  Data Path: H_ROT_A to HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.590  H_ROT_A_IBUF (H_ROT_A_IBUF)
     LUT2:I0->O            2   0.648   0.590  HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd2-In11 (HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_N0)
     LUT4:I0->O            1   0.648   0.000  HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd3-In1 (HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd3-In)
     FDC:D                     0.252          HORIZONTAL_KNOB/DEBOUNCE_A/state_reg_FSM_FFd3
    ----------------------------------------
    Total                      3.577ns (2.397ns logic, 1.180ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            LCD_SERIALIZER/LCD_READY_REG (FF)
  Destination:       CS (PAD)
  Source Clock:      CLK rising

  Data Path: LCD_SERIALIZER/LCD_READY_REG to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  LCD_SERIALIZER/LCD_READY_REG (LCD_SERIALIZER/LCD_READY_REG)
     OBUF:I->O                 4.520          CS_OBUF (CS)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSTEM_LOGIC/DEBUGLED_0_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            SYSTEM_LOGIC/DEBUGLED_0 (LATCH)
  Destination:       debugled<0> (PAD)
  Source Clock:      SYSTEM_LOGIC/DEBUGLED_0_or0000 rising

  Data Path: SYSTEM_LOGIC/DEBUGLED_0 to debugled<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.728   0.420  SYSTEM_LOGIC/DEBUGLED_0 (SYSTEM_LOGIC/DEBUGLED_0)
     OBUF:I->O                 4.520          debugled_0_OBUF (debugled<0>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.44 secs
 
--> 

Total memory usage is 262244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   22 (   0 filtered)

