<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="ADC_ETC Global Control Register"><title>imxrt_ral::adc_etc::CTRL - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module CTRL</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>adc_<wbr>etc</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">adc_etc</a></div><h1>Module <span>CTRL</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1051/adc_etc.rs.html#174">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>ADC_ETC Global Control Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="DMA_MODE_SEL/index.html" title="mod imxrt_ral::adc_etc::CTRL::DMA_MODE_SEL">DMA_<wbr>MODE_<wbr>SEL</a></dt><dd>1’b0: Trig DMA_REQ with latched signal, REQ will be cleared when ACK and source request cleared</dd><dt><a class="mod" href="EXT0_TRIG_ENABLE/index.html" title="mod imxrt_ral::adc_etc::CTRL::EXT0_TRIG_ENABLE">EXT0_<wbr>TRIG_<wbr>ENABLE</a></dt><dd>TSC0 TRIG enable register. 1’b1: enable external TSC0 trigger. 1’b0: disable external TSC0 trigger.</dd><dt><a class="mod" href="EXT0_TRIG_PRIORITY/index.html" title="mod imxrt_ral::adc_etc::CTRL::EXT0_TRIG_PRIORITY">EXT0_<wbr>TRIG_<wbr>PRIORITY</a></dt><dd>External TSC0 trigger priority, 7 is Highest, 0 is lowest .</dd><dt><a class="mod" href="EXT1_TRIG_ENABLE/index.html" title="mod imxrt_ral::adc_etc::CTRL::EXT1_TRIG_ENABLE">EXT1_<wbr>TRIG_<wbr>ENABLE</a></dt><dd>TSC1 TRIG enable register. 1’b1: enable external TSC1 trigger. 1’b0: disable external TSC1 trigger.</dd><dt><a class="mod" href="EXT1_TRIG_PRIORITY/index.html" title="mod imxrt_ral::adc_etc::CTRL::EXT1_TRIG_PRIORITY">EXT1_<wbr>TRIG_<wbr>PRIORITY</a></dt><dd>External TSC1 trigger priority, 7 is Highest, 0 is lowest .</dd><dt><a class="mod" href="PRE_DIVIDER/index.html" title="mod imxrt_ral::adc_etc::CTRL::PRE_DIVIDER">PRE_<wbr>DIVIDER</a></dt><dd>Pre-divider for trig delay and interval .</dd><dt><a class="mod" href="SOFTRST/index.html" title="mod imxrt_ral::adc_etc::CTRL::SOFTRST">SOFTRST</a></dt><dd>Software reset, high active. When write 1 ,all logical will be reset.</dd><dt><a class="mod" href="TRIG_ENABLE/index.html" title="mod imxrt_ral::adc_etc::CTRL::TRIG_ENABLE">TRIG_<wbr>ENABLE</a></dt><dd>TRIG enable register</dd><dt><a class="mod" href="TSC_BYPASS/index.html" title="mod imxrt_ral::adc_etc::CTRL::TSC_BYPASS">TSC_<wbr>BYPASS</a></dt><dd>1’b1: TSC is bypassed to ADC2. 1’b0: TSC not bypassed. To use ADC2, this bit should be cleared.</dd></dl></section></div></main></body></html>