// Seed: 1968059925
macromodule module_0;
  assign id_1 = id_1;
  assign id_1 = id_1 == 1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4
);
  assign (highz1, weak0) id_6 = 1;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  logic id_3
);
  id_5 :
  assert property (@(id_3) 1)
  else {1, id_3} <= 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
