#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr 23 22:10:45 2024
# Process ID: 10900
# Current directory: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc
# Command line: vivado vespa_soc.xpr
# Log file: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vivado.log
# Journal file: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
start_gui
open_project vespa_soc.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/bruno/gitreps/VeSPA_GpioUartTest/Vivado/vespa_soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'vespa_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
vespa_soc_PS2_Slave_0_1

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8597.477 ; gain = 493.078 ; free physical = 217 ; free virtual = 14467
update_compile_order -fileset sources_1
open_bd_design {/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd}
Reading block design file </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd>...
Adding component instance block -- user.org:user:CustomInterconnect:1.0 - CustomInterconnect_0
Adding component instance block -- user.org:user:UartSlave:1.0 - UartSlave_0
Adding component instance block -- user.org:user:vespa_cpu:1.0 - vespa_cpu_0
Adding component instance block -- user.org:user:DataMemory:1.0 - DataMemory_0
Adding component instance block -- user.org:user:GPIO_Slave:1.0 - GPIO_Slave_0
Adding component instance block -- user.org:user:PS2_Slave:1.0 - PS2_Slave_0
Successfully read diagram <vespa_soc> from block design file </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd>
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/ip_repo'.
delete_bd_objs [get_bd_nets CustomInterconnect_0_o_WEnable_5] [get_bd_nets PS2_Slave_0_o_RData] [get_bd_nets PS2C_0_1] [get_bd_nets PS2D_0_1] [get_bd_nets CustomInterconnect_0_o_WAddr_5] [get_bd_nets CustomInterconnect_0_o_WData_5] [get_bd_nets CustomInterconnect_0_o_REnable_5] [get_bd_nets CustomInterconnect_0_o_RAddr_5] [get_bd_cells PS2_Slave_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:PS2:1.0 PS2_0
endgroup
set_property location {4 1568 1569} [get_bd_cells PS2_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:timerSlave:1.0 timerSlave_0
endgroup
set_property location {4 1563 1919} [get_bd_cells timerSlave_0]
delete_bd_objs [get_bd_ports PS2C]
delete_bd_objs [get_bd_ports PS2D]
startgroup
make_bd_pins_external  [get_bd_pins PS2_0/i_Ps2Clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PS2_0/i_Ps2Sda]
endgroup
set_property name i_Ps2Clk [get_bd_ports i_Ps2Clk_0]
set_property name i_Ps2Sda [get_bd_ports i_Ps2Sda_0]
startgroup
make_bd_pins_external  [get_bd_pins PS2_0/o_Data]
endgroup
connect_bd_net [get_bd_pins PS2_0/i_WEnable] [get_bd_pins CustomInterconnect_0/o_WEnable_5]
connect_bd_net [get_bd_pins PS2_0/i_WAddr] [get_bd_pins CustomInterconnect_0/o_WAddr_5]
connect_bd_net [get_bd_pins PS2_0/i_WData] [get_bd_pins CustomInterconnect_0/o_WData_5]
connect_bd_net [get_bd_pins PS2_0/i_REnable] [get_bd_pins CustomInterconnect_0/o_REnable_5]
connect_bd_net [get_bd_pins PS2_0/i_RAddr] [get_bd_pins CustomInterconnect_0/o_RAddr_5]
connect_bd_net [get_bd_pins PS2_0/o_RData] [get_bd_pins CustomInterconnect_0/i_RData_4]
delete_bd_objs [get_bd_nets PS2_0_o_RData]
connect_bd_net [get_bd_pins PS2_0/o_Err] [get_bd_pins CustomInterconnect_0/i_RData_5]
connect_bd_net [get_bd_pins timerSlave_0/i_WEnable] [get_bd_pins CustomInterconnect_0/o_WEnable_7]
connect_bd_net [get_bd_pins timerSlave_0/i_WAddr] [get_bd_pins CustomInterconnect_0/o_WAddr_7]
connect_bd_net [get_bd_pins timerSlave_0/i_WData] [get_bd_pins CustomInterconnect_0/o_WData_7]
connect_bd_net [get_bd_pins timerSlave_0/i_REnable] [get_bd_pins CustomInterconnect_0/o_REnable_7]
connect_bd_net [get_bd_pins timerSlave_0/i_RAddr] [get_bd_pins CustomInterconnect_0/o_RAddr_7]
connect_bd_net [get_bd_pins timerSlave_0/o_Err] [get_bd_pins CustomInterconnect_0/i_RData_7]
delete_bd_objs [get_bd_nets timerSlave_0_o_Err]
connect_bd_net [get_bd_pins timerSlave_0/o_Err] [get_bd_pins CustomInterconnect_0/i_RData_7]
delete_bd_objs [get_bd_nets timerSlave_0_o_Err]
connect_bd_net [get_bd_pins timerSlave_0/o_RData] [get_bd_pins CustomInterconnect_0/i_RData_7]
delete_bd_objs [get_bd_nets PS2_0_o_Err]
connect_bd_net [get_bd_pins PS2_0/o_RData] [get_bd_pins CustomInterconnect_0/i_RData_5]
connect_bd_net [get_bd_pins PS2_0/i_Clk] [get_bd_pins vespa_cpu_0/o_Clk]
connect_bd_net [get_bd_pins PS2_0/i_Rst] [get_bd_pins vespa_cpu_0/o_Rst]
connect_bd_net [get_bd_pins timerSlave_0/i_Clk] [get_bd_pins vespa_cpu_0/o_Clk]
connect_bd_net [get_bd_pins timerSlave_0/i_Rst] [get_bd_pins vespa_cpu_0/o_Rst]
startgroup
make_bd_pins_external  [get_bd_pins timerSlave_0/o_PWMChannel1]
endgroup
set_property name PWMChannel1 [get_bd_ports o_PWMChannel1_0]
set_property name PS2_OutData [get_bd_ports o_Data_0]
save_bd_design
Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/ui/bd_af462a7d.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp with file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/CustomInterconnect_0/i_RData_1
/CustomInterconnect_0/i_RData_4
/CustomInterconnect_0/i_RData_6
/vespa_cpu_0/int_req
/vespa_cpu_0/int_number

Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hdl/vespa_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timerSlave_0 .
Exporting to file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hw_handoff/vespa_soc.hwh
Generated Hardware Definition File /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.hwdef
[Tue Apr 23 22:29:00 2024] Launched synth_1...
Run output will be captured here: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/runme.log
[Tue Apr 23 22:29:00 2024] Launched impl_1...
Run output will be captured here: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets timerSlave_0_o_PWMChannel1] [get_bd_ports PWMChannel1]
save_bd_design
Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/ui/bd_af462a7d.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp with file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/CustomInterconnect_0/i_RData_1
/CustomInterconnect_0/i_RData_4
/CustomInterconnect_0/i_RData_6
/vespa_cpu_0/int_req
/vespa_cpu_0/int_number

Wrote  : </home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hdl/vespa_soc_wrapper.v
Exporting to file /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hw_handoff/vespa_soc.hwh
Generated Hardware Definition File /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.hwdef
[Tue Apr 23 22:32:46 2024] Launched synth_1...
Run output will be captured here: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/runme.log
[Tue Apr 23 22:32:46 2024] Launched impl_1...
Run output will be captured here: /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:13:34
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-16:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3E434A
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 22:49:11 2024...
