xpm_cdc.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../ipstatic/ip/serial_rx/ipshared/276e/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../ipstatic/ip/serial_rx/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../ipstatic/ip/serial_rx/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/src/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,
design_1_UART_RX_0_0.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/sim/design_1_UART_RX_0_0.vhd,
design_1_UART_FIFO_IO_cntl_pr_0_0.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/sim/design_1_UART_FIFO_IO_cntl_pr_0_0.vhd,
Uart_RX.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/src/Uart_RX.vhd,
UART_FIFO_CTL.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/src/UART_FIFO_CTL.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/sim/design_1.vhd,
serial_rx.vhd,vhdl,xil_defaultlib,../../../../zed68k.srcs/sources_1/ip/serial_rx/sim/serial_rx.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
