# AIM:
To simulate and synthesis demultiplexer using vivado
# APPARATUS REQUIRED:
vivado
# PROCEDURE:
```
STEP:1 Start the vivado software, Select and Name the New project.
STEP:2 Select the device family, device, package and speed.
STEP:3 Select new source in the New Project and select Verilog Module as the Source type.
STEP:4 Type the Fille Name and module name and Click Next and then finish button. Type the code and save it.
STEP:5 Select the run simulation and then run Behavioral Simulation in the Source Window and click the check syntax.
STEP:6 Click the simulation to simulate the program and give the inputs and verify the outputs as per the truth table.
STEP:7 compare the output with truth table.
```
# DEMULTIPLEXER1TO4
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/b6d81e6c-81ec-4f91-ae42-832a68f8facc)
# Truth Table
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/bb0a83c7-b4f3-463b-b422-f2ff65b1a0ee)
# Circuit Diagram
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/dcd56444-97dd-454b-bddf-c7472c4af1de)
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/03fbbbdf-8ae3-4653-8047-7d4cbf555ccb)
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/f48cc07d-c76f-4d1c-8907-11e99711b751)
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/a3075cf9-55ba-4478-b20c-c7128badef04)
![image](https://github.com/RESMIRNAIR/DEMULTIPLEXER1TO4/assets/154305926/e07386db-69b3-4a5f-945f-b38929b801ea)
# VERILOG CODE:
```
module demux(ye, y1, y2,y3, 51, 50,1);
input 1,50,51;
output ye, y1, y2, y3;
assign sin51; assign sense;
assign yê 1 & sên & sin
assign y1 I & se & sin;
assign y21 & sen & s1;
assign y3 I & se & si;
endmodule
```
# OUTPUT:
![WhatsApp Image 2024-04-19 at 19 27 45_8481cb59](https://github.com/Afsar1276/DEMULTIPLEXER1TO4/assets/161407741/0eb10b6d-2c09-4b76-af4a-da22755f1543)
# RESULT:
Thus, the verilog program for Demultiplexer1to4 has been simulated and verified successfully.
