#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa663f02fa0 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa663f016c0_0 .net "rd", 31 0, L_0x7fa663f15fc0;  1 drivers
o0x10ca28038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f13e80_0 .net "rs1", 31 0, o0x10ca28038;  0 drivers
o0x10ca28068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f13f20_0 .net "rs2", 31 0, o0x10ca28068;  0 drivers
L_0x7fa663f15fc0 .arith/sum 32, o0x10ca28038, o0x10ca28068;
S_0x7fa663f03100 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10ca28158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10ca28188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa663f160c0 .functor AND 32, o0x10ca28158, o0x10ca28188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fa663f14020_0 .net "rd", 31 0, L_0x7fa663f160c0;  1 drivers
v0x7fa663f140e0_0 .net "rs1", 31 0, o0x10ca28158;  0 drivers
v0x7fa663f14180_0 .net "rs2", 31 0, o0x10ca28188;  0 drivers
S_0x7fa663f03260 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10ca28278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10ca282a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa663f16190 .functor OR 32, o0x10ca28278, o0x10ca282a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa663f14280_0 .net "rd", 31 0, L_0x7fa663f16190;  1 drivers
v0x7fa663f14340_0 .net "rs1", 31 0, o0x10ca28278;  0 drivers
v0x7fa663f143e0_0 .net "rs2", 31 0, o0x10ca282a8;  0 drivers
S_0x7fa663f033c0 .scope module, "alu_sll_tb" "alu_sll_tb" 3 6;
 .timescale -8 -10;
v0x7fa663f14a70_0 .var "clk", 0 0;
v0x7fa663f14b20_0 .net "rd", 31 0, L_0x7fa663f16380;  1 drivers
v0x7fa663f14bc0_0 .var "rs1", 31 0;
v0x7fa663f14c90_0 .var "rs2", 31 0;
E_0x7fa663f144e0 .event negedge, v0x7fa663f14a70_0;
S_0x7fa663f14530 .scope module, "specimen" "alu_sll" 3 11, 2 21 0, S_0x7fa663f033c0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa663f14740_0 .net "amount", 4 0, L_0x7fa663f16280;  1 drivers
v0x7fa663f14800_0 .net "rd", 31 0, L_0x7fa663f16380;  alias, 1 drivers
v0x7fa663f148b0_0 .net "rs1", 31 0, v0x7fa663f14bc0_0;  1 drivers
v0x7fa663f14970_0 .net "rs2", 31 0, v0x7fa663f14c90_0;  1 drivers
L_0x7fa663f16280 .part v0x7fa663f14c90_0, 0, 5;
L_0x7fa663f16380 .shift/l 32, v0x7fa663f14bc0_0, L_0x7fa663f16280;
S_0x7fa663f03520 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10ca59008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa663f14d40_0 .net/2u *"_s0", 30 0, L_0x10ca59008;  1 drivers
v0x7fa663f14de0_0 .net *"_s2", 0 0, L_0x7fa663d000d0;  1 drivers
v0x7fa663f14e80_0 .net "rd", 31 0, L_0x7fa663d001e0;  1 drivers
o0x10ca28578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f14f40_0 .net "rs1", 31 0, o0x10ca28578;  0 drivers
o0x10ca285a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f14ff0_0 .net "rs2", 31 0, o0x10ca285a8;  0 drivers
L_0x7fa663d000d0 .cmp/gt.s 32, o0x10ca285a8, o0x10ca28578;
L_0x7fa663d001e0 .concat [ 1 31 0 0], L_0x7fa663d000d0, L_0x10ca59008;
S_0x7fa663f03680 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10ca59050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa663f15110_0 .net/2u *"_s0", 30 0, L_0x10ca59050;  1 drivers
v0x7fa663f151d0_0 .net *"_s2", 0 0, L_0x7fa663d00340;  1 drivers
v0x7fa663f15270_0 .net "rd", 31 0, L_0x7fa663d00440;  1 drivers
o0x10ca286f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15310_0 .net "rs1", 31 0, o0x10ca286f8;  0 drivers
o0x10ca28728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f153c0_0 .net "rs2", 31 0, o0x10ca28728;  0 drivers
L_0x7fa663d00340 .cmp/gt 32, o0x10ca28728, o0x10ca286f8;
L_0x7fa663d00440 .concat [ 1 31 0 0], L_0x7fa663d00340, L_0x10ca59050;
S_0x7fa663f037e0 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa663f154e0_0 .net "amount", 4 0, L_0x7fa663d005a0;  1 drivers
v0x7fa663f155a0_0 .net "rd", 31 0, L_0x7fa663d00640;  1 drivers
o0x10ca28848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15640_0 .net "rs1", 31 0, o0x10ca28848;  0 drivers
o0x10ca28878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f156f0_0 .net "rs2", 31 0, o0x10ca28878;  0 drivers
L_0x7fa663d005a0 .part o0x10ca28878, 0, 5;
L_0x7fa663d00640 .shift/rs 32, o0x10ca28848, L_0x7fa663d005a0;
S_0x7fa663f03990 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa663f157f0_0 .net "amount", 4 0, L_0x7fa663d00760;  1 drivers
v0x7fa663f158b0_0 .net "rd", 31 0, L_0x7fa663d00830;  1 drivers
o0x10ca28998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15950_0 .net "rs1", 31 0, o0x10ca28998;  0 drivers
o0x10ca289c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15a00_0 .net "rs2", 31 0, o0x10ca289c8;  0 drivers
L_0x7fa663d00760 .part o0x10ca289c8, 0, 5;
L_0x7fa663d00830 .shift/r 32, o0x10ca28998, L_0x7fa663d00760;
S_0x7fa663f03b60 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa663f15b00_0 .net "rd", 31 0, L_0x7fa663d00950;  1 drivers
o0x10ca28ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15bc0_0 .net "rs1", 31 0, o0x10ca28ab8;  0 drivers
o0x10ca28ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa663f15c60_0 .net "rs2", 31 0, o0x10ca28ae8;  0 drivers
L_0x7fa663d00950 .arith/sub 32, o0x10ca28ab8, o0x10ca28ae8;
S_0x7fa663f03db0 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10ca28bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10ca28c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa663d00aa0 .functor XOR 32, o0x10ca28bd8, o0x10ca28c08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa663f15d60_0 .net "rd", 31 0, L_0x7fa663d00aa0;  1 drivers
v0x7fa663f15e20_0 .net "rs1", 31 0, o0x10ca28bd8;  0 drivers
v0x7fa663f15ec0_0 .net "rs2", 31 0, o0x10ca28c08;  0 drivers
    .scope S_0x7fa663f033c0;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_sll simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_sll.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa663f14bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa663f14c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa663f14a70_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa663f14bc0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa663f14c90_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa663f14bc0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fa663f14c90_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa663f14bc0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa663f14c90_0, 0;
    %delay 2000, 0;
    %vpi_call 3 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa663f033c0;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7fa663f14a70_0;
    %inv;
    %store/vec4 v0x7fa663f14a70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa663f033c0;
T_2 ;
    %wait E_0x7fa663f144e0;
    %vpi_call 3 28 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7fa663f14bc0_0, v0x7fa663f14c90_0, v0x7fa663f14b20_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_sll_tb.v";
