# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/Audio_Codec_Wrapper.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/TWICtl.vhd" \
"../../../../Lab2.srcs/sources_1/imports/hw7/button_debounce.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/ece383_pkg.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/color_mapper.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/counter.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/dvid.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/dvid.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/i2s_ctl.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/numeric_stepper.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/lab2_datapath.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/hw7/lec10.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/tdms.vhdl" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets_2026/trigger_detector.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/vga.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" \
"../../../../Lab2.srcs/sources_1/imports/lab1/Lab1_Cadet_Code_2026/video.vhdl" \
"../../../../../lab2_code_for_cadets_2026/lab2_datapath_tb.vhd" \

# Do not sort compile order
nosort
