{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 10:07:05 2010 " "Info: Processing started: Sat Mar 20 10:07:05 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off StaticRAM -c StaticRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StaticRAM -c StaticRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0 lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0 235.07 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 235.07 MHz between source memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0\" and destination memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.127 ns 2.127 ns 4.254 ns " "Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0 1 MEM M4K_X52_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0 2 MEM M4K_X52_Y20 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.337 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.635 ns) 3.337 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0 2 MEM M4K_X52_Y20 0 " "Info: 2: + IC(1.840 ns) + CELL(0.635 ns) = 3.337 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.497 ns ( 44.86 % ) " "Info: Total cell delay = 1.497 ns ( 44.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 55.14 % ) " "Info: Total interconnect delay = 1.840 ns ( 55.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.362 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 3.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.660 ns) 3.362 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0 2 MEM M4K_X52_Y20 1 " "Info: 2: + IC(1.840 ns) + CELL(0.660 ns) = 3.362 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 45.27 % ) " "Info: Total cell delay = 1.522 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 54.73 % ) " "Info: Total interconnect delay = 1.840 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.362 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7 addr\[7\] clk 4.450 ns memory " "Info: tsu for memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7\" (data pin = \"addr\[7\]\", clock pin = \"clk\") is 4.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.778 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns addr\[7\] 1 PIN PIN_U4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 4; PIN Node = 'addr\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 376 368 536 392 "addr\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.804 ns) + CELL(0.142 ns) 7.778 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7 2 MEM M4K_X52_Y20 0 " "Info: 2: + IC(6.804 ns) + CELL(0.142 ns) = 7.778 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { addr[7] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 12.52 % ) " "Info: Total cell delay = 0.974 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.804 ns ( 87.48 % ) " "Info: Total interconnect delay = 6.804 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { addr[7] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { addr[7] {} addr[7]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 6.804ns } { 0.000ns 0.832ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.363 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 3.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.661 ns) 3.363 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7 2 MEM M4K_X52_Y20 0 " "Info: 2: + IC(1.840 ns) + CELL(0.661 ns) = 3.363 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 45.29 % ) " "Info: Total cell delay = 1.523 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 54.71 % ) " "Info: Total interconnect delay = 1.840 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { addr[7] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { addr[7] {} addr[7]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 6.804ns } { 0.000ns 0.832ns 0.142ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.363 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[4\] lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg 12.562 ns memory " "Info: tco from clock \"clk\" to destination pin \"output\[4\]\" through memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg\" is 12.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.391 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 3.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.689 ns) 3.391 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg 2 MEM M4K_X52_Y20 4 " "Info: 2: + IC(1.840 ns) + CELL(0.689 ns) = 3.391 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 45.74 % ) " "Info: Total cell delay = 1.551 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 54.26 % ) " "Info: Total interconnect delay = 1.840 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.962 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg 1 MEM M4K_X52_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a4~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|q_b\[4\] 2 MEM M4K_X52_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|q_b\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.143 ns) + CELL(2.828 ns) 8.962 ns output\[4\] 3 PIN PIN_U18 0 " "Info: 3: + IC(3.143 ns) + CELL(2.828 ns) = 8.962 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] output[4] } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 416 936 1112 432 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.819 ns ( 64.93 % ) " "Info: Total cell delay = 5.819 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.143 ns ( 35.07 % ) " "Info: Total interconnect delay = 3.143 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] {} output[4] {} } { 0.000ns 0.000ns 3.143ns } { 0.000ns 2.991ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4] {} output[4] {} } { 0.000ns 0.000ns 3.143ns } { 0.000ns 2.991ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1 input\[1\] clk 1.479 ns memory " "Info: th for memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"input\[1\]\", clock pin = \"clk\") is 1.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.367 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 3.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 456 368 536 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.660 ns) 3.367 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1 2 MEM M4K_X52_Y19 1 " "Info: 2: + IC(1.845 ns) + CELL(0.660 ns) = 3.367 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 45.20 % ) " "Info: Total cell delay = 1.522 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 54.80 % ) " "Info: Total interconnect delay = 1.845 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.845ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.122 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns input\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "StaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/StaticRAM.bdf" { { 360 368 536 376 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.106 ns) 2.122 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1 2 MEM M4K_X52_Y19 1 " "Info: 2: + IC(1.017 ns) + CELL(0.106 ns) = 2.122 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_5fu1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { input[1] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_5fu1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt1/db/altsyncram_5fu1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 52.07 % ) " "Info: Total cell delay = 1.105 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 47.93 % ) " "Info: Total interconnect delay = 1.017 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { input[1] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.122 ns" { input[1] {} input[1]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.017ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { clk lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.367 ns" { clk {} clk~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.845ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { input[1] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.122 ns" { input[1] {} input[1]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.017ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 10:07:08 2010 " "Info: Processing ended: Sat Mar 20 10:07:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
