// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Mon Feb 10 03:35:08 2025
// Host        : fedora running 64-bit unknown
// Command     : write_verilog -force -mode funcsim
//               /home/bryan/bryan_files_echo/projects/static_delay_100-ui-ie-flat-dd/root.gen/sources_1/bd/design_1/ip/design_1_audio_interface_wrap_0_0/design_1_audio_interface_wrap_0_0_sim_netlist.v
// Design      : design_1_audio_interface_wrap_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_audio_interface_wrap_0_0,audio_interface_wrapper,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "audio_interface_wrapper,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_audio_interface_wrap_0_0
   (ac_bclk_0,
    ac_pbdat_0,
    ac_recdat_0,
    ac_pblrc_0,
    ac_reclrc_0,
    sys_clk,
    reset,
    mclk,
    md_error,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    debug_static_delay_in_ready,
    debug_static_delay_in_valid,
    debug_static_delay_in_data,
    debug_static_delay_out_ready,
    debug_static_delay_out_valid,
    debug_static_delay_out_data);
  output ac_bclk_0;
  output ac_pbdat_0;
  input ac_recdat_0;
  output ac_pblrc_0;
  output ac_reclrc_0;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 sys_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME sys_clk, ASSOCIATED_RESET reset, FREQ_HZ 50347222, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input sys_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset;
  input mclk;
  output md_error;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50347222, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  output debug_static_delay_in_ready;
  output debug_static_delay_in_valid;
  output [33:0]debug_static_delay_in_data;
  output debug_static_delay_out_ready;
  output debug_static_delay_out_valid;
  output [33:0]debug_static_delay_out_data;

  wire \<const0> ;
  wire \<const1> ;
  wire ac_bclk_0;
  wire ac_pbdat_0;
  wire ac_recdat_0;
  wire ac_reclrc_0;
  wire [33:0]debug_static_delay_in_data;
  wire debug_static_delay_in_ready;
  wire debug_static_delay_in_valid;
  wire [33:0]debug_static_delay_out_data;
  wire debug_static_delay_out_ready;
  wire debug_static_delay_out_valid;
  wire [31:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [3:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [1:1]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mclk;
  wire md_error;
  wire reset;
  wire sys_clk;

  assign ac_pblrc_0 = ac_reclrc_0;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \^m_axi_arsize [1];
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_awaddr[31:0] = m_axi_araddr;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_arburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_arsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_audio_interface_wrap_0_0_audio_interface_wrapper U0
       (.Q(debug_static_delay_in_ready),
        .ac_bclk_0(ac_bclk_0),
        .ac_pbdat_0(ac_pbdat_0),
        .ac_recdat_0(ac_recdat_0),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .debug_static_delay_in_valid(debug_static_delay_in_valid),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .debug_static_delay_out_ready(debug_static_delay_out_ready),
        .debug_static_delay_out_valid(debug_static_delay_out_valid),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(\^m_axi_arburst ),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(\^m_axi_arsize ),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mclk(mclk),
        .md_error(md_error),
        .reset(reset),
        .sys_clk(sys_clk),
        .ws_int_reg(ac_reclrc_0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "DSPBlock_17x24_F250_uid9" *) 
module design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9
   (P,
    Cin,
    Mint_0,
    CO,
    X,
    Cin_1_d1_reg,
    S,
    Cin_1_d1_reg_0,
    \X_1_d1_reg[5] ,
    \X_1_d1_reg[9] ,
    \X_1_d1_reg[13] ,
    \X_1_d1_reg[17] );
  output [23:0]P;
  output Cin;
  output [17:0]Mint_0;
  output [0:0]CO;
  input [15:0]X;
  input [0:0]Cin_1_d1_reg;
  input [3:0]S;
  input [3:0]Cin_1_d1_reg_0;
  input [3:0]\X_1_d1_reg[5] ;
  input [3:0]\X_1_d1_reg[9] ;
  input [3:0]\X_1_d1_reg[13] ;
  input [3:0]\X_1_d1_reg[17] ;

  wire [0:0]CO;
  wire Cin;
  wire Cin_1_d1_i_2_n_0;
  wire Cin_1_d1_i_3_n_0;
  wire Cin_1_d1_i_6_n_0;
  wire Cin_1_d1_i_7_n_0;
  wire Cin_1_d1_i_9_n_0;
  wire [0:0]Cin_1_d1_reg;
  wire [3:0]Cin_1_d1_reg_0;
  wire Cin_1_d1_reg_i_4_n_0;
  wire Cin_1_d1_reg_i_4_n_1;
  wire Cin_1_d1_reg_i_4_n_2;
  wire Cin_1_d1_reg_i_4_n_3;
  wire Cin_1_d1_reg_i_8_n_0;
  wire Cin_1_d1_reg_i_8_n_1;
  wire Cin_1_d1_reg_i_8_n_2;
  wire Cin_1_d1_reg_i_8_n_3;
  wire [17:0]Mint_0;
  wire [23:0]P;
  wire [3:0]S;
  wire [15:0]X;
  wire [3:0]\X_1_d1_reg[13] ;
  wire \X_1_d1_reg[13]_i_2_n_0 ;
  wire \X_1_d1_reg[13]_i_2_n_1 ;
  wire \X_1_d1_reg[13]_i_2_n_2 ;
  wire \X_1_d1_reg[13]_i_2_n_3 ;
  wire [3:0]\X_1_d1_reg[17] ;
  wire \X_1_d1_reg[17]_i_2_n_1 ;
  wire \X_1_d1_reg[17]_i_2_n_2 ;
  wire \X_1_d1_reg[17]_i_2_n_3 ;
  wire [3:0]\X_1_d1_reg[5] ;
  wire \X_1_d1_reg[5]_i_2_n_0 ;
  wire \X_1_d1_reg[5]_i_2_n_1 ;
  wire \X_1_d1_reg[5]_i_2_n_2 ;
  wire \X_1_d1_reg[5]_i_2_n_3 ;
  wire [3:0]\X_1_d1_reg[9] ;
  wire \X_1_d1_reg[9]_i_2_n_0 ;
  wire \X_1_d1_reg[9]_i_2_n_1 ;
  wire \X_1_d1_reg[9]_i_2_n_2 ;
  wire \X_1_d1_reg[9]_i_2_n_3 ;
  wire [22:17]sigProd;
  wire [16:0]sigProd__0;
  wire NLW_Mint_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Mint_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Mint_OVERFLOW_UNCONNECTED;
  wire NLW_Mint_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Mint_PATTERNDETECT_UNCONNECTED;
  wire NLW_Mint_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Mint_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Mint_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Mint_CARRYOUT_UNCONNECTED;
  wire [47:41]NLW_Mint_P_UNCONNECTED;
  wire [47:0]NLW_Mint_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF00F0B0FB00F0B0)) 
    Cin_1_d1_i_1
       (.I0(Cin_1_d1_i_2_n_0),
        .I1(Cin_1_d1_i_3_n_0),
        .I2(sigProd[22]),
        .I3(Mint_0[0]),
        .I4(Cin_1_d1_reg),
        .I5(Mint_0[1]),
        .O(Cin));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    Cin_1_d1_i_2
       (.I0(Cin_1_d1_i_6_n_0),
        .I1(Cin_1_d1_i_7_n_0),
        .I2(sigProd__0[3]),
        .I3(sigProd__0[2]),
        .I4(sigProd__0[11]),
        .I5(sigProd__0[10]),
        .O(Cin_1_d1_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    Cin_1_d1_i_3
       (.I0(sigProd__0[12]),
        .I1(sigProd[18]),
        .I2(sigProd__0[8]),
        .I3(sigProd__0[9]),
        .I4(Cin_1_d1_i_9_n_0),
        .O(Cin_1_d1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    Cin_1_d1_i_6
       (.I0(sigProd[19]),
        .I1(sigProd__0[0]),
        .I2(sigProd__0[6]),
        .I3(sigProd[21]),
        .I4(sigProd__0[15]),
        .I5(sigProd[17]),
        .O(Cin_1_d1_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Cin_1_d1_i_7
       (.I0(sigProd__0[13]),
        .I1(sigProd__0[7]),
        .I2(sigProd__0[16]),
        .I3(sigProd__0[1]),
        .O(Cin_1_d1_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Cin_1_d1_i_9
       (.I0(sigProd__0[14]),
        .I1(sigProd__0[5]),
        .I2(sigProd[20]),
        .I3(sigProd__0[4]),
        .O(Cin_1_d1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_4
       (.CI(Cin_1_d1_reg_i_8_n_0),
        .CO({Cin_1_d1_reg_i_4_n_0,Cin_1_d1_reg_i_4_n_1,Cin_1_d1_reg_i_4_n_2,Cin_1_d1_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O({Mint_0[1:0],sigProd[22:21]}),
        .S(Cin_1_d1_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_8
       (.CI(1'b0),
        .CO({Cin_1_d1_reg_i_8_n_0,Cin_1_d1_reg_i_8_n_1,Cin_1_d1_reg_i_8_n_2,Cin_1_d1_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(sigProd[20:17]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Mint
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Mint_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,X,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Mint_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Mint_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Mint_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Mint_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Mint_OVERFLOW_UNCONNECTED),
        .P({NLW_Mint_P_UNCONNECTED[47:41],P,sigProd__0}),
        .PATTERNBDETECT(NLW_Mint_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Mint_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Mint_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Mint_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[13]_i_2 
       (.CI(\X_1_d1_reg[9]_i_2_n_0 ),
        .CO({\X_1_d1_reg[13]_i_2_n_0 ,\X_1_d1_reg[13]_i_2_n_1 ,\X_1_d1_reg[13]_i_2_n_2 ,\X_1_d1_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(Mint_0[13:10]),
        .S(\X_1_d1_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[17]_i_2 
       (.CI(\X_1_d1_reg[13]_i_2_n_0 ),
        .CO({CO,\X_1_d1_reg[17]_i_2_n_1 ,\X_1_d1_reg[17]_i_2_n_2 ,\X_1_d1_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(Mint_0[17:14]),
        .S(\X_1_d1_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[5]_i_2 
       (.CI(Cin_1_d1_reg_i_4_n_0),
        .CO({\X_1_d1_reg[5]_i_2_n_0 ,\X_1_d1_reg[5]_i_2_n_1 ,\X_1_d1_reg[5]_i_2_n_2 ,\X_1_d1_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(Mint_0[5:2]),
        .S(\X_1_d1_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[9]_i_2 
       (.CI(\X_1_d1_reg[5]_i_2_n_0 ),
        .CO({\X_1_d1_reg[9]_i_2_n_0 ,\X_1_d1_reg[9]_i_2_n_1 ,\X_1_d1_reg[9]_i_2_n_2 ,\X_1_d1_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(Mint_0[9:6]),
        .S(\X_1_d1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "DSPBlock_17x24_F250_uid9" *) 
module design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7
   (P,
    Cin,
    Mint_0,
    Mint_1,
    Mint_2,
    Mint_3,
    CO,
    Mint_4,
    is_stored,
    sys_clk,
    Mint_5,
    O,
    S,
    Cin_1_d1_reg,
    \X_1_d1_reg[5] ,
    \X_1_d1_reg[9] ,
    \X_1_d1_reg[13] ,
    \X_1_d1_reg[17] );
  output [23:0]P;
  output Cin;
  output [1:0]Mint_0;
  output [3:0]Mint_1;
  output [3:0]Mint_2;
  output [3:0]Mint_3;
  output [0:0]CO;
  output [3:0]Mint_4;
  input is_stored;
  input sys_clk;
  input [16:0]Mint_5;
  input [0:0]O;
  input [3:0]S;
  input [3:0]Cin_1_d1_reg;
  input [3:0]\X_1_d1_reg[5] ;
  input [3:0]\X_1_d1_reg[9] ;
  input [3:0]\X_1_d1_reg[13] ;
  input [3:0]\X_1_d1_reg[17] ;

  wire [0:0]CO;
  wire Cin;
  wire Cin_1_d1_i_2__0_n_0;
  wire Cin_1_d1_i_3__0_n_0;
  wire Cin_1_d1_i_6__0_n_0;
  wire Cin_1_d1_i_7__0_n_0;
  wire Cin_1_d1_i_9__0_n_0;
  wire [3:0]Cin_1_d1_reg;
  wire Cin_1_d1_reg_i_4__0_n_0;
  wire Cin_1_d1_reg_i_4__0_n_1;
  wire Cin_1_d1_reg_i_4__0_n_2;
  wire Cin_1_d1_reg_i_4__0_n_3;
  wire Cin_1_d1_reg_i_4__0_n_6;
  wire Cin_1_d1_reg_i_4__0_n_7;
  wire Cin_1_d1_reg_i_8__0_n_0;
  wire Cin_1_d1_reg_i_8__0_n_1;
  wire Cin_1_d1_reg_i_8__0_n_2;
  wire Cin_1_d1_reg_i_8__0_n_3;
  wire Cin_1_d1_reg_i_8__0_n_4;
  wire Cin_1_d1_reg_i_8__0_n_5;
  wire Cin_1_d1_reg_i_8__0_n_6;
  wire Cin_1_d1_reg_i_8__0_n_7;
  wire [1:0]Mint_0;
  wire [3:0]Mint_1;
  wire [3:0]Mint_2;
  wire [3:0]Mint_3;
  wire [3:0]Mint_4;
  wire [16:0]Mint_5;
  wire Mint_n_100;
  wire Mint_n_101;
  wire Mint_n_102;
  wire Mint_n_103;
  wire Mint_n_104;
  wire Mint_n_105;
  wire Mint_n_89;
  wire Mint_n_90;
  wire Mint_n_91;
  wire Mint_n_92;
  wire Mint_n_93;
  wire Mint_n_94;
  wire Mint_n_95;
  wire Mint_n_96;
  wire Mint_n_97;
  wire Mint_n_98;
  wire Mint_n_99;
  wire [0:0]O;
  wire [23:0]P;
  wire [3:0]S;
  wire [3:0]\X_1_d1_reg[13] ;
  wire \X_1_d1_reg[13]_i_2__0_n_0 ;
  wire \X_1_d1_reg[13]_i_2__0_n_1 ;
  wire \X_1_d1_reg[13]_i_2__0_n_2 ;
  wire \X_1_d1_reg[13]_i_2__0_n_3 ;
  wire [3:0]\X_1_d1_reg[17] ;
  wire \X_1_d1_reg[17]_i_2__0_n_1 ;
  wire \X_1_d1_reg[17]_i_2__0_n_2 ;
  wire \X_1_d1_reg[17]_i_2__0_n_3 ;
  wire [3:0]\X_1_d1_reg[5] ;
  wire \X_1_d1_reg[5]_i_2__0_n_0 ;
  wire \X_1_d1_reg[5]_i_2__0_n_1 ;
  wire \X_1_d1_reg[5]_i_2__0_n_2 ;
  wire \X_1_d1_reg[5]_i_2__0_n_3 ;
  wire [3:0]\X_1_d1_reg[9] ;
  wire \X_1_d1_reg[9]_i_2__0_n_0 ;
  wire \X_1_d1_reg[9]_i_2__0_n_1 ;
  wire \X_1_d1_reg[9]_i_2__0_n_2 ;
  wire \X_1_d1_reg[9]_i_2__0_n_3 ;
  wire is_stored;
  wire sys_clk;
  wire NLW_Mint_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Mint_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Mint_OVERFLOW_UNCONNECTED;
  wire NLW_Mint_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Mint_PATTERNDETECT_UNCONNECTED;
  wire NLW_Mint_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Mint_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Mint_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Mint_CARRYOUT_UNCONNECTED;
  wire [47:41]NLW_Mint_P_UNCONNECTED;
  wire [47:0]NLW_Mint_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF00F0B0FB00F0B0)) 
    Cin_1_d1_i_1__0
       (.I0(Cin_1_d1_i_2__0_n_0),
        .I1(Cin_1_d1_i_3__0_n_0),
        .I2(Cin_1_d1_reg_i_4__0_n_6),
        .I3(Mint_0[0]),
        .I4(O),
        .I5(Mint_0[1]),
        .O(Cin));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    Cin_1_d1_i_2__0
       (.I0(Cin_1_d1_i_6__0_n_0),
        .I1(Cin_1_d1_i_7__0_n_0),
        .I2(Cin_1_d1_reg_i_8__0_n_7),
        .I3(Mint_n_105),
        .I4(Mint_n_96),
        .I5(Mint_n_98),
        .O(Cin_1_d1_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    Cin_1_d1_i_3__0
       (.I0(Mint_n_95),
        .I1(Cin_1_d1_reg_i_8__0_n_5),
        .I2(Mint_n_90),
        .I3(Mint_n_89),
        .I4(Cin_1_d1_i_9__0_n_0),
        .O(Cin_1_d1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    Cin_1_d1_i_6__0
       (.I0(Mint_n_100),
        .I1(Mint_n_101),
        .I2(Mint_n_104),
        .I3(Mint_n_94),
        .I4(Mint_n_102),
        .I5(Mint_n_99),
        .O(Cin_1_d1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Cin_1_d1_i_7__0
       (.I0(Cin_1_d1_reg_i_8__0_n_6),
        .I1(Mint_n_93),
        .I2(Mint_n_97),
        .I3(Mint_n_103),
        .O(Cin_1_d1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Cin_1_d1_i_9__0
       (.I0(Mint_n_91),
        .I1(Mint_n_92),
        .I2(Cin_1_d1_reg_i_4__0_n_7),
        .I3(Cin_1_d1_reg_i_8__0_n_4),
        .O(Cin_1_d1_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_4__0
       (.CI(Cin_1_d1_reg_i_8__0_n_0),
        .CO({Cin_1_d1_reg_i_4__0_n_0,Cin_1_d1_reg_i_4__0_n_1,Cin_1_d1_reg_i_4__0_n_2,Cin_1_d1_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O({Mint_0,Cin_1_d1_reg_i_4__0_n_6,Cin_1_d1_reg_i_4__0_n_7}),
        .S(Cin_1_d1_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_8__0
       (.CI(1'b0),
        .CO({Cin_1_d1_reg_i_8__0_n_0,Cin_1_d1_reg_i_8__0_n_1,Cin_1_d1_reg_i_8__0_n_2,Cin_1_d1_reg_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O({Cin_1_d1_reg_i_8__0_n_4,Cin_1_d1_reg_i_8__0_n_5,Cin_1_d1_reg_i_8__0_n_6,Cin_1_d1_reg_i_8__0_n_7}),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Mint
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Mint_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Mint_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Mint_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Mint_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Mint_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(is_stored),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Mint_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Mint_OVERFLOW_UNCONNECTED),
        .P({NLW_Mint_P_UNCONNECTED[47:41],P,Mint_n_89,Mint_n_90,Mint_n_91,Mint_n_92,Mint_n_93,Mint_n_94,Mint_n_95,Mint_n_96,Mint_n_97,Mint_n_98,Mint_n_99,Mint_n_100,Mint_n_101,Mint_n_102,Mint_n_103,Mint_n_104,Mint_n_105}),
        .PATTERNBDETECT(NLW_Mint_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Mint_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Mint_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Mint_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[13]_i_2__0 
       (.CI(\X_1_d1_reg[9]_i_2__0_n_0 ),
        .CO({\X_1_d1_reg[13]_i_2__0_n_0 ,\X_1_d1_reg[13]_i_2__0_n_1 ,\X_1_d1_reg[13]_i_2__0_n_2 ,\X_1_d1_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(Mint_3),
        .S(\X_1_d1_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[17]_i_2__0 
       (.CI(\X_1_d1_reg[13]_i_2__0_n_0 ),
        .CO({CO,\X_1_d1_reg[17]_i_2__0_n_1 ,\X_1_d1_reg[17]_i_2__0_n_2 ,\X_1_d1_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(Mint_4),
        .S(\X_1_d1_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[5]_i_2__0 
       (.CI(Cin_1_d1_reg_i_4__0_n_0),
        .CO({\X_1_d1_reg[5]_i_2__0_n_0 ,\X_1_d1_reg[5]_i_2__0_n_1 ,\X_1_d1_reg[5]_i_2__0_n_2 ,\X_1_d1_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(Mint_1),
        .S(\X_1_d1_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[9]_i_2__0 
       (.CI(\X_1_d1_reg[5]_i_2__0_n_0 ),
        .CO({\X_1_d1_reg[9]_i_2__0_n_0 ,\X_1_d1_reg[9]_i_2__0_n_1 ,\X_1_d1_reg[9]_i_2__0_n_2 ,\X_1_d1_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(Mint_2),
        .S(\X_1_d1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "DSPBlock_7x24_F250_uid11" *) 
module design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11
   (Mint_0,
    Mint_1,
    X,
    CO);
  output [23:0]Mint_0;
  output [6:0]Mint_1;
  input [5:0]X;
  input [0:0]CO;

  wire [0:0]CO;
  wire Cin_1_d1_reg_i_5_n_2;
  wire Cin_1_d1_reg_i_5_n_3;
  wire [23:0]Mint_0;
  wire [6:0]Mint_1;
  wire [30:24]Mint__0;
  wire [5:0]X;
  wire \X_1_d1_reg[21]_i_2_n_0 ;
  wire \X_1_d1_reg[21]_i_2_n_1 ;
  wire \X_1_d1_reg[21]_i_2_n_2 ;
  wire \X_1_d1_reg[21]_i_2_n_3 ;
  wire [3:2]NLW_Cin_1_d1_reg_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_Cin_1_d1_reg_i_5_O_UNCONNECTED;
  wire NLW_Mint_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Mint_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Mint_OVERFLOW_UNCONNECTED;
  wire NLW_Mint_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Mint_PATTERNDETECT_UNCONNECTED;
  wire NLW_Mint_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Mint_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Mint_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Mint_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_Mint_P_UNCONNECTED;
  wire [47:0]NLW_Mint_PCOUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_5
       (.CI(\X_1_d1_reg[21]_i_2_n_0 ),
        .CO({NLW_Cin_1_d1_reg_i_5_CO_UNCONNECTED[3:2],Cin_1_d1_reg_i_5_n_2,Cin_1_d1_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Cin_1_d1_reg_i_5_O_UNCONNECTED[3],Mint_1[6:4]}),
        .S({1'b0,Mint__0[30:28]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Mint
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Mint_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,X}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Mint_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Mint_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Mint_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Mint_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Mint_OVERFLOW_UNCONNECTED),
        .P({NLW_Mint_P_UNCONNECTED[47:31],Mint__0,Mint_0}),
        .PATTERNBDETECT(NLW_Mint_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Mint_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Mint_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Mint_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[21]_i_2 
       (.CI(CO),
        .CO({\X_1_d1_reg[21]_i_2_n_0 ,\X_1_d1_reg[21]_i_2_n_1 ,\X_1_d1_reg[21]_i_2_n_2 ,\X_1_d1_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Mint_1[3:0]),
        .S(Mint__0[27:24]));
endmodule

(* ORIG_REF_NAME = "DSPBlock_7x24_F250_uid11" *) 
module design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8
   (Mint_0,
    Mint_1,
    O,
    Mint_2,
    CO);
  output [23:0]Mint_0;
  output [3:0]Mint_1;
  output [2:0]O;
  input [5:0]Mint_2;
  input [0:0]CO;

  wire [0:0]CO;
  wire Cin_1_d1_reg_i_5__0_n_2;
  wire Cin_1_d1_reg_i_5__0_n_3;
  wire [23:0]Mint_0;
  wire [3:0]Mint_1;
  wire [5:0]Mint_2;
  wire [30:24]Mint__0;
  wire [2:0]O;
  wire \X_1_d1_reg[21]_i_2__0_n_0 ;
  wire \X_1_d1_reg[21]_i_2__0_n_1 ;
  wire \X_1_d1_reg[21]_i_2__0_n_2 ;
  wire \X_1_d1_reg[21]_i_2__0_n_3 ;
  wire [3:2]NLW_Cin_1_d1_reg_i_5__0_CO_UNCONNECTED;
  wire [3:3]NLW_Cin_1_d1_reg_i_5__0_O_UNCONNECTED;
  wire NLW_Mint_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Mint_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Mint_OVERFLOW_UNCONNECTED;
  wire NLW_Mint_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Mint_PATTERNDETECT_UNCONNECTED;
  wire NLW_Mint_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Mint_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Mint_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Mint_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_Mint_P_UNCONNECTED;
  wire [47:0]NLW_Mint_PCOUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Cin_1_d1_reg_i_5__0
       (.CI(\X_1_d1_reg[21]_i_2__0_n_0 ),
        .CO({NLW_Cin_1_d1_reg_i_5__0_CO_UNCONNECTED[3:2],Cin_1_d1_reg_i_5__0_n_2,Cin_1_d1_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Cin_1_d1_reg_i_5__0_O_UNCONNECTED[3],O}),
        .S({1'b0,Mint__0[30:28]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Mint
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Mint_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Mint_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Mint_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Mint_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Mint_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Mint_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Mint_OVERFLOW_UNCONNECTED),
        .P({NLW_Mint_P_UNCONNECTED[47:31],Mint__0,Mint_0}),
        .PATTERNBDETECT(NLW_Mint_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Mint_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Mint_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Mint_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \X_1_d1_reg[21]_i_2__0 
       (.CI(CO),
        .CO({\X_1_d1_reg[21]_i_2__0_n_0 ,\X_1_d1_reg[21]_i_2__0_n_1 ,\X_1_d1_reg[21]_i_2__0_n_2 ,\X_1_d1_reg[21]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Mint_1),
        .S(Mint__0[27:24]));
endmodule

(* ORIG_REF_NAME = "Fix2FP_0_23_S_8_23_F250_uid2_LZOCS" *) 
module design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS
   (sozb_d1_reg_0,
    CO,
    \level3_d1_reg[1]_0 ,
    \level3_d1_reg[19]_0 ,
    sozb_d1_reg_1,
    \level3_d1_reg[2]_0 ,
    \level3_d1_reg[22]_0 ,
    \level3_d1_reg[3]_0 ,
    \level3_d1_reg[4]_0 ,
    \level3_d1_reg[5]_0 ,
    \level3_d1_reg[6]_0 ,
    \level3_d1_reg[7]_0 ,
    \level3_d1_reg[8]_0 ,
    \level3_d1_reg[9]_0 ,
    \level3_d1_reg[10]_0 ,
    \level3_d1_reg[11]_0 ,
    \level3_d1_reg[12]_0 ,
    \level3_d1_reg[13]_0 ,
    \level3_d1_reg[14]_0 ,
    \level3_d1_reg[15]_0 ,
    \level3_d1_reg[16]_0 ,
    \level3_d1_reg[17]_0 ,
    \level3_d1_reg[18]_0 ,
    \level3_d1_reg[19]_1 ,
    \level3_d1_reg[20]_0 ,
    \level3_d1_reg[21]_0 ,
    \level3_d1_reg[20]_1 ,
    X,
    convertedExponentAfterRounding,
    \X_1_d1_reg[31]_i_2_0 ,
    Q,
    sys_clk,
    count3_d1_reg_0,
    count4_d1_reg_0,
    S,
    tempConvert0,
    \level3_d1_reg[22]_1 ,
    \level3_d1_reg[7]_1 );
  output sozb_d1_reg_0;
  output [0:0]CO;
  output [1:0]\level3_d1_reg[1]_0 ;
  output \level3_d1_reg[19]_0 ;
  output sozb_d1_reg_1;
  output \level3_d1_reg[2]_0 ;
  output \level3_d1_reg[22]_0 ;
  output \level3_d1_reg[3]_0 ;
  output \level3_d1_reg[4]_0 ;
  output \level3_d1_reg[5]_0 ;
  output \level3_d1_reg[6]_0 ;
  output \level3_d1_reg[7]_0 ;
  output \level3_d1_reg[8]_0 ;
  output \level3_d1_reg[9]_0 ;
  output \level3_d1_reg[10]_0 ;
  output \level3_d1_reg[11]_0 ;
  output \level3_d1_reg[12]_0 ;
  output \level3_d1_reg[13]_0 ;
  output \level3_d1_reg[14]_0 ;
  output \level3_d1_reg[15]_0 ;
  output \level3_d1_reg[16]_0 ;
  output \level3_d1_reg[17]_0 ;
  output \level3_d1_reg[18]_0 ;
  output \level3_d1_reg[19]_1 ;
  output \level3_d1_reg[20]_0 ;
  output \level3_d1_reg[21]_0 ;
  output \level3_d1_reg[20]_1 ;
  output [21:0]X;
  output [7:0]convertedExponentAfterRounding;
  output [0:0]\X_1_d1_reg[31]_i_2_0 ;
  input [0:0]Q;
  input sys_clk;
  input count3_d1_reg_0;
  input [3:0]count4_d1_reg_0;
  input [1:0]S;
  input [22:0]tempConvert0;
  input [14:0]\level3_d1_reg[22]_1 ;
  input [7:0]\level3_d1_reg[7]_1 ;

  wire [0:0]CO;
  wire Mint_i_1__0_n_1;
  wire Mint_i_1__0_n_2;
  wire Mint_i_1__0_n_3;
  wire Mint_i_1_n_0;
  wire Mint_i_1_n_1;
  wire Mint_i_1_n_2;
  wire Mint_i_1_n_3;
  wire Mint_i_2__0_n_0;
  wire Mint_i_2__0_n_1;
  wire Mint_i_2__0_n_2;
  wire Mint_i_2__0_n_3;
  wire Mint_i_2_n_0;
  wire Mint_i_2_n_1;
  wire Mint_i_2_n_2;
  wire Mint_i_2_n_3;
  wire Mint_i_38_n_0;
  wire Mint_i_39_n_0;
  wire Mint_i_3_n_0;
  wire Mint_i_3_n_1;
  wire Mint_i_3_n_2;
  wire Mint_i_3_n_3;
  wire Mint_i_4_n_0;
  wire Mint_i_4_n_1;
  wire Mint_i_4_n_2;
  wire Mint_i_4_n_3;
  wire [0:0]Q;
  wire [1:0]S;
  wire [21:0]X;
  wire \X_1_d1[27]_i_4_n_0 ;
  wire \X_1_d1[27]_i_6_n_0 ;
  wire \X_1_d1[31]_i_6_n_0 ;
  wire \X_1_d1_reg[27]_i_2_n_0 ;
  wire \X_1_d1_reg[27]_i_2_n_1 ;
  wire \X_1_d1_reg[27]_i_2_n_2 ;
  wire \X_1_d1_reg[27]_i_2_n_3 ;
  wire [0:0]\X_1_d1_reg[31]_i_2_0 ;
  wire \X_1_d1_reg[31]_i_2_n_0 ;
  wire \X_1_d1_reg[31]_i_2_n_1 ;
  wire \X_1_d1_reg[31]_i_2_n_2 ;
  wire \X_1_d1_reg[31]_i_2_n_3 ;
  wire [28:24]X__0;
  wire [7:0]convertedExponentAfterRounding;
  wire [7:7]convertedExponentBit;
  wire count3_d1;
  wire count3_d1_reg_0;
  wire count4_d1;
  wire [3:0]count4_d1_reg_0;
  wire eqOp_carry__0_n_3;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire [22:2]level3_d1;
  wire \level3_d1_reg[10]_0 ;
  wire \level3_d1_reg[11]_0 ;
  wire \level3_d1_reg[12]_0 ;
  wire \level3_d1_reg[13]_0 ;
  wire \level3_d1_reg[14]_0 ;
  wire \level3_d1_reg[15]_0 ;
  wire \level3_d1_reg[16]_0 ;
  wire \level3_d1_reg[17]_0 ;
  wire \level3_d1_reg[18]_0 ;
  wire \level3_d1_reg[19]_0 ;
  wire \level3_d1_reg[19]_1 ;
  wire [1:0]\level3_d1_reg[1]_0 ;
  wire \level3_d1_reg[20]_0 ;
  wire \level3_d1_reg[20]_1 ;
  wire \level3_d1_reg[21]_0 ;
  wire \level3_d1_reg[22]_0 ;
  wire [14:0]\level3_d1_reg[22]_1 ;
  wire \level3_d1_reg[2]_0 ;
  wire \level3_d1_reg[3]_0 ;
  wire \level3_d1_reg[4]_0 ;
  wire \level3_d1_reg[5]_0 ;
  wire \level3_d1_reg[6]_0 ;
  wire \level3_d1_reg[7]_0 ;
  wire [7:0]\level3_d1_reg[7]_1 ;
  wire \level3_d1_reg[8]_0 ;
  wire \level3_d1_reg[9]_0 ;
  wire sozb_d1_reg_0;
  wire sozb_d1_reg_1;
  wire sys_clk;
  wire [22:0]tempConvert0;
  wire [3:3]NLW_Mint_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_Mint_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:1]\NLW_exc_d1_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exc_d1_reg[1]_i_2_O_UNCONNECTED ;

  CARRY4 Mint_i_1
       (.CI(Mint_i_2_n_0),
        .CO({Mint_i_1_n_0,Mint_i_1_n_1,Mint_i_1_n_2,Mint_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(X[15:12]),
        .S(tempConvert0[15:12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_10
       (.I0(level3_d1[21]),
        .I1(level3_d1[17]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[19]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[15]),
        .O(\level3_d1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h47000000FFFFFF47)) 
    Mint_i_11
       (.I0(level3_d1[20]),
        .I1(\level3_d1_reg[19]_0 ),
        .I2(level3_d1[16]),
        .I3(Mint_i_39_n_0),
        .I4(sozb_d1_reg_0),
        .I5(Mint_i_38_n_0),
        .O(\level3_d1_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_12
       (.I0(level3_d1[20]),
        .I1(level3_d1[16]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[18]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[14]),
        .O(\level3_d1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_13
       (.I0(level3_d1[19]),
        .I1(level3_d1[15]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[17]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[13]),
        .O(\level3_d1_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_14
       (.I0(level3_d1[18]),
        .I1(level3_d1[14]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[16]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[12]),
        .O(\level3_d1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_15
       (.I0(level3_d1[17]),
        .I1(level3_d1[13]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[15]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[11]),
        .O(\level3_d1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_16
       (.I0(level3_d1[16]),
        .I1(level3_d1[12]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[14]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[10]),
        .O(\level3_d1_reg[16]_0 ));
  CARRY4 Mint_i_1__0
       (.CI(Mint_i_2__0_n_0),
        .CO({NLW_Mint_i_1__0_CO_UNCONNECTED[3],Mint_i_1__0_n_1,Mint_i_1__0_n_2,Mint_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Mint_i_1__0_O_UNCONNECTED[3:2],X[21:20]}),
        .S({1'b0,tempConvert0[22:20]}));
  CARRY4 Mint_i_2
       (.CI(Mint_i_3_n_0),
        .CO({Mint_i_2_n_0,Mint_i_2_n_1,Mint_i_2_n_2,Mint_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(X[11:8]),
        .S(tempConvert0[11:8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_21
       (.I0(level3_d1[14]),
        .I1(level3_d1[10]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[12]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[8]),
        .O(\level3_d1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h676767E6E6E667E6)) 
    Mint_i_22
       (.I0(Mint_i_38_n_0),
        .I1(sozb_d1_reg_0),
        .I2(Mint_i_39_n_0),
        .I3(level3_d1[16]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[20]),
        .O(sozb_d1_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_23
       (.I0(level3_d1[15]),
        .I1(level3_d1[11]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[13]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[9]),
        .O(\level3_d1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_24
       (.I0(level3_d1[13]),
        .I1(level3_d1[9]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[11]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[7]),
        .O(\level3_d1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_25
       (.I0(level3_d1[12]),
        .I1(level3_d1[8]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[10]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[6]),
        .O(\level3_d1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_26
       (.I0(level3_d1[11]),
        .I1(level3_d1[7]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[9]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[5]),
        .O(\level3_d1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_27
       (.I0(level3_d1[10]),
        .I1(level3_d1[6]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[8]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[4]),
        .O(\level3_d1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_28
       (.I0(level3_d1[9]),
        .I1(level3_d1[5]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[7]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[3]),
        .O(\level3_d1_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_29
       (.I0(level3_d1[8]),
        .I1(level3_d1[4]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[6]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(level3_d1[2]),
        .O(\level3_d1_reg[8]_0 ));
  CARRY4 Mint_i_2__0
       (.CI(Mint_i_1_n_0),
        .CO({Mint_i_2__0_n_0,Mint_i_2__0_n_1,Mint_i_2__0_n_2,Mint_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(X[19:16]),
        .S(tempConvert0[19:16]));
  CARRY4 Mint_i_3
       (.CI(Mint_i_4_n_0),
        .CO({Mint_i_3_n_0,Mint_i_3_n_1,Mint_i_3_n_2,Mint_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(X[7:4]),
        .S(tempConvert0[7:4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_30
       (.I0(level3_d1[7]),
        .I1(level3_d1[3]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[5]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(\level3_d1_reg[1]_0 [1]),
        .O(\level3_d1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Mint_i_31
       (.I0(level3_d1[6]),
        .I1(level3_d1[2]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[4]),
        .I4(\level3_d1_reg[19]_0 ),
        .I5(\level3_d1_reg[1]_0 [0]),
        .O(\level3_d1_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    Mint_i_32
       (.I0(level3_d1[5]),
        .I1(\level3_d1_reg[1]_0 [1]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[3]),
        .I4(\level3_d1_reg[19]_0 ),
        .O(\level3_d1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    Mint_i_33
       (.I0(level3_d1[4]),
        .I1(\level3_d1_reg[1]_0 [0]),
        .I2(\level3_d1_reg[22]_0 ),
        .I3(level3_d1[2]),
        .I4(\level3_d1_reg[19]_0 ),
        .O(\level3_d1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    Mint_i_34
       (.I0(level3_d1[3]),
        .I1(\level3_d1_reg[22]_0 ),
        .I2(\level3_d1_reg[1]_0 [1]),
        .I3(\level3_d1_reg[19]_0 ),
        .O(\level3_d1_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    Mint_i_35
       (.I0(level3_d1[2]),
        .I1(\level3_d1_reg[22]_0 ),
        .I2(\level3_d1_reg[1]_0 [0]),
        .I3(\level3_d1_reg[19]_0 ),
        .O(\level3_d1_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    Mint_i_36
       (.I0(level3_d1[19]),
        .I1(level3_d1[21]),
        .I2(level3_d1[20]),
        .I3(sozb_d1_reg_0),
        .I4(level3_d1[22]),
        .O(\level3_d1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    Mint_i_37
       (.I0(level3_d1[22]),
        .I1(level3_d1[18]),
        .I2(level3_d1[21]),
        .I3(\level3_d1_reg[19]_0 ),
        .I4(level3_d1[17]),
        .I5(sozb_d1_reg_0),
        .O(\level3_d1_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFF00017FFF0000)) 
    Mint_i_38
       (.I0(level3_d1[19]),
        .I1(level3_d1[21]),
        .I2(level3_d1[20]),
        .I3(sozb_d1_reg_0),
        .I4(level3_d1[22]),
        .I5(level3_d1[18]),
        .O(Mint_i_38_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCD4CCCCCCC)) 
    Mint_i_39
       (.I0(level3_d1[19]),
        .I1(level3_d1[21]),
        .I2(level3_d1[20]),
        .I3(sozb_d1_reg_0),
        .I4(level3_d1[22]),
        .I5(level3_d1[17]),
        .O(Mint_i_39_n_0));
  CARRY4 Mint_i_4
       (.CI(1'b0),
        .CO({Mint_i_4_n_0,Mint_i_4_n_1,Mint_i_4_n_2,Mint_i_4_n_3}),
        .CYINIT(sozb_d1_reg_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(X[3:0]),
        .S(tempConvert0[3:0]));
  LUT3 #(
    .INIT(8'hE1)) 
    \X_1_d1[27]_i_3 
       (.I0(\level3_d1_reg[22]_0 ),
        .I1(\level3_d1_reg[19]_0 ),
        .I2(count3_d1),
        .O(X__0[26]));
  LUT6 #(
    .INIT(64'h58F851F1F8A8F1A1)) 
    \X_1_d1[27]_i_4 
       (.I0(sozb_d1_reg_0),
        .I1(level3_d1[17]),
        .I2(\level3_d1_reg[19]_0 ),
        .I3(level3_d1[21]),
        .I4(level3_d1[18]),
        .I5(level3_d1[22]),
        .O(\X_1_d1[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    \X_1_d1[27]_i_5 
       (.I0(sozb_d1_reg_0),
        .I1(level3_d1[17]),
        .I2(\level3_d1_reg[19]_0 ),
        .I3(level3_d1[21]),
        .I4(level3_d1[18]),
        .I5(level3_d1[22]),
        .O(X__0[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[27]_i_6 
       (.I0(sozb_d1_reg_1),
        .I1(Mint_i_1__0_n_1),
        .O(\X_1_d1[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \X_1_d1[31]_i_4 
       (.I0(\level3_d1_reg[19]_0 ),
        .I1(\level3_d1_reg[22]_0 ),
        .I2(count3_d1),
        .I3(count4_d1),
        .O(convertedExponentBit));
  LUT4 #(
    .INIT(16'hF010)) 
    \X_1_d1[31]_i_5 
       (.I0(\level3_d1_reg[22]_0 ),
        .I1(\level3_d1_reg[19]_0 ),
        .I2(count4_d1),
        .I3(count3_d1),
        .O(X__0[28]));
  LUT4 #(
    .INIT(16'hF010)) 
    \X_1_d1[31]_i_6 
       (.I0(\level3_d1_reg[22]_0 ),
        .I1(\level3_d1_reg[19]_0 ),
        .I2(count4_d1),
        .I3(count3_d1),
        .O(\X_1_d1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \X_1_d1[31]_i_7 
       (.I0(\level3_d1_reg[19]_0 ),
        .I1(\level3_d1_reg[22]_0 ),
        .I2(count3_d1),
        .I3(count4_d1),
        .O(X__0[27]));
  CARRY4 \X_1_d1_reg[27]_i_2 
       (.CI(1'b0),
        .CO({\X_1_d1_reg[27]_i_2_n_0 ,\X_1_d1_reg[27]_i_2_n_1 ,\X_1_d1_reg[27]_i_2_n_2 ,\X_1_d1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sozb_d1_reg_1}),
        .O(convertedExponentAfterRounding[3:0]),
        .S({X__0[26],\X_1_d1[27]_i_4_n_0 ,X__0[24],\X_1_d1[27]_i_6_n_0 }));
  CARRY4 \X_1_d1_reg[31]_i_2 
       (.CI(\X_1_d1_reg[27]_i_2_n_0 ),
        .CO({\X_1_d1_reg[31]_i_2_n_0 ,\X_1_d1_reg[31]_i_2_n_1 ,\X_1_d1_reg[31]_i_2_n_2 ,\X_1_d1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(convertedExponentAfterRounding[7:4]),
        .S({convertedExponentBit,X__0[28],\X_1_d1[31]_i_6_n_0 ,X__0[27]}));
  FDRE count3_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(count3_d1_reg_0),
        .Q(count3_d1),
        .R(1'b0));
  FDRE count4_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(CO),
        .Q(count4_d1),
        .R(1'b0));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S(count4_d1_reg_0));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:2],CO,eqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S}));
  CARRY4 \exc_d1_reg[1]_i_2 
       (.CI(\X_1_d1_reg[31]_i_2_n_0 ),
        .CO({\NLW_exc_d1_reg[1]_i_2_CO_UNCONNECTED [3:1],\X_1_d1_reg[31]_i_2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exc_d1_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \level3_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [0]),
        .Q(\level3_d1_reg[1]_0 [0]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [2]),
        .Q(level3_d1[10]),
        .R(1'b0));
  FDRE \level3_d1_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [3]),
        .Q(level3_d1[11]),
        .R(1'b0));
  FDRE \level3_d1_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [4]),
        .Q(level3_d1[12]),
        .R(1'b0));
  FDRE \level3_d1_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [5]),
        .Q(level3_d1[13]),
        .R(1'b0));
  FDRE \level3_d1_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [6]),
        .Q(level3_d1[14]),
        .R(1'b0));
  FDRE \level3_d1_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [7]),
        .Q(level3_d1[15]),
        .R(1'b0));
  FDRE \level3_d1_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [8]),
        .Q(level3_d1[16]),
        .R(1'b0));
  FDRE \level3_d1_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [9]),
        .Q(level3_d1[17]),
        .R(1'b0));
  FDRE \level3_d1_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [10]),
        .Q(level3_d1[18]),
        .R(1'b0));
  FDRE \level3_d1_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [11]),
        .Q(level3_d1[19]),
        .R(1'b0));
  FDRE \level3_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [1]),
        .Q(\level3_d1_reg[1]_0 [1]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [12]),
        .Q(level3_d1[20]),
        .R(1'b0));
  FDRE \level3_d1_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [13]),
        .Q(level3_d1[21]),
        .R(1'b0));
  FDRE \level3_d1_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [14]),
        .Q(level3_d1[22]),
        .R(1'b0));
  FDRE \level3_d1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [2]),
        .Q(level3_d1[2]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [3]),
        .Q(level3_d1[3]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [4]),
        .Q(level3_d1[4]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [5]),
        .Q(level3_d1[5]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [6]),
        .Q(level3_d1[6]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[7]_1 [7]),
        .Q(level3_d1[7]),
        .R(count3_d1_reg_0));
  FDRE \level3_d1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [0]),
        .Q(level3_d1[8]),
        .R(1'b0));
  FDRE \level3_d1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\level3_d1_reg[22]_1 [1]),
        .Q(level3_d1[9]),
        .R(1'b0));
  FDRE sozb_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(Q),
        .Q(sozb_d1_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Fix2FP_0_23_S_8_23_F250_uid2zeroD" *) 
module design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD
   (O,
    Q,
    plusOp_carry__0_0,
    plusOp_carry__1_0,
    plusOp_carry__2_0,
    plusOp_carry__3_0,
    plusOp_carry__4_0,
    zeroInput_d1_reg);
  output [0:0]O;
  input [22:0]Q;
  input [3:0]plusOp_carry__0_0;
  input [3:0]plusOp_carry__1_0;
  input [3:0]plusOp_carry__2_0;
  input [3:0]plusOp_carry__3_0;
  input [3:0]plusOp_carry__4_0;
  input [2:0]zeroInput_d1_reg;

  wire [0:0]O;
  wire [22:0]Q;
  wire [3:0]plusOp_carry__0_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire [3:0]plusOp_carry__1_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire [3:0]plusOp_carry__2_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire [3:0]plusOp_carry__3_0;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire [3:0]plusOp_carry__4_0;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire [2:0]zeroInput_d1_reg;
  wire [3:0]NLW_plusOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(NLW_plusOp_carry_O_UNCONNECTED[3:0]),
        .S(plusOp_carry__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(NLW_plusOp_carry__0_O_UNCONNECTED[3:0]),
        .S(plusOp_carry__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(NLW_plusOp_carry__1_O_UNCONNECTED[3:0]),
        .S(plusOp_carry__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(NLW_plusOp_carry__2_O_UNCONNECTED[3:0]),
        .S(plusOp_carry__3_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(NLW_plusOp_carry__3_O_UNCONNECTED[3:0]),
        .S(plusOp_carry__4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({NLW_plusOp_carry__4_CO_UNCONNECTED[3:2],plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[22:21]}),
        .O({NLW_plusOp_carry__4_O_UNCONNECTED[3],O,NLW_plusOp_carry__4_O_UNCONNECTED[1:0]}),
        .S({1'b0,zeroInput_d1_reg}));
endmodule

(* ORIG_REF_NAME = "IntAdder_32_F250_uid14" *) 
module design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14
   (S,
    Mint,
    Mint_0,
    Mint_1,
    Mint_2,
    Mint_3,
    P,
    \X_1_d1_reg[17]_i_2 );
  output [3:0]S;
  output [3:0]Mint;
  output [3:0]Mint_0;
  output [3:0]Mint_1;
  output [3:0]Mint_2;
  output [3:0]Mint_3;
  input [23:0]P;
  input [23:0]\X_1_d1_reg[17]_i_2 ;

  wire [3:0]Mint;
  wire [3:0]Mint_0;
  wire [3:0]Mint_1;
  wire [3:0]Mint_2;
  wire [3:0]Mint_3;
  wire [23:0]P;
  wire [3:0]S;
  wire [23:0]\X_1_d1_reg[17]_i_2 ;

  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_10
       (.I0(P[7]),
        .I1(\X_1_d1_reg[17]_i_2 [7]),
        .O(Mint[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_11
       (.I0(P[6]),
        .I1(\X_1_d1_reg[17]_i_2 [6]),
        .O(Mint[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_12
       (.I0(P[5]),
        .I1(\X_1_d1_reg[17]_i_2 [5]),
        .O(Mint[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_13
       (.I0(P[4]),
        .I1(\X_1_d1_reg[17]_i_2 [4]),
        .O(Mint[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_14
       (.I0(P[3]),
        .I1(\X_1_d1_reg[17]_i_2 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_15
       (.I0(P[2]),
        .I1(\X_1_d1_reg[17]_i_2 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_16
       (.I0(P[1]),
        .I1(\X_1_d1_reg[17]_i_2 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_17
       (.I0(P[0]),
        .I1(\X_1_d1_reg[17]_i_2 [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_3 
       (.I0(P[19]),
        .I1(\X_1_d1_reg[17]_i_2 [19]),
        .O(Mint_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_4 
       (.I0(P[18]),
        .I1(\X_1_d1_reg[17]_i_2 [18]),
        .O(Mint_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_5 
       (.I0(P[17]),
        .I1(\X_1_d1_reg[17]_i_2 [17]),
        .O(Mint_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_6 
       (.I0(P[16]),
        .I1(\X_1_d1_reg[17]_i_2 [16]),
        .O(Mint_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_3 
       (.I0(P[23]),
        .I1(\X_1_d1_reg[17]_i_2 [23]),
        .O(Mint_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_4 
       (.I0(P[22]),
        .I1(\X_1_d1_reg[17]_i_2 [22]),
        .O(Mint_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_5 
       (.I0(P[21]),
        .I1(\X_1_d1_reg[17]_i_2 [21]),
        .O(Mint_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_6 
       (.I0(P[20]),
        .I1(\X_1_d1_reg[17]_i_2 [20]),
        .O(Mint_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_3 
       (.I0(P[11]),
        .I1(\X_1_d1_reg[17]_i_2 [11]),
        .O(Mint_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_4 
       (.I0(P[10]),
        .I1(\X_1_d1_reg[17]_i_2 [10]),
        .O(Mint_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_5 
       (.I0(P[9]),
        .I1(\X_1_d1_reg[17]_i_2 [9]),
        .O(Mint_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_6 
       (.I0(P[8]),
        .I1(\X_1_d1_reg[17]_i_2 [8]),
        .O(Mint_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_3 
       (.I0(P[15]),
        .I1(\X_1_d1_reg[17]_i_2 [15]),
        .O(Mint_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_4 
       (.I0(P[14]),
        .I1(\X_1_d1_reg[17]_i_2 [14]),
        .O(Mint_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_5 
       (.I0(P[13]),
        .I1(\X_1_d1_reg[17]_i_2 [13]),
        .O(Mint_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_6 
       (.I0(P[12]),
        .I1(\X_1_d1_reg[17]_i_2 [12]),
        .O(Mint_1[0]));
endmodule

(* ORIG_REF_NAME = "IntAdder_32_F250_uid14" *) 
module design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6
   (S,
    Mint,
    Mint_0,
    Mint_1,
    Mint_2,
    Mint_3,
    P,
    \X_1_d1_reg[17]_i_2__0 );
  output [3:0]S;
  output [3:0]Mint;
  output [3:0]Mint_0;
  output [3:0]Mint_1;
  output [3:0]Mint_2;
  output [3:0]Mint_3;
  input [23:0]P;
  input [23:0]\X_1_d1_reg[17]_i_2__0 ;

  wire [3:0]Mint;
  wire [3:0]Mint_0;
  wire [3:0]Mint_1;
  wire [3:0]Mint_2;
  wire [3:0]Mint_3;
  wire [23:0]P;
  wire [3:0]S;
  wire [23:0]\X_1_d1_reg[17]_i_2__0 ;

  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_10
       (.I0(P[7]),
        .I1(\X_1_d1_reg[17]_i_2__0 [7]),
        .O(Mint[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_11
       (.I0(P[6]),
        .I1(\X_1_d1_reg[17]_i_2__0 [6]),
        .O(Mint[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_12
       (.I0(P[5]),
        .I1(\X_1_d1_reg[17]_i_2__0 [5]),
        .O(Mint[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_13
       (.I0(P[4]),
        .I1(\X_1_d1_reg[17]_i_2__0 [4]),
        .O(Mint[0]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_14
       (.I0(P[3]),
        .I1(\X_1_d1_reg[17]_i_2__0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_15
       (.I0(P[2]),
        .I1(\X_1_d1_reg[17]_i_2__0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_16
       (.I0(P[1]),
        .I1(\X_1_d1_reg[17]_i_2__0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    Cin_1_d1_i_17
       (.I0(P[0]),
        .I1(\X_1_d1_reg[17]_i_2__0 [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_3 
       (.I0(P[19]),
        .I1(\X_1_d1_reg[17]_i_2__0 [19]),
        .O(Mint_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_4 
       (.I0(P[18]),
        .I1(\X_1_d1_reg[17]_i_2__0 [18]),
        .O(Mint_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_5 
       (.I0(P[17]),
        .I1(\X_1_d1_reg[17]_i_2__0 [17]),
        .O(Mint_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[13]_i_6 
       (.I0(P[16]),
        .I1(\X_1_d1_reg[17]_i_2__0 [16]),
        .O(Mint_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_3 
       (.I0(P[23]),
        .I1(\X_1_d1_reg[17]_i_2__0 [23]),
        .O(Mint_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_4 
       (.I0(P[22]),
        .I1(\X_1_d1_reg[17]_i_2__0 [22]),
        .O(Mint_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_5 
       (.I0(P[21]),
        .I1(\X_1_d1_reg[17]_i_2__0 [21]),
        .O(Mint_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[17]_i_6 
       (.I0(P[20]),
        .I1(\X_1_d1_reg[17]_i_2__0 [20]),
        .O(Mint_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_3 
       (.I0(P[11]),
        .I1(\X_1_d1_reg[17]_i_2__0 [11]),
        .O(Mint_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_4 
       (.I0(P[10]),
        .I1(\X_1_d1_reg[17]_i_2__0 [10]),
        .O(Mint_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_5 
       (.I0(P[9]),
        .I1(\X_1_d1_reg[17]_i_2__0 [9]),
        .O(Mint_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[5]_i_6 
       (.I0(P[8]),
        .I1(\X_1_d1_reg[17]_i_2__0 [8]),
        .O(Mint_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_3 
       (.I0(P[15]),
        .I1(\X_1_d1_reg[17]_i_2__0 [15]),
        .O(Mint_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_4 
       (.I0(P[14]),
        .I1(\X_1_d1_reg[17]_i_2__0 [14]),
        .O(Mint_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_5 
       (.I0(P[13]),
        .I1(\X_1_d1_reg[17]_i_2__0 [13]),
        .O(Mint_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[9]_i_6 
       (.I0(P[12]),
        .I1(\X_1_d1_reg[17]_i_2__0 [12]),
        .O(Mint_1[0]));
endmodule

(* ORIG_REF_NAME = "IntAdder_33_F250_uid17" *) 
module design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17
   (D,
    O,
    \X_1_d1_reg[31]_0 ,
    Cin,
    sys_clk,
    convertedExponentAfterRounding,
    sigProd);
  output [30:0]D;
  output [0:0]O;
  output [0:0]\X_1_d1_reg[31]_0 ;
  input Cin;
  input sys_clk;
  input [7:0]convertedExponentAfterRounding;
  input [24:0]sigProd;

  wire Cin;
  wire Cin_1_d1;
  wire [30:0]D;
  wire [0:0]O;
  wire [31:0]X_1_d1;
  wire \X_1_d1[10]_i_1_n_0 ;
  wire \X_1_d1[11]_i_1_n_0 ;
  wire \X_1_d1[12]_i_1_n_0 ;
  wire \X_1_d1[13]_i_1_n_0 ;
  wire \X_1_d1[14]_i_1_n_0 ;
  wire \X_1_d1[15]_i_1_n_0 ;
  wire \X_1_d1[16]_i_1_n_0 ;
  wire \X_1_d1[17]_i_1_n_0 ;
  wire \X_1_d1[18]_i_1_n_0 ;
  wire \X_1_d1[19]_i_1_n_0 ;
  wire \X_1_d1[1]_i_1_n_0 ;
  wire \X_1_d1[20]_i_1_n_0 ;
  wire \X_1_d1[21]_i_1_n_0 ;
  wire \X_1_d1[22]_i_1_n_0 ;
  wire \X_1_d1[23]_i_1_n_0 ;
  wire \X_1_d1[24]_i_1_n_0 ;
  wire \X_1_d1[25]_i_1_n_0 ;
  wire \X_1_d1[26]_i_1__0_n_0 ;
  wire \X_1_d1[27]_i_1_n_0 ;
  wire \X_1_d1[28]_i_1__0_n_0 ;
  wire \X_1_d1[29]_i_1_n_0 ;
  wire \X_1_d1[2]_i_1_n_0 ;
  wire \X_1_d1[30]_i_1_n_0 ;
  wire \X_1_d1[31]_i_1_n_0 ;
  wire \X_1_d1[31]_i_3_n_0 ;
  wire \X_1_d1[3]_i_1_n_0 ;
  wire \X_1_d1[4]_i_1_n_0 ;
  wire \X_1_d1[5]_i_1_n_0 ;
  wire \X_1_d1[6]_i_1_n_0 ;
  wire \X_1_d1[7]_i_1_n_0 ;
  wire \X_1_d1[8]_i_1_n_0 ;
  wire \X_1_d1[9]_i_1_n_0 ;
  wire [0:0]\X_1_d1_reg[31]_0 ;
  wire [7:0]convertedExponentAfterRounding;
  wire \local_storage[3]_i_2_n_0 ;
  wire \local_storage_reg[11]_i_1_n_0 ;
  wire \local_storage_reg[11]_i_1_n_1 ;
  wire \local_storage_reg[11]_i_1_n_2 ;
  wire \local_storage_reg[11]_i_1_n_3 ;
  wire \local_storage_reg[15]_i_1_n_0 ;
  wire \local_storage_reg[15]_i_1_n_1 ;
  wire \local_storage_reg[15]_i_1_n_2 ;
  wire \local_storage_reg[15]_i_1_n_3 ;
  wire \local_storage_reg[19]_i_1_n_0 ;
  wire \local_storage_reg[19]_i_1_n_1 ;
  wire \local_storage_reg[19]_i_1_n_2 ;
  wire \local_storage_reg[19]_i_1_n_3 ;
  wire \local_storage_reg[23]_i_1_n_0 ;
  wire \local_storage_reg[23]_i_1_n_1 ;
  wire \local_storage_reg[23]_i_1_n_2 ;
  wire \local_storage_reg[23]_i_1_n_3 ;
  wire \local_storage_reg[27]_i_1_n_0 ;
  wire \local_storage_reg[27]_i_1_n_1 ;
  wire \local_storage_reg[27]_i_1_n_2 ;
  wire \local_storage_reg[27]_i_1_n_3 ;
  wire \local_storage_reg[30]_i_1_n_0 ;
  wire \local_storage_reg[30]_i_1_n_1 ;
  wire \local_storage_reg[30]_i_1_n_2 ;
  wire \local_storage_reg[30]_i_1_n_3 ;
  wire \local_storage_reg[3]_i_1_n_0 ;
  wire \local_storage_reg[3]_i_1_n_1 ;
  wire \local_storage_reg[3]_i_1_n_2 ;
  wire \local_storage_reg[3]_i_1_n_3 ;
  wire \local_storage_reg[7]_i_1_n_0 ;
  wire \local_storage_reg[7]_i_1_n_1 ;
  wire \local_storage_reg[7]_i_1_n_2 ;
  wire \local_storage_reg[7]_i_1_n_3 ;
  wire p_0_in;
  wire [24:0]sigProd;
  wire sys_clk;
  wire [3:0]\NLW_local_storage_reg[33]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_local_storage_reg[33]_i_3_O_UNCONNECTED ;

  FDRE Cin_1_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(Cin),
        .Q(Cin_1_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[0]_i_1 
       (.I0(sigProd[1]),
        .I1(sigProd[24]),
        .I2(sigProd[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[10]_i_1 
       (.I0(sigProd[11]),
        .I1(sigProd[24]),
        .I2(sigProd[10]),
        .O(\X_1_d1[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[11]_i_1 
       (.I0(sigProd[12]),
        .I1(sigProd[24]),
        .I2(sigProd[11]),
        .O(\X_1_d1[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[12]_i_1 
       (.I0(sigProd[13]),
        .I1(sigProd[24]),
        .I2(sigProd[12]),
        .O(\X_1_d1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[13]_i_1 
       (.I0(sigProd[14]),
        .I1(sigProd[24]),
        .I2(sigProd[13]),
        .O(\X_1_d1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[14]_i_1 
       (.I0(sigProd[15]),
        .I1(sigProd[24]),
        .I2(sigProd[14]),
        .O(\X_1_d1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[15]_i_1 
       (.I0(sigProd[16]),
        .I1(sigProd[24]),
        .I2(sigProd[15]),
        .O(\X_1_d1[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[16]_i_1 
       (.I0(sigProd[17]),
        .I1(sigProd[24]),
        .I2(sigProd[16]),
        .O(\X_1_d1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[17]_i_1 
       (.I0(sigProd[18]),
        .I1(sigProd[24]),
        .I2(sigProd[17]),
        .O(\X_1_d1[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[18]_i_1 
       (.I0(sigProd[19]),
        .I1(sigProd[24]),
        .I2(sigProd[18]),
        .O(\X_1_d1[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[19]_i_1 
       (.I0(sigProd[20]),
        .I1(sigProd[24]),
        .I2(sigProd[19]),
        .O(\X_1_d1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[1]_i_1 
       (.I0(sigProd[2]),
        .I1(sigProd[24]),
        .I2(sigProd[1]),
        .O(\X_1_d1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[20]_i_1 
       (.I0(sigProd[21]),
        .I1(sigProd[24]),
        .I2(sigProd[20]),
        .O(\X_1_d1[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[21]_i_1 
       (.I0(sigProd[22]),
        .I1(sigProd[24]),
        .I2(sigProd[21]),
        .O(\X_1_d1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[22]_i_1 
       (.I0(sigProd[23]),
        .I1(sigProd[24]),
        .I2(sigProd[22]),
        .O(\X_1_d1[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \X_1_d1[23]_i_1 
       (.I0(convertedExponentAfterRounding[0]),
        .I1(sigProd[24]),
        .O(\X_1_d1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \X_1_d1[24]_i_1 
       (.I0(convertedExponentAfterRounding[1]),
        .I1(sigProd[24]),
        .I2(convertedExponentAfterRounding[0]),
        .O(\X_1_d1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \X_1_d1[25]_i_1 
       (.I0(convertedExponentAfterRounding[2]),
        .I1(sigProd[24]),
        .I2(convertedExponentAfterRounding[0]),
        .I3(convertedExponentAfterRounding[1]),
        .O(\X_1_d1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h99955555)) 
    \X_1_d1[26]_i_1__0 
       (.I0(convertedExponentAfterRounding[3]),
        .I1(convertedExponentAfterRounding[1]),
        .I2(convertedExponentAfterRounding[0]),
        .I3(sigProd[24]),
        .I4(convertedExponentAfterRounding[2]),
        .O(\X_1_d1[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5656566666666666)) 
    \X_1_d1[27]_i_1 
       (.I0(convertedExponentAfterRounding[4]),
        .I1(convertedExponentAfterRounding[3]),
        .I2(convertedExponentAfterRounding[1]),
        .I3(convertedExponentAfterRounding[0]),
        .I4(sigProd[24]),
        .I5(convertedExponentAfterRounding[2]),
        .O(\X_1_d1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \X_1_d1[28]_i_1__0 
       (.I0(convertedExponentAfterRounding[5]),
        .I1(\X_1_d1[31]_i_3_n_0 ),
        .O(\X_1_d1[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \X_1_d1[29]_i_1 
       (.I0(convertedExponentAfterRounding[6]),
        .I1(\X_1_d1[31]_i_3_n_0 ),
        .I2(convertedExponentAfterRounding[5]),
        .O(\X_1_d1[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[2]_i_1 
       (.I0(sigProd[3]),
        .I1(sigProd[24]),
        .I2(sigProd[2]),
        .O(\X_1_d1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \X_1_d1[30]_i_1 
       (.I0(convertedExponentAfterRounding[7]),
        .I1(convertedExponentAfterRounding[6]),
        .I2(convertedExponentAfterRounding[5]),
        .I3(\X_1_d1[31]_i_3_n_0 ),
        .O(\X_1_d1[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \X_1_d1[31]_i_1 
       (.I0(convertedExponentAfterRounding[6]),
        .I1(convertedExponentAfterRounding[5]),
        .I2(\X_1_d1[31]_i_3_n_0 ),
        .I3(convertedExponentAfterRounding[7]),
        .O(\X_1_d1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800000)) 
    \X_1_d1[31]_i_3 
       (.I0(convertedExponentAfterRounding[4]),
        .I1(convertedExponentAfterRounding[2]),
        .I2(sigProd[24]),
        .I3(convertedExponentAfterRounding[0]),
        .I4(convertedExponentAfterRounding[1]),
        .I5(convertedExponentAfterRounding[3]),
        .O(\X_1_d1[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[3]_i_1 
       (.I0(sigProd[4]),
        .I1(sigProd[24]),
        .I2(sigProd[3]),
        .O(\X_1_d1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[4]_i_1 
       (.I0(sigProd[5]),
        .I1(sigProd[24]),
        .I2(sigProd[4]),
        .O(\X_1_d1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[5]_i_1 
       (.I0(sigProd[6]),
        .I1(sigProd[24]),
        .I2(sigProd[5]),
        .O(\X_1_d1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[6]_i_1 
       (.I0(sigProd[7]),
        .I1(sigProd[24]),
        .I2(sigProd[6]),
        .O(\X_1_d1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[7]_i_1 
       (.I0(sigProd[8]),
        .I1(sigProd[24]),
        .I2(sigProd[7]),
        .O(\X_1_d1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[8]_i_1 
       (.I0(sigProd[9]),
        .I1(sigProd[24]),
        .I2(sigProd[8]),
        .O(\X_1_d1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[9]_i_1 
       (.I0(sigProd[10]),
        .I1(sigProd[24]),
        .I2(sigProd[9]),
        .O(\X_1_d1[9]_i_1_n_0 ));
  FDRE \X_1_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(X_1_d1[0]),
        .R(1'b0));
  FDRE \X_1_d1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[10]_i_1_n_0 ),
        .Q(X_1_d1[10]),
        .R(1'b0));
  FDRE \X_1_d1_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[11]_i_1_n_0 ),
        .Q(X_1_d1[11]),
        .R(1'b0));
  FDRE \X_1_d1_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[12]_i_1_n_0 ),
        .Q(X_1_d1[12]),
        .R(1'b0));
  FDRE \X_1_d1_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[13]_i_1_n_0 ),
        .Q(X_1_d1[13]),
        .R(1'b0));
  FDRE \X_1_d1_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[14]_i_1_n_0 ),
        .Q(X_1_d1[14]),
        .R(1'b0));
  FDRE \X_1_d1_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[15]_i_1_n_0 ),
        .Q(X_1_d1[15]),
        .R(1'b0));
  FDRE \X_1_d1_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[16]_i_1_n_0 ),
        .Q(X_1_d1[16]),
        .R(1'b0));
  FDRE \X_1_d1_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[17]_i_1_n_0 ),
        .Q(X_1_d1[17]),
        .R(1'b0));
  FDRE \X_1_d1_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[18]_i_1_n_0 ),
        .Q(X_1_d1[18]),
        .R(1'b0));
  FDRE \X_1_d1_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[19]_i_1_n_0 ),
        .Q(X_1_d1[19]),
        .R(1'b0));
  FDRE \X_1_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[1]_i_1_n_0 ),
        .Q(X_1_d1[1]),
        .R(1'b0));
  FDRE \X_1_d1_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[20]_i_1_n_0 ),
        .Q(X_1_d1[20]),
        .R(1'b0));
  FDRE \X_1_d1_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[21]_i_1_n_0 ),
        .Q(X_1_d1[21]),
        .R(1'b0));
  FDRE \X_1_d1_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[22]_i_1_n_0 ),
        .Q(X_1_d1[22]),
        .R(1'b0));
  FDRE \X_1_d1_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[23]_i_1_n_0 ),
        .Q(X_1_d1[23]),
        .R(1'b0));
  FDRE \X_1_d1_reg[24] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[24]_i_1_n_0 ),
        .Q(X_1_d1[24]),
        .R(1'b0));
  FDRE \X_1_d1_reg[25] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[25]_i_1_n_0 ),
        .Q(X_1_d1[25]),
        .R(1'b0));
  FDRE \X_1_d1_reg[26] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[26]_i_1__0_n_0 ),
        .Q(X_1_d1[26]),
        .R(1'b0));
  FDRE \X_1_d1_reg[27] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[27]_i_1_n_0 ),
        .Q(X_1_d1[27]),
        .R(1'b0));
  FDRE \X_1_d1_reg[28] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[28]_i_1__0_n_0 ),
        .Q(X_1_d1[28]),
        .R(1'b0));
  FDRE \X_1_d1_reg[29] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[29]_i_1_n_0 ),
        .Q(X_1_d1[29]),
        .R(1'b0));
  FDRE \X_1_d1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[2]_i_1_n_0 ),
        .Q(X_1_d1[2]),
        .R(1'b0));
  FDRE \X_1_d1_reg[30] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[30]_i_1_n_0 ),
        .Q(X_1_d1[30]),
        .R(1'b0));
  FDRE \X_1_d1_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[31]_i_1_n_0 ),
        .Q(X_1_d1[31]),
        .R(1'b0));
  FDRE \X_1_d1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[3]_i_1_n_0 ),
        .Q(X_1_d1[3]),
        .R(1'b0));
  FDRE \X_1_d1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[4]_i_1_n_0 ),
        .Q(X_1_d1[4]),
        .R(1'b0));
  FDRE \X_1_d1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[5]_i_1_n_0 ),
        .Q(X_1_d1[5]),
        .R(1'b0));
  FDRE \X_1_d1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[6]_i_1_n_0 ),
        .Q(X_1_d1[6]),
        .R(1'b0));
  FDRE \X_1_d1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[7]_i_1_n_0 ),
        .Q(X_1_d1[7]),
        .R(1'b0));
  FDRE \X_1_d1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[8]_i_1_n_0 ),
        .Q(X_1_d1[8]),
        .R(1'b0));
  FDRE \X_1_d1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[9]_i_1_n_0 ),
        .Q(X_1_d1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \local_storage[3]_i_2 
       (.I0(X_1_d1[0]),
        .I1(Cin_1_d1),
        .O(\local_storage[3]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[11]_i_1 
       (.CI(\local_storage_reg[7]_i_1_n_0 ),
        .CO({\local_storage_reg[11]_i_1_n_0 ,\local_storage_reg[11]_i_1_n_1 ,\local_storage_reg[11]_i_1_n_2 ,\local_storage_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[11:8]),
        .O(D[11:8]),
        .S(X_1_d1[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[15]_i_1 
       (.CI(\local_storage_reg[11]_i_1_n_0 ),
        .CO({\local_storage_reg[15]_i_1_n_0 ,\local_storage_reg[15]_i_1_n_1 ,\local_storage_reg[15]_i_1_n_2 ,\local_storage_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[15:12]),
        .O(D[15:12]),
        .S(X_1_d1[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[19]_i_1 
       (.CI(\local_storage_reg[15]_i_1_n_0 ),
        .CO({\local_storage_reg[19]_i_1_n_0 ,\local_storage_reg[19]_i_1_n_1 ,\local_storage_reg[19]_i_1_n_2 ,\local_storage_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[19:16]),
        .O(D[19:16]),
        .S(X_1_d1[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[23]_i_1 
       (.CI(\local_storage_reg[19]_i_1_n_0 ),
        .CO({\local_storage_reg[23]_i_1_n_0 ,\local_storage_reg[23]_i_1_n_1 ,\local_storage_reg[23]_i_1_n_2 ,\local_storage_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[23:20]),
        .O(D[23:20]),
        .S(X_1_d1[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[27]_i_1 
       (.CI(\local_storage_reg[23]_i_1_n_0 ),
        .CO({\local_storage_reg[27]_i_1_n_0 ,\local_storage_reg[27]_i_1_n_1 ,\local_storage_reg[27]_i_1_n_2 ,\local_storage_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[27:24]),
        .O(D[27:24]),
        .S(X_1_d1[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[30]_i_1 
       (.CI(\local_storage_reg[27]_i_1_n_0 ),
        .CO({\local_storage_reg[30]_i_1_n_0 ,\local_storage_reg[30]_i_1_n_1 ,\local_storage_reg[30]_i_1_n_2 ,\local_storage_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[31:28]),
        .O({O,D[30:28]}),
        .S(X_1_d1[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[33]_i_3 
       (.CI(\local_storage_reg[30]_i_1_n_0 ),
        .CO(\NLW_local_storage_reg[33]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_local_storage_reg[33]_i_3_O_UNCONNECTED [3:1],\X_1_d1_reg[31]_0 }),
        .S({1'b0,1'b0,1'b0,X_1_d1[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\local_storage_reg[3]_i_1_n_0 ,\local_storage_reg[3]_i_1_n_1 ,\local_storage_reg[3]_i_1_n_2 ,\local_storage_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[3:0]),
        .O(D[3:0]),
        .S({X_1_d1[3:1],\local_storage[3]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \local_storage_reg[7]_i_1 
       (.CI(\local_storage_reg[3]_i_1_n_0 ),
        .CO({\local_storage_reg[7]_i_1_n_0 ,\local_storage_reg[7]_i_1_n_1 ,\local_storage_reg[7]_i_1_n_2 ,\local_storage_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(X_1_d1[7:4]),
        .O(D[7:4]),
        .S(X_1_d1[7:4]));
endmodule

(* ORIG_REF_NAME = "IntAdder_33_F250_uid17" *) 
module design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4
   (\X_1_d1_reg[31]_0 ,
    \X_1_d1_reg[27]_0 ,
    \fA2_d1[14]_i_7_0 ,
    \X_1_d1_reg[27]_1 ,
    \X_1_d1_reg[27]_2 ,
    \X_1_d1_reg[27]_3 ,
    \X_1_d1_reg[27]_4 ,
    \X_1_d1_reg[27]_5 ,
    \X_1_d1_reg[27]_6 ,
    \X_1_d1_reg[27]_7 ,
    \X_1_d1_reg[23]_0 ,
    \X_1_d1_reg[27]_8 ,
    Cin,
    sys_clk,
    O,
    \X_1_d1_reg[21]_0 ,
    \X_1_d1_reg[17]_0 ,
    \X_1_d1_reg[13]_0 ,
    \X_1_d1_reg[9]_0 ,
    \X_1_d1_reg[5]_0 ,
    \X_1_d1_reg[1]_0 ,
    D,
    Q);
  output \X_1_d1_reg[31]_0 ;
  output [3:0]\X_1_d1_reg[27]_0 ;
  output [14:0]\fA2_d1[14]_i_7_0 ;
  output \X_1_d1_reg[27]_1 ;
  output \X_1_d1_reg[27]_2 ;
  output \X_1_d1_reg[27]_3 ;
  output \X_1_d1_reg[27]_4 ;
  output \X_1_d1_reg[27]_5 ;
  output \X_1_d1_reg[27]_6 ;
  output \X_1_d1_reg[27]_7 ;
  output \X_1_d1_reg[23]_0 ;
  output \X_1_d1_reg[27]_8 ;
  input Cin;
  input sys_clk;
  input [2:0]O;
  input [3:0]\X_1_d1_reg[21]_0 ;
  input [3:0]\X_1_d1_reg[17]_0 ;
  input [3:0]\X_1_d1_reg[13]_0 ;
  input [3:0]\X_1_d1_reg[9]_0 ;
  input [3:0]\X_1_d1_reg[5]_0 ;
  input [1:0]\X_1_d1_reg[1]_0 ;
  input [8:0]D;
  input [1:0]Q;

  wire Cin;
  wire Cin_1_d1_reg_n_0;
  wire [8:0]D;
  wire [2:0]O;
  wire [1:0]Q;
  wire \X_1_d1[10]_i_1__0_n_0 ;
  wire \X_1_d1[11]_i_1__0_n_0 ;
  wire \X_1_d1[12]_i_1__0_n_0 ;
  wire \X_1_d1[13]_i_1__0_n_0 ;
  wire \X_1_d1[14]_i_1__0_n_0 ;
  wire \X_1_d1[15]_i_1__0_n_0 ;
  wire \X_1_d1[16]_i_1__0_n_0 ;
  wire \X_1_d1[17]_i_1__0_n_0 ;
  wire \X_1_d1[18]_i_1__0_n_0 ;
  wire \X_1_d1[19]_i_1__0_n_0 ;
  wire \X_1_d1[1]_i_1__0_n_0 ;
  wire \X_1_d1[20]_i_1__0_n_0 ;
  wire \X_1_d1[21]_i_1__0_n_0 ;
  wire \X_1_d1[22]_i_1__0_n_0 ;
  wire \X_1_d1[2]_i_1__0_n_0 ;
  wire \X_1_d1[3]_i_1__0_n_0 ;
  wire \X_1_d1[4]_i_1__0_n_0 ;
  wire \X_1_d1[5]_i_1__0_n_0 ;
  wire \X_1_d1[6]_i_1__0_n_0 ;
  wire \X_1_d1[7]_i_1__0_n_0 ;
  wire \X_1_d1[8]_i_1__0_n_0 ;
  wire \X_1_d1[9]_i_1__0_n_0 ;
  wire [3:0]\X_1_d1_reg[13]_0 ;
  wire [3:0]\X_1_d1_reg[17]_0 ;
  wire [1:0]\X_1_d1_reg[1]_0 ;
  wire [3:0]\X_1_d1_reg[21]_0 ;
  wire \X_1_d1_reg[23]_0 ;
  wire [3:0]\X_1_d1_reg[27]_0 ;
  wire \X_1_d1_reg[27]_1 ;
  wire \X_1_d1_reg[27]_2 ;
  wire \X_1_d1_reg[27]_3 ;
  wire \X_1_d1_reg[27]_4 ;
  wire \X_1_d1_reg[27]_5 ;
  wire \X_1_d1_reg[27]_6 ;
  wire \X_1_d1_reg[27]_7 ;
  wire \X_1_d1_reg[27]_8 ;
  wire \X_1_d1_reg[31]_0 ;
  wire [3:0]\X_1_d1_reg[5]_0 ;
  wire [3:0]\X_1_d1_reg[9]_0 ;
  wire \X_1_d1_reg_n_0_[0] ;
  wire \X_1_d1_reg_n_0_[10] ;
  wire \X_1_d1_reg_n_0_[11] ;
  wire \X_1_d1_reg_n_0_[12] ;
  wire \X_1_d1_reg_n_0_[13] ;
  wire \X_1_d1_reg_n_0_[14] ;
  wire \X_1_d1_reg_n_0_[15] ;
  wire \X_1_d1_reg_n_0_[16] ;
  wire \X_1_d1_reg_n_0_[17] ;
  wire \X_1_d1_reg_n_0_[18] ;
  wire \X_1_d1_reg_n_0_[19] ;
  wire \X_1_d1_reg_n_0_[1] ;
  wire \X_1_d1_reg_n_0_[20] ;
  wire \X_1_d1_reg_n_0_[21] ;
  wire \X_1_d1_reg_n_0_[22] ;
  wire \X_1_d1_reg_n_0_[23] ;
  wire \X_1_d1_reg_n_0_[24] ;
  wire \X_1_d1_reg_n_0_[25] ;
  wire \X_1_d1_reg_n_0_[26] ;
  wire \X_1_d1_reg_n_0_[27] ;
  wire \X_1_d1_reg_n_0_[28] ;
  wire \X_1_d1_reg_n_0_[29] ;
  wire \X_1_d1_reg_n_0_[2] ;
  wire \X_1_d1_reg_n_0_[30] ;
  wire \X_1_d1_reg_n_0_[31] ;
  wire \X_1_d1_reg_n_0_[3] ;
  wire \X_1_d1_reg_n_0_[4] ;
  wire \X_1_d1_reg_n_0_[5] ;
  wire \X_1_d1_reg_n_0_[6] ;
  wire \X_1_d1_reg_n_0_[7] ;
  wire \X_1_d1_reg_n_0_[8] ;
  wire \X_1_d1_reg_n_0_[9] ;
  wire [7:0]eA0;
  wire \fA2_d1[0]_i_2_n_0 ;
  wire \fA2_d1[10]_i_2_n_0 ;
  wire \fA2_d1[10]_i_3_n_0 ;
  wire \fA2_d1[10]_i_4_n_0 ;
  wire \fA2_d1[10]_i_5_n_0 ;
  wire \fA2_d1[10]_i_7_n_0 ;
  wire \fA2_d1[11]_i_2_n_0 ;
  wire \fA2_d1[11]_i_3_n_0 ;
  wire \fA2_d1[11]_i_4_n_0 ;
  wire \fA2_d1[11]_i_5_n_0 ;
  wire \fA2_d1[11]_i_6_n_0 ;
  wire \fA2_d1[11]_i_7_n_0 ;
  wire \fA2_d1[11]_i_8_n_0 ;
  wire \fA2_d1[12]_i_2_n_0 ;
  wire \fA2_d1[12]_i_3_n_0 ;
  wire \fA2_d1[12]_i_4_n_0 ;
  wire \fA2_d1[12]_i_5_n_0 ;
  wire \fA2_d1[12]_i_6_n_0 ;
  wire \fA2_d1[12]_i_7_n_0 ;
  wire \fA2_d1[12]_i_8_n_0 ;
  wire \fA2_d1[13]_i_2_n_0 ;
  wire \fA2_d1[13]_i_3_n_0 ;
  wire \fA2_d1[13]_i_4_n_0 ;
  wire \fA2_d1[13]_i_5_n_0 ;
  wire \fA2_d1[13]_i_6_n_0 ;
  wire \fA2_d1[13]_i_7_n_0 ;
  wire \fA2_d1[13]_i_8_n_0 ;
  wire \fA2_d1[14]_i_10_n_0 ;
  wire \fA2_d1[14]_i_11_n_0 ;
  wire \fA2_d1[14]_i_12_n_0 ;
  wire \fA2_d1[14]_i_2_n_0 ;
  wire \fA2_d1[14]_i_3_n_0 ;
  wire \fA2_d1[14]_i_4_n_0 ;
  wire \fA2_d1[14]_i_5_n_0 ;
  wire \fA2_d1[14]_i_6_n_0 ;
  wire [14:0]\fA2_d1[14]_i_7_0 ;
  wire \fA2_d1[14]_i_7_n_0 ;
  wire \fA2_d1[14]_i_8_n_0 ;
  wire \fA2_d1[14]_i_9_n_0 ;
  wire \fA2_d1[1]_i_2_n_0 ;
  wire \fA2_d1[2]_i_2_n_0 ;
  wire \fA2_d1[3]_i_2_n_0 ;
  wire \fA2_d1[4]_i_2_n_0 ;
  wire \fA2_d1[4]_i_3_n_0 ;
  wire \fA2_d1[5]_i_2_n_0 ;
  wire \fA2_d1[5]_i_3_n_0 ;
  wire \fA2_d1[6]_i_2_n_0 ;
  wire \fA2_d1[6]_i_3_n_0 ;
  wire \fA2_d1[6]_i_4_n_0 ;
  wire \fA2_d1[7]_i_2_n_0 ;
  wire \fA2_d1[7]_i_3_n_0 ;
  wire \fA2_d1[7]_i_4_n_0 ;
  wire \fA2_d1[7]_i_5_n_0 ;
  wire \fA2_d1[7]_i_6_n_0 ;
  wire \fA2_d1[8]_i_2_n_0 ;
  wire \fA2_d1[8]_i_3_n_0 ;
  wire \fA2_d1[8]_i_4_n_0 ;
  wire \fA2_d1[8]_i_5_n_0 ;
  wire \fA2_d1[9]_i_2_n_0 ;
  wire \fA2_d1[9]_i_3_n_0 ;
  wire \fA2_d1[9]_i_4_n_0 ;
  wire \fA2_d1[9]_i_5_n_0 ;
  wire \fA2_d1_reg[10]_i_6_n_0 ;
  wire \fA2_d1_reg[10]_i_6_n_1 ;
  wire \fA2_d1_reg[10]_i_6_n_2 ;
  wire \fA2_d1_reg[10]_i_6_n_3 ;
  wire \fA2_d1_reg[10]_i_6_n_4 ;
  wire \fA2_d1_reg[10]_i_6_n_5 ;
  wire \fA2_d1_reg[10]_i_6_n_6 ;
  wire \fA2_d1_reg[10]_i_6_n_7 ;
  wire \fA2_d1_reg[14]_i_13_n_0 ;
  wire \fA2_d1_reg[14]_i_13_n_1 ;
  wire \fA2_d1_reg[14]_i_13_n_2 ;
  wire \fA2_d1_reg[14]_i_13_n_3 ;
  wire \fA2_d1_reg[14]_i_13_n_4 ;
  wire \fA2_d1_reg[14]_i_13_n_5 ;
  wire \fA2_d1_reg[14]_i_13_n_6 ;
  wire \fA2_d1_reg[14]_i_13_n_7 ;
  wire \fA2_d1_reg[14]_i_14_n_0 ;
  wire \fA2_d1_reg[14]_i_14_n_1 ;
  wire \fA2_d1_reg[14]_i_14_n_2 ;
  wire \fA2_d1_reg[14]_i_14_n_3 ;
  wire \fA2_d1_reg[14]_i_14_n_4 ;
  wire \fA2_d1_reg[14]_i_14_n_5 ;
  wire \fA2_d1_reg[14]_i_14_n_6 ;
  wire \fA2_d1_reg[14]_i_14_n_7 ;
  wire \fA2_d1_reg[14]_i_15_n_0 ;
  wire \fA2_d1_reg[14]_i_15_n_1 ;
  wire \fA2_d1_reg[14]_i_15_n_2 ;
  wire \fA2_d1_reg[14]_i_15_n_3 ;
  wire \fA2_d1_reg[14]_i_15_n_4 ;
  wire \fA2_d1_reg[14]_i_15_n_5 ;
  wire \fA2_d1_reg[14]_i_15_n_6 ;
  wire \fA2_d1_reg[14]_i_15_n_7 ;
  wire \fA2_d1_reg[22]_i_2_n_0 ;
  wire \fA2_d1_reg[22]_i_2_n_1 ;
  wire \fA2_d1_reg[22]_i_2_n_2 ;
  wire \fA2_d1_reg[22]_i_2_n_3 ;
  wire \fA2_d1_reg[22]_i_2_n_5 ;
  wire \fA2_d1_reg[22]_i_2_n_6 ;
  wire \fA2_d1_reg[22]_i_2_n_7 ;
  wire \fA2_d1_reg[22]_i_3_n_0 ;
  wire \fA2_d1_reg[22]_i_3_n_1 ;
  wire \fA2_d1_reg[22]_i_3_n_2 ;
  wire \fA2_d1_reg[22]_i_3_n_3 ;
  wire \fA2_d1_reg[22]_i_3_n_4 ;
  wire \fA2_d1_reg[22]_i_3_n_5 ;
  wire \fA2_d1_reg[22]_i_3_n_6 ;
  wire \fA2_d1_reg[22]_i_3_n_7 ;
  wire \fA2_d1_reg[23]_i_3_n_0 ;
  wire \fA2_d1_reg[23]_i_3_n_1 ;
  wire \fA2_d1_reg[23]_i_3_n_2 ;
  wire \fA2_d1_reg[23]_i_3_n_3 ;
  wire overFl0_d1_i_3_n_0;
  wire overFl0_d1_i_4_n_0;
  wire overFl0_d1_reg_i_2_n_0;
  wire overFl0_d1_reg_i_2_n_1;
  wire overFl0_d1_reg_i_2_n_2;
  wire overFl0_d1_reg_i_2_n_3;
  wire overFl0_d1_reg_i_2_n_4;
  wire overFl0_d1_reg_i_5_n_3;
  wire p_0_in;
  wire sys_clk;
  wire [3:1]NLW_overFl0_d1_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_overFl0_d1_reg_i_5_O_UNCONNECTED;

  FDRE Cin_1_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(Cin),
        .Q(Cin_1_d1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[0]_i_1__0 
       (.I0(\X_1_d1_reg[1]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[1]_0 [0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[10]_i_1__0 
       (.I0(\X_1_d1_reg[13]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[13]_0 [0]),
        .O(\X_1_d1[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[11]_i_1__0 
       (.I0(\X_1_d1_reg[13]_0 [2]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[13]_0 [1]),
        .O(\X_1_d1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[12]_i_1__0 
       (.I0(\X_1_d1_reg[13]_0 [3]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[13]_0 [2]),
        .O(\X_1_d1[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[13]_i_1__0 
       (.I0(\X_1_d1_reg[17]_0 [0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[13]_0 [3]),
        .O(\X_1_d1[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[14]_i_1__0 
       (.I0(\X_1_d1_reg[17]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[17]_0 [0]),
        .O(\X_1_d1[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[15]_i_1__0 
       (.I0(\X_1_d1_reg[17]_0 [2]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[17]_0 [1]),
        .O(\X_1_d1[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[16]_i_1__0 
       (.I0(\X_1_d1_reg[17]_0 [3]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[17]_0 [2]),
        .O(\X_1_d1[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[17]_i_1__0 
       (.I0(\X_1_d1_reg[21]_0 [0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[17]_0 [3]),
        .O(\X_1_d1[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[18]_i_1__0 
       (.I0(\X_1_d1_reg[21]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[21]_0 [0]),
        .O(\X_1_d1[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[19]_i_1__0 
       (.I0(\X_1_d1_reg[21]_0 [2]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[21]_0 [1]),
        .O(\X_1_d1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[1]_i_1__0 
       (.I0(\X_1_d1_reg[5]_0 [0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[1]_0 [1]),
        .O(\X_1_d1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[20]_i_1__0 
       (.I0(\X_1_d1_reg[21]_0 [3]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[21]_0 [2]),
        .O(\X_1_d1[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[21]_i_1__0 
       (.I0(O[0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[21]_0 [3]),
        .O(\X_1_d1[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[22]_i_1__0 
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[0]),
        .O(\X_1_d1[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[2]_i_1__0 
       (.I0(\X_1_d1_reg[5]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[5]_0 [0]),
        .O(\X_1_d1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[3]_i_1__0 
       (.I0(\X_1_d1_reg[5]_0 [2]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[5]_0 [1]),
        .O(\X_1_d1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[4]_i_1__0 
       (.I0(\X_1_d1_reg[5]_0 [3]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[5]_0 [2]),
        .O(\X_1_d1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[5]_i_1__0 
       (.I0(\X_1_d1_reg[9]_0 [0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[5]_0 [3]),
        .O(\X_1_d1[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[6]_i_1__0 
       (.I0(\X_1_d1_reg[9]_0 [1]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[9]_0 [0]),
        .O(\X_1_d1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[7]_i_1__0 
       (.I0(\X_1_d1_reg[9]_0 [2]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[9]_0 [1]),
        .O(\X_1_d1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[8]_i_1__0 
       (.I0(\X_1_d1_reg[9]_0 [3]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[9]_0 [2]),
        .O(\X_1_d1[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \X_1_d1[9]_i_1__0 
       (.I0(\X_1_d1_reg[13]_0 [0]),
        .I1(O[2]),
        .I2(\X_1_d1_reg[9]_0 [3]),
        .O(\X_1_d1[9]_i_1__0_n_0 ));
  FDRE \X_1_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\X_1_d1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[10]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[11]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[12]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[13]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[14]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[15]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[16]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[17]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[18]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[19]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[1]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[20]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[21]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[22]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\X_1_d1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[24] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\X_1_d1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[25] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\X_1_d1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[26] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\X_1_d1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[27] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\X_1_d1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[28] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\X_1_d1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[29] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\X_1_d1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[2]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[30] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\X_1_d1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\X_1_d1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[3]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[4]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[5]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[6]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[7]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[8]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \X_1_d1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\X_1_d1[9]_i_1__0_n_0 ),
        .Q(\X_1_d1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[0]_i_1 
       (.I0(\fA2_d1[0]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[8]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[8]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [0]));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \fA2_d1[0]_i_2 
       (.I0(\fA2_d1[4]_i_3_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [2]),
        .I4(\fA2_d1[8]_i_5_n_0 ),
        .I5(\fA2_d1[12]_i_7_n_0 ),
        .O(\fA2_d1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[10]_i_1 
       (.I0(\fA2_d1[10]_i_2_n_0 ),
        .I1(\fA2_d1[10]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[10]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[10]_i_2 
       (.I0(\fA2_d1[14]_i_11_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[14]_i_8_n_0 ),
        .O(\fA2_d1[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[10]_i_3 
       (.I0(\fA2_d1[10]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[14]_i_10_n_0 ),
        .O(\fA2_d1[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h2B28)) 
    \fA2_d1[10]_i_4 
       (.I0(\fA2_d1[14]_i_9_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(eA0[0]),
        .O(\fA2_d1[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[10]_i_5 
       (.I0(\fA2_d1_reg[14]_i_15_n_5 ),
        .I1(\fA2_d1_reg[14]_i_15_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_15_n_7 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[10]_i_6_n_4 ),
        .O(\fA2_d1[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fA2_d1[10]_i_7 
       (.I0(\X_1_d1_reg_n_0_[0] ),
        .I1(Cin_1_d1_reg_n_0),
        .O(\fA2_d1[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[11]_i_1 
       (.I0(\fA2_d1[11]_i_2_n_0 ),
        .I1(\fA2_d1[11]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[11]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[11]_i_2 
       (.I0(\fA2_d1[11]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[11]_i_6_n_0 ),
        .O(\fA2_d1[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[11]_i_3 
       (.I0(\fA2_d1[11]_i_7_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[11]_i_8_n_0 ),
        .O(\fA2_d1[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF33B8B80000)) 
    \fA2_d1[11]_i_4 
       (.I0(\fA2_d1_reg[22]_i_2_n_7 ),
        .I1(eA0[0]),
        .I2(\fA2_d1_reg[22]_i_2_n_6 ),
        .I3(\fA2_d1_reg[22]_i_2_n_5 ),
        .I4(\X_1_d1_reg[27]_0 [1]),
        .I5(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[11]_i_5 
       (.I0(\fA2_d1_reg[14]_i_13_n_4 ),
        .I1(\fA2_d1_reg[14]_i_13_n_5 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_13_n_6 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_13_n_7 ),
        .O(\fA2_d1[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[11]_i_6 
       (.I0(\fA2_d1_reg[22]_i_3_n_4 ),
        .I1(\fA2_d1_reg[22]_i_3_n_5 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[22]_i_3_n_6 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[22]_i_3_n_7 ),
        .O(\fA2_d1[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[11]_i_7 
       (.I0(\fA2_d1_reg[14]_i_15_n_4 ),
        .I1(\fA2_d1_reg[14]_i_15_n_5 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_15_n_6 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_15_n_7 ),
        .O(\fA2_d1[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[11]_i_8 
       (.I0(\fA2_d1_reg[14]_i_14_n_4 ),
        .I1(\fA2_d1_reg[14]_i_14_n_5 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_14_n_6 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_14_n_7 ),
        .O(\fA2_d1[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[12]_i_1 
       (.I0(\fA2_d1[12]_i_2_n_0 ),
        .I1(\fA2_d1[12]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[12]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[12]_i_2 
       (.I0(\fA2_d1[12]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[12]_i_6_n_0 ),
        .O(\fA2_d1[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[12]_i_3 
       (.I0(\fA2_d1[12]_i_7_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[12]_i_8_n_0 ),
        .O(\fA2_d1[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00CCB800)) 
    \fA2_d1[12]_i_4 
       (.I0(\fA2_d1_reg[22]_i_2_n_6 ),
        .I1(eA0[0]),
        .I2(\fA2_d1_reg[22]_i_2_n_5 ),
        .I3(\X_1_d1_reg[27]_0 [1]),
        .I4(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[12]_i_5 
       (.I0(\fA2_d1_reg[22]_i_3_n_7 ),
        .I1(\fA2_d1_reg[14]_i_13_n_4 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_13_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_13_n_6 ),
        .O(\fA2_d1[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[12]_i_6 
       (.I0(\fA2_d1_reg[22]_i_2_n_7 ),
        .I1(\fA2_d1_reg[22]_i_3_n_4 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[22]_i_3_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[22]_i_3_n_6 ),
        .O(\fA2_d1[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[12]_i_7 
       (.I0(\fA2_d1_reg[14]_i_14_n_7 ),
        .I1(\fA2_d1_reg[14]_i_15_n_4 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_15_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_15_n_6 ),
        .O(\fA2_d1[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[12]_i_8 
       (.I0(\fA2_d1_reg[14]_i_13_n_7 ),
        .I1(\fA2_d1_reg[14]_i_14_n_4 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_14_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_14_n_6 ),
        .O(\fA2_d1[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[13]_i_1 
       (.I0(\fA2_d1[13]_i_2_n_0 ),
        .I1(\fA2_d1[13]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[13]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[13]_i_2 
       (.I0(\fA2_d1[13]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[13]_i_6_n_0 ),
        .O(\fA2_d1[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[13]_i_3 
       (.I0(\fA2_d1[13]_i_7_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[13]_i_8_n_0 ),
        .O(\fA2_d1[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \fA2_d1[13]_i_4 
       (.I0(\fA2_d1_reg[22]_i_2_n_5 ),
        .I1(eA0[0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[13]_i_5 
       (.I0(\fA2_d1_reg[22]_i_3_n_6 ),
        .I1(\fA2_d1_reg[22]_i_3_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_13_n_4 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_13_n_5 ),
        .O(\fA2_d1[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[13]_i_6 
       (.I0(\fA2_d1_reg[22]_i_2_n_6 ),
        .I1(\fA2_d1_reg[22]_i_2_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[22]_i_3_n_4 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[22]_i_3_n_5 ),
        .O(\fA2_d1[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[13]_i_7 
       (.I0(\fA2_d1_reg[14]_i_14_n_6 ),
        .I1(\fA2_d1_reg[14]_i_14_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_15_n_4 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_15_n_5 ),
        .O(\fA2_d1[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[13]_i_8 
       (.I0(\fA2_d1_reg[14]_i_13_n_6 ),
        .I1(\fA2_d1_reg[14]_i_13_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_14_n_4 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_14_n_5 ),
        .O(\fA2_d1[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[14]_i_1 
       (.I0(\fA2_d1[14]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[14]_i_6_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [14]));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[14]_i_10 
       (.I0(\fA2_d1_reg[14]_i_14_n_5 ),
        .I1(\fA2_d1_reg[14]_i_14_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_14_n_7 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_15_n_4 ),
        .O(\fA2_d1[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[14]_i_11 
       (.I0(\fA2_d1_reg[14]_i_13_n_5 ),
        .I1(\fA2_d1_reg[14]_i_13_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[14]_i_13_n_7 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_14_n_4 ),
        .O(\fA2_d1[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fA2_d1[14]_i_12 
       (.I0(\X_1_d1_reg[27]_0 [0]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .I2(\X_1_d1_reg[27]_0 [2]),
        .O(\fA2_d1[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[14]_i_2 
       (.I0(\fA2_d1[14]_i_8_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[14]_i_9_n_0 ),
        .O(\fA2_d1[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[14]_i_3 
       (.I0(\fA2_d1[14]_i_10_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[14]_i_11_n_0 ),
        .O(\fA2_d1[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fA2_d1[14]_i_4 
       (.I0(\X_1_d1_reg[27]_0 [2]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\X_1_d1_reg[27]_0 [3]),
        .O(\fA2_d1[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fA2_d1[14]_i_5 
       (.I0(\X_1_d1_reg[27]_0 [0]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .I2(\X_1_d1_reg[27]_0 [2]),
        .O(\fA2_d1[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fA2_d1[14]_i_6 
       (.I0(eA0[0]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fA2_d1[14]_i_7 
       (.I0(eA0[6]),
        .I1(\X_1_d1_reg[27]_0 [3]),
        .I2(\fA2_d1[14]_i_12_n_0 ),
        .I3(eA0[5]),
        .I4(eA0[7]),
        .O(\fA2_d1[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[14]_i_8 
       (.I0(\fA2_d1_reg[22]_i_3_n_5 ),
        .I1(\fA2_d1_reg[22]_i_3_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[22]_i_3_n_7 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[14]_i_13_n_4 ),
        .O(\fA2_d1[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[14]_i_9 
       (.I0(\fA2_d1_reg[22]_i_2_n_5 ),
        .I1(\fA2_d1_reg[22]_i_2_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[22]_i_2_n_7 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[22]_i_3_n_4 ),
        .O(\fA2_d1[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[15]_i_1 
       (.I0(\fA2_d1[7]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[7]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[16]_i_1 
       (.I0(\fA2_d1[8]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[8]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_2 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[17]_i_1 
       (.I0(\fA2_d1[9]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[9]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_3 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[18]_i_1 
       (.I0(\fA2_d1[10]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[10]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_4 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[19]_i_1 
       (.I0(\fA2_d1[11]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[11]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_5 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[1]_i_1 
       (.I0(\fA2_d1[1]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[9]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[9]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [1]));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \fA2_d1[1]_i_2 
       (.I0(\fA2_d1[5]_i_3_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [2]),
        .I4(\fA2_d1[9]_i_5_n_0 ),
        .I5(\fA2_d1[13]_i_7_n_0 ),
        .O(\fA2_d1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[20]_i_1 
       (.I0(\fA2_d1[12]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[12]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_6 ));
  LUT6 #(
    .INIT(64'hBEEE822200000000)) 
    \fA2_d1[21]_i_1 
       (.I0(\fA2_d1[13]_i_4_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[13]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_7 ));
  LUT6 #(
    .INIT(64'h3CEC002000000000)) 
    \fA2_d1[22]_i_1 
       (.I0(eA0[0]),
        .I1(\X_1_d1_reg[27]_0 [2]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .I4(\fA2_d1[14]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h78000000)) 
    \fA2_d1[23]_i_2 
       (.I0(\X_1_d1_reg[27]_0 [0]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .I2(\X_1_d1_reg[27]_0 [2]),
        .I3(\fA2_d1[7]_i_4_n_0 ),
        .I4(\fA2_d1[14]_i_7_n_0 ),
        .O(\X_1_d1_reg[27]_8 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[2]_i_1 
       (.I0(\fA2_d1[2]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[10]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[10]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [2]));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \fA2_d1[2]_i_2 
       (.I0(\fA2_d1[6]_i_3_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [2]),
        .I4(\fA2_d1[10]_i_5_n_0 ),
        .I5(\fA2_d1[14]_i_10_n_0 ),
        .O(\fA2_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[3]_i_1 
       (.I0(\fA2_d1[3]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[11]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[11]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [3]));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \fA2_d1[3]_i_2 
       (.I0(\fA2_d1[7]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [2]),
        .I4(\fA2_d1[11]_i_7_n_0 ),
        .I5(\fA2_d1[11]_i_8_n_0 ),
        .O(\fA2_d1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[4]_i_1 
       (.I0(\fA2_d1[4]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[12]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[12]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fA2_d1[4]_i_2 
       (.I0(\fA2_d1[4]_i_3_n_0 ),
        .I1(\fA2_d1[8]_i_5_n_0 ),
        .I2(\fA2_d1[14]_i_5_n_0 ),
        .I3(\fA2_d1[12]_i_7_n_0 ),
        .I4(\fA2_d1[6]_i_4_n_0 ),
        .I5(\fA2_d1[12]_i_8_n_0 ),
        .O(\fA2_d1[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \fA2_d1[4]_i_3 
       (.I0(eA0[0]),
        .I1(\fA2_d1_reg[10]_i_6_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[5]_i_1 
       (.I0(\fA2_d1[5]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[13]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[13]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fA2_d1[5]_i_2 
       (.I0(\fA2_d1[5]_i_3_n_0 ),
        .I1(\fA2_d1[9]_i_5_n_0 ),
        .I2(\fA2_d1[14]_i_5_n_0 ),
        .I3(\fA2_d1[13]_i_7_n_0 ),
        .I4(\fA2_d1[6]_i_4_n_0 ),
        .I5(\fA2_d1[13]_i_8_n_0 ),
        .O(\fA2_d1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \fA2_d1[5]_i_3 
       (.I0(\fA2_d1_reg[10]_i_6_n_7 ),
        .I1(eA0[0]),
        .I2(\fA2_d1_reg[10]_i_6_n_6 ),
        .I3(\X_1_d1_reg[27]_0 [0]),
        .O(\fA2_d1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B800000000)) 
    \fA2_d1[6]_i_1 
       (.I0(\fA2_d1[6]_i_2_n_0 ),
        .I1(\fA2_d1[14]_i_4_n_0 ),
        .I2(\fA2_d1[14]_i_6_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[14]_i_2_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fA2_d1[6]_i_2 
       (.I0(\fA2_d1[6]_i_3_n_0 ),
        .I1(\fA2_d1[10]_i_5_n_0 ),
        .I2(\fA2_d1[14]_i_5_n_0 ),
        .I3(\fA2_d1[14]_i_10_n_0 ),
        .I4(\fA2_d1[6]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_11_n_0 ),
        .O(\fA2_d1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hC0C0AFA0)) 
    \fA2_d1[6]_i_3 
       (.I0(\fA2_d1_reg[10]_i_6_n_5 ),
        .I1(\fA2_d1_reg[10]_i_6_n_6 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[10]_i_6_n_7 ),
        .I4(eA0[0]),
        .O(\fA2_d1[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fA2_d1[6]_i_4 
       (.I0(\X_1_d1_reg[27]_0 [0]),
        .I1(\X_1_d1_reg[27]_0 [1]),
        .O(\fA2_d1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[7]_i_1 
       (.I0(\fA2_d1[7]_i_2_n_0 ),
        .I1(\fA2_d1[7]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[7]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[7]_i_2 
       (.I0(\fA2_d1[11]_i_8_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[11]_i_5_n_0 ),
        .O(\fA2_d1[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[7]_i_3 
       (.I0(\fA2_d1[7]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[11]_i_7_n_0 ),
        .O(\fA2_d1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[7]_i_4 
       (.I0(\fA2_d1[11]_i_6_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[7]_i_6_n_0 ),
        .O(\fA2_d1[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[7]_i_5 
       (.I0(\fA2_d1_reg[10]_i_6_n_4 ),
        .I1(\fA2_d1_reg[10]_i_6_n_5 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[10]_i_6_n_6 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[10]_i_6_n_7 ),
        .O(\fA2_d1[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBFC88FC)) 
    \fA2_d1[7]_i_6 
       (.I0(\fA2_d1_reg[22]_i_2_n_5 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\fA2_d1_reg[22]_i_2_n_6 ),
        .I3(eA0[0]),
        .I4(\fA2_d1_reg[22]_i_2_n_7 ),
        .O(\fA2_d1[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[8]_i_1 
       (.I0(\fA2_d1[8]_i_2_n_0 ),
        .I1(\fA2_d1[8]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[8]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[8]_i_2 
       (.I0(\fA2_d1[12]_i_8_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[12]_i_5_n_0 ),
        .O(\fA2_d1[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[8]_i_3 
       (.I0(\fA2_d1[8]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[12]_i_7_n_0 ),
        .O(\fA2_d1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEBEB2B28E8E82B28)) 
    \fA2_d1[8]_i_4 
       (.I0(\fA2_d1[12]_i_6_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1_reg[22]_i_2_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[22]_i_2_n_6 ),
        .O(\fA2_d1[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[8]_i_5 
       (.I0(\fA2_d1_reg[14]_i_15_n_7 ),
        .I1(\fA2_d1_reg[10]_i_6_n_4 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[10]_i_6_n_5 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[10]_i_6_n_6 ),
        .O(\fA2_d1[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \fA2_d1[9]_i_1 
       (.I0(\fA2_d1[9]_i_2_n_0 ),
        .I1(\fA2_d1[9]_i_3_n_0 ),
        .I2(\fA2_d1[14]_i_4_n_0 ),
        .I3(\fA2_d1[14]_i_5_n_0 ),
        .I4(\fA2_d1[9]_i_4_n_0 ),
        .I5(\fA2_d1[14]_i_7_n_0 ),
        .O(\fA2_d1[14]_i_7_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[9]_i_2 
       (.I0(\fA2_d1[13]_i_8_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[13]_i_5_n_0 ),
        .O(\fA2_d1[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fA2_d1[9]_i_3 
       (.I0(\fA2_d1[9]_i_5_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\fA2_d1[13]_i_7_n_0 ),
        .O(\fA2_d1[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h2B2B282B)) 
    \fA2_d1[9]_i_4 
       (.I0(\fA2_d1[13]_i_6_n_0 ),
        .I1(\X_1_d1_reg[27]_0 [0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(eA0[0]),
        .I4(\fA2_d1_reg[22]_i_2_n_5 ),
        .O(\fA2_d1[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fA2_d1[9]_i_5 
       (.I0(\fA2_d1_reg[14]_i_15_n_6 ),
        .I1(\fA2_d1_reg[14]_i_15_n_7 ),
        .I2(\X_1_d1_reg[27]_0 [0]),
        .I3(\fA2_d1_reg[10]_i_6_n_4 ),
        .I4(eA0[0]),
        .I5(\fA2_d1_reg[10]_i_6_n_5 ),
        .O(\fA2_d1[9]_i_5_n_0 ));
  CARRY4 \fA2_d1_reg[10]_i_6 
       (.CI(1'b0),
        .CO({\fA2_d1_reg[10]_i_6_n_0 ,\fA2_d1_reg[10]_i_6_n_1 ,\fA2_d1_reg[10]_i_6_n_2 ,\fA2_d1_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[3] ,\X_1_d1_reg_n_0_[2] ,\X_1_d1_reg_n_0_[1] ,\X_1_d1_reg_n_0_[0] }),
        .O({\fA2_d1_reg[10]_i_6_n_4 ,\fA2_d1_reg[10]_i_6_n_5 ,\fA2_d1_reg[10]_i_6_n_6 ,\fA2_d1_reg[10]_i_6_n_7 }),
        .S({\X_1_d1_reg_n_0_[3] ,\X_1_d1_reg_n_0_[2] ,\X_1_d1_reg_n_0_[1] ,\fA2_d1[10]_i_7_n_0 }));
  CARRY4 \fA2_d1_reg[14]_i_13 
       (.CI(\fA2_d1_reg[14]_i_14_n_0 ),
        .CO({\fA2_d1_reg[14]_i_13_n_0 ,\fA2_d1_reg[14]_i_13_n_1 ,\fA2_d1_reg[14]_i_13_n_2 ,\fA2_d1_reg[14]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[15] ,\X_1_d1_reg_n_0_[14] ,\X_1_d1_reg_n_0_[13] ,\X_1_d1_reg_n_0_[12] }),
        .O({\fA2_d1_reg[14]_i_13_n_4 ,\fA2_d1_reg[14]_i_13_n_5 ,\fA2_d1_reg[14]_i_13_n_6 ,\fA2_d1_reg[14]_i_13_n_7 }),
        .S({\X_1_d1_reg_n_0_[15] ,\X_1_d1_reg_n_0_[14] ,\X_1_d1_reg_n_0_[13] ,\X_1_d1_reg_n_0_[12] }));
  CARRY4 \fA2_d1_reg[14]_i_14 
       (.CI(\fA2_d1_reg[14]_i_15_n_0 ),
        .CO({\fA2_d1_reg[14]_i_14_n_0 ,\fA2_d1_reg[14]_i_14_n_1 ,\fA2_d1_reg[14]_i_14_n_2 ,\fA2_d1_reg[14]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[11] ,\X_1_d1_reg_n_0_[10] ,\X_1_d1_reg_n_0_[9] ,\X_1_d1_reg_n_0_[8] }),
        .O({\fA2_d1_reg[14]_i_14_n_4 ,\fA2_d1_reg[14]_i_14_n_5 ,\fA2_d1_reg[14]_i_14_n_6 ,\fA2_d1_reg[14]_i_14_n_7 }),
        .S({\X_1_d1_reg_n_0_[11] ,\X_1_d1_reg_n_0_[10] ,\X_1_d1_reg_n_0_[9] ,\X_1_d1_reg_n_0_[8] }));
  CARRY4 \fA2_d1_reg[14]_i_15 
       (.CI(\fA2_d1_reg[10]_i_6_n_0 ),
        .CO({\fA2_d1_reg[14]_i_15_n_0 ,\fA2_d1_reg[14]_i_15_n_1 ,\fA2_d1_reg[14]_i_15_n_2 ,\fA2_d1_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[7] ,\X_1_d1_reg_n_0_[6] ,\X_1_d1_reg_n_0_[5] ,\X_1_d1_reg_n_0_[4] }),
        .O({\fA2_d1_reg[14]_i_15_n_4 ,\fA2_d1_reg[14]_i_15_n_5 ,\fA2_d1_reg[14]_i_15_n_6 ,\fA2_d1_reg[14]_i_15_n_7 }),
        .S({\X_1_d1_reg_n_0_[7] ,\X_1_d1_reg_n_0_[6] ,\X_1_d1_reg_n_0_[5] ,\X_1_d1_reg_n_0_[4] }));
  CARRY4 \fA2_d1_reg[22]_i_2 
       (.CI(\fA2_d1_reg[22]_i_3_n_0 ),
        .CO({\fA2_d1_reg[22]_i_2_n_0 ,\fA2_d1_reg[22]_i_2_n_1 ,\fA2_d1_reg[22]_i_2_n_2 ,\fA2_d1_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[23] ,\X_1_d1_reg_n_0_[22] ,\X_1_d1_reg_n_0_[21] ,\X_1_d1_reg_n_0_[20] }),
        .O({eA0[0],\fA2_d1_reg[22]_i_2_n_5 ,\fA2_d1_reg[22]_i_2_n_6 ,\fA2_d1_reg[22]_i_2_n_7 }),
        .S({\X_1_d1_reg_n_0_[23] ,\X_1_d1_reg_n_0_[22] ,\X_1_d1_reg_n_0_[21] ,\X_1_d1_reg_n_0_[20] }));
  CARRY4 \fA2_d1_reg[22]_i_3 
       (.CI(\fA2_d1_reg[14]_i_13_n_0 ),
        .CO({\fA2_d1_reg[22]_i_3_n_0 ,\fA2_d1_reg[22]_i_3_n_1 ,\fA2_d1_reg[22]_i_3_n_2 ,\fA2_d1_reg[22]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[19] ,\X_1_d1_reg_n_0_[18] ,\X_1_d1_reg_n_0_[17] ,\X_1_d1_reg_n_0_[16] }),
        .O({\fA2_d1_reg[22]_i_3_n_4 ,\fA2_d1_reg[22]_i_3_n_5 ,\fA2_d1_reg[22]_i_3_n_6 ,\fA2_d1_reg[22]_i_3_n_7 }),
        .S({\X_1_d1_reg_n_0_[19] ,\X_1_d1_reg_n_0_[18] ,\X_1_d1_reg_n_0_[17] ,\X_1_d1_reg_n_0_[16] }));
  CARRY4 \fA2_d1_reg[23]_i_3 
       (.CI(\fA2_d1_reg[22]_i_2_n_0 ),
        .CO({\fA2_d1_reg[23]_i_3_n_0 ,\fA2_d1_reg[23]_i_3_n_1 ,\fA2_d1_reg[23]_i_3_n_2 ,\fA2_d1_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[27] ,\X_1_d1_reg_n_0_[26] ,\X_1_d1_reg_n_0_[25] ,\X_1_d1_reg_n_0_[24] }),
        .O(\X_1_d1_reg[27]_0 ),
        .S({\X_1_d1_reg_n_0_[27] ,\X_1_d1_reg_n_0_[26] ,\X_1_d1_reg_n_0_[25] ,\X_1_d1_reg_n_0_[24] }));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    overFl0_d1_i_1
       (.I0(eA0[5]),
        .I1(overFl0_d1_i_3_n_0),
        .I2(eA0[6]),
        .I3(eA0[7]),
        .I4(overFl0_d1_i_4_n_0),
        .O(\X_1_d1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800000)) 
    overFl0_d1_i_3
       (.I0(\X_1_d1_reg[27]_0 [0]),
        .I1(eA0[0]),
        .I2(\X_1_d1_reg[27]_0 [1]),
        .I3(\X_1_d1_reg[27]_0 [2]),
        .I4(\X_1_d1_reg[27]_0 [3]),
        .I5(overFl0_d1_i_4_n_0),
        .O(overFl0_d1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    overFl0_d1_i_4
       (.I0(overFl0_d1_reg_i_5_n_3),
        .I1(overFl0_d1_reg_i_2_n_4),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(overFl0_d1_i_4_n_0));
  CARRY4 overFl0_d1_reg_i_2
       (.CI(\fA2_d1_reg[23]_i_3_n_0 ),
        .CO({overFl0_d1_reg_i_2_n_0,overFl0_d1_reg_i_2_n_1,overFl0_d1_reg_i_2_n_2,overFl0_d1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({\X_1_d1_reg_n_0_[31] ,\X_1_d1_reg_n_0_[30] ,\X_1_d1_reg_n_0_[29] ,\X_1_d1_reg_n_0_[28] }),
        .O({overFl0_d1_reg_i_2_n_4,eA0[7:5]}),
        .S({\X_1_d1_reg_n_0_[31] ,\X_1_d1_reg_n_0_[30] ,\X_1_d1_reg_n_0_[29] ,\X_1_d1_reg_n_0_[28] }));
  CARRY4 overFl0_d1_reg_i_5
       (.CI(overFl0_d1_reg_i_2_n_0),
        .CO({NLW_overFl0_d1_reg_i_5_CO_UNCONNECTED[3:1],overFl0_d1_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_overFl0_d1_reg_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "IntMultiplier_F250_uid5" *) 
module design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5
   (Cin,
    Mint,
    X);
  output Cin;
  output [24:0]Mint;
  input [21:0]X;

  wire Cin;
  wire [24:0]Mint;
  wire [23:0]Mint__0;
  wire [21:0]X;
  wire bitheapFinalAdd_bh7_n_0;
  wire bitheapFinalAdd_bh7_n_1;
  wire bitheapFinalAdd_bh7_n_10;
  wire bitheapFinalAdd_bh7_n_11;
  wire bitheapFinalAdd_bh7_n_12;
  wire bitheapFinalAdd_bh7_n_13;
  wire bitheapFinalAdd_bh7_n_14;
  wire bitheapFinalAdd_bh7_n_15;
  wire bitheapFinalAdd_bh7_n_16;
  wire bitheapFinalAdd_bh7_n_17;
  wire bitheapFinalAdd_bh7_n_18;
  wire bitheapFinalAdd_bh7_n_19;
  wire bitheapFinalAdd_bh7_n_2;
  wire bitheapFinalAdd_bh7_n_20;
  wire bitheapFinalAdd_bh7_n_21;
  wire bitheapFinalAdd_bh7_n_22;
  wire bitheapFinalAdd_bh7_n_23;
  wire bitheapFinalAdd_bh7_n_3;
  wire bitheapFinalAdd_bh7_n_4;
  wire bitheapFinalAdd_bh7_n_5;
  wire bitheapFinalAdd_bh7_n_6;
  wire bitheapFinalAdd_bh7_n_7;
  wire bitheapFinalAdd_bh7_n_8;
  wire bitheapFinalAdd_bh7_n_9;
  wire tile_0_mult_n_0;
  wire tile_0_mult_n_1;
  wire tile_0_mult_n_10;
  wire tile_0_mult_n_11;
  wire tile_0_mult_n_12;
  wire tile_0_mult_n_13;
  wire tile_0_mult_n_14;
  wire tile_0_mult_n_15;
  wire tile_0_mult_n_16;
  wire tile_0_mult_n_17;
  wire tile_0_mult_n_18;
  wire tile_0_mult_n_19;
  wire tile_0_mult_n_2;
  wire tile_0_mult_n_20;
  wire tile_0_mult_n_21;
  wire tile_0_mult_n_22;
  wire tile_0_mult_n_23;
  wire tile_0_mult_n_3;
  wire tile_0_mult_n_4;
  wire tile_0_mult_n_43;
  wire tile_0_mult_n_5;
  wire tile_0_mult_n_6;
  wire tile_0_mult_n_7;
  wire tile_0_mult_n_8;
  wire tile_0_mult_n_9;

  design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14 bitheapFinalAdd_bh7
       (.Mint({bitheapFinalAdd_bh7_n_4,bitheapFinalAdd_bh7_n_5,bitheapFinalAdd_bh7_n_6,bitheapFinalAdd_bh7_n_7}),
        .Mint_0({bitheapFinalAdd_bh7_n_8,bitheapFinalAdd_bh7_n_9,bitheapFinalAdd_bh7_n_10,bitheapFinalAdd_bh7_n_11}),
        .Mint_1({bitheapFinalAdd_bh7_n_12,bitheapFinalAdd_bh7_n_13,bitheapFinalAdd_bh7_n_14,bitheapFinalAdd_bh7_n_15}),
        .Mint_2({bitheapFinalAdd_bh7_n_16,bitheapFinalAdd_bh7_n_17,bitheapFinalAdd_bh7_n_18,bitheapFinalAdd_bh7_n_19}),
        .Mint_3({bitheapFinalAdd_bh7_n_20,bitheapFinalAdd_bh7_n_21,bitheapFinalAdd_bh7_n_22,bitheapFinalAdd_bh7_n_23}),
        .P({tile_0_mult_n_0,tile_0_mult_n_1,tile_0_mult_n_2,tile_0_mult_n_3,tile_0_mult_n_4,tile_0_mult_n_5,tile_0_mult_n_6,tile_0_mult_n_7,tile_0_mult_n_8,tile_0_mult_n_9,tile_0_mult_n_10,tile_0_mult_n_11,tile_0_mult_n_12,tile_0_mult_n_13,tile_0_mult_n_14,tile_0_mult_n_15,tile_0_mult_n_16,tile_0_mult_n_17,tile_0_mult_n_18,tile_0_mult_n_19,tile_0_mult_n_20,tile_0_mult_n_21,tile_0_mult_n_22,tile_0_mult_n_23}),
        .S({bitheapFinalAdd_bh7_n_0,bitheapFinalAdd_bh7_n_1,bitheapFinalAdd_bh7_n_2,bitheapFinalAdd_bh7_n_3}),
        .\X_1_d1_reg[17]_i_2 (Mint__0));
  design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9 tile_0_mult
       (.CO(tile_0_mult_n_43),
        .Cin(Cin),
        .Cin_1_d1_reg(Mint[24]),
        .Cin_1_d1_reg_0({bitheapFinalAdd_bh7_n_4,bitheapFinalAdd_bh7_n_5,bitheapFinalAdd_bh7_n_6,bitheapFinalAdd_bh7_n_7}),
        .Mint_0(Mint[17:0]),
        .P({tile_0_mult_n_0,tile_0_mult_n_1,tile_0_mult_n_2,tile_0_mult_n_3,tile_0_mult_n_4,tile_0_mult_n_5,tile_0_mult_n_6,tile_0_mult_n_7,tile_0_mult_n_8,tile_0_mult_n_9,tile_0_mult_n_10,tile_0_mult_n_11,tile_0_mult_n_12,tile_0_mult_n_13,tile_0_mult_n_14,tile_0_mult_n_15,tile_0_mult_n_16,tile_0_mult_n_17,tile_0_mult_n_18,tile_0_mult_n_19,tile_0_mult_n_20,tile_0_mult_n_21,tile_0_mult_n_22,tile_0_mult_n_23}),
        .S({bitheapFinalAdd_bh7_n_0,bitheapFinalAdd_bh7_n_1,bitheapFinalAdd_bh7_n_2,bitheapFinalAdd_bh7_n_3}),
        .X(X[15:0]),
        .\X_1_d1_reg[13] ({bitheapFinalAdd_bh7_n_16,bitheapFinalAdd_bh7_n_17,bitheapFinalAdd_bh7_n_18,bitheapFinalAdd_bh7_n_19}),
        .\X_1_d1_reg[17] ({bitheapFinalAdd_bh7_n_20,bitheapFinalAdd_bh7_n_21,bitheapFinalAdd_bh7_n_22,bitheapFinalAdd_bh7_n_23}),
        .\X_1_d1_reg[5] ({bitheapFinalAdd_bh7_n_8,bitheapFinalAdd_bh7_n_9,bitheapFinalAdd_bh7_n_10,bitheapFinalAdd_bh7_n_11}),
        .\X_1_d1_reg[9] ({bitheapFinalAdd_bh7_n_12,bitheapFinalAdd_bh7_n_13,bitheapFinalAdd_bh7_n_14,bitheapFinalAdd_bh7_n_15}));
  design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11 tile_1_mult
       (.CO(tile_0_mult_n_43),
        .Mint_0(Mint__0),
        .Mint_1(Mint[24:18]),
        .X(X[21:16]));
endmodule

(* ORIG_REF_NAME = "IntMultiplier_F250_uid5" *) 
module design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5
   (Cin,
    Mint,
    O,
    Mint_0,
    Mint_1,
    Mint_2,
    Mint_3,
    Mint_4,
    is_stored,
    sys_clk,
    Mint_5,
    Mint_6);
  output Cin;
  output [1:0]Mint;
  output [2:0]O;
  output [3:0]Mint_0;
  output [3:0]Mint_1;
  output [3:0]Mint_2;
  output [3:0]Mint_3;
  output [3:0]Mint_4;
  input is_stored;
  input sys_clk;
  input [16:0]Mint_5;
  input [5:0]Mint_6;

  wire Cin;
  wire [1:0]Mint;
  wire [3:0]Mint_0;
  wire [3:0]Mint_1;
  wire [3:0]Mint_2;
  wire [3:0]Mint_3;
  wire [3:0]Mint_4;
  wire [16:0]Mint_5;
  wire [5:0]Mint_6;
  wire [23:0]Mint__0;
  wire [2:0]O;
  wire bitheapFinalAdd_bh7_n_0;
  wire bitheapFinalAdd_bh7_n_1;
  wire bitheapFinalAdd_bh7_n_10;
  wire bitheapFinalAdd_bh7_n_11;
  wire bitheapFinalAdd_bh7_n_12;
  wire bitheapFinalAdd_bh7_n_13;
  wire bitheapFinalAdd_bh7_n_14;
  wire bitheapFinalAdd_bh7_n_15;
  wire bitheapFinalAdd_bh7_n_16;
  wire bitheapFinalAdd_bh7_n_17;
  wire bitheapFinalAdd_bh7_n_18;
  wire bitheapFinalAdd_bh7_n_19;
  wire bitheapFinalAdd_bh7_n_2;
  wire bitheapFinalAdd_bh7_n_20;
  wire bitheapFinalAdd_bh7_n_21;
  wire bitheapFinalAdd_bh7_n_22;
  wire bitheapFinalAdd_bh7_n_23;
  wire bitheapFinalAdd_bh7_n_3;
  wire bitheapFinalAdd_bh7_n_4;
  wire bitheapFinalAdd_bh7_n_5;
  wire bitheapFinalAdd_bh7_n_6;
  wire bitheapFinalAdd_bh7_n_7;
  wire bitheapFinalAdd_bh7_n_8;
  wire bitheapFinalAdd_bh7_n_9;
  wire is_stored;
  wire sys_clk;
  wire tile_0_mult_n_0;
  wire tile_0_mult_n_1;
  wire tile_0_mult_n_10;
  wire tile_0_mult_n_11;
  wire tile_0_mult_n_12;
  wire tile_0_mult_n_13;
  wire tile_0_mult_n_14;
  wire tile_0_mult_n_15;
  wire tile_0_mult_n_16;
  wire tile_0_mult_n_17;
  wire tile_0_mult_n_18;
  wire tile_0_mult_n_19;
  wire tile_0_mult_n_2;
  wire tile_0_mult_n_20;
  wire tile_0_mult_n_21;
  wire tile_0_mult_n_22;
  wire tile_0_mult_n_23;
  wire tile_0_mult_n_3;
  wire tile_0_mult_n_39;
  wire tile_0_mult_n_4;
  wire tile_0_mult_n_5;
  wire tile_0_mult_n_6;
  wire tile_0_mult_n_7;
  wire tile_0_mult_n_8;
  wire tile_0_mult_n_9;

  design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6 bitheapFinalAdd_bh7
       (.Mint({bitheapFinalAdd_bh7_n_4,bitheapFinalAdd_bh7_n_5,bitheapFinalAdd_bh7_n_6,bitheapFinalAdd_bh7_n_7}),
        .Mint_0({bitheapFinalAdd_bh7_n_8,bitheapFinalAdd_bh7_n_9,bitheapFinalAdd_bh7_n_10,bitheapFinalAdd_bh7_n_11}),
        .Mint_1({bitheapFinalAdd_bh7_n_12,bitheapFinalAdd_bh7_n_13,bitheapFinalAdd_bh7_n_14,bitheapFinalAdd_bh7_n_15}),
        .Mint_2({bitheapFinalAdd_bh7_n_16,bitheapFinalAdd_bh7_n_17,bitheapFinalAdd_bh7_n_18,bitheapFinalAdd_bh7_n_19}),
        .Mint_3({bitheapFinalAdd_bh7_n_20,bitheapFinalAdd_bh7_n_21,bitheapFinalAdd_bh7_n_22,bitheapFinalAdd_bh7_n_23}),
        .P({tile_0_mult_n_0,tile_0_mult_n_1,tile_0_mult_n_2,tile_0_mult_n_3,tile_0_mult_n_4,tile_0_mult_n_5,tile_0_mult_n_6,tile_0_mult_n_7,tile_0_mult_n_8,tile_0_mult_n_9,tile_0_mult_n_10,tile_0_mult_n_11,tile_0_mult_n_12,tile_0_mult_n_13,tile_0_mult_n_14,tile_0_mult_n_15,tile_0_mult_n_16,tile_0_mult_n_17,tile_0_mult_n_18,tile_0_mult_n_19,tile_0_mult_n_20,tile_0_mult_n_21,tile_0_mult_n_22,tile_0_mult_n_23}),
        .S({bitheapFinalAdd_bh7_n_0,bitheapFinalAdd_bh7_n_1,bitheapFinalAdd_bh7_n_2,bitheapFinalAdd_bh7_n_3}),
        .\X_1_d1_reg[17]_i_2__0 (Mint__0));
  design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7 tile_0_mult
       (.CO(tile_0_mult_n_39),
        .Cin(Cin),
        .Cin_1_d1_reg({bitheapFinalAdd_bh7_n_4,bitheapFinalAdd_bh7_n_5,bitheapFinalAdd_bh7_n_6,bitheapFinalAdd_bh7_n_7}),
        .Mint_0(Mint),
        .Mint_1(Mint_0),
        .Mint_2(Mint_1),
        .Mint_3(Mint_2),
        .Mint_4(Mint_3),
        .Mint_5(Mint_5),
        .O(O[2]),
        .P({tile_0_mult_n_0,tile_0_mult_n_1,tile_0_mult_n_2,tile_0_mult_n_3,tile_0_mult_n_4,tile_0_mult_n_5,tile_0_mult_n_6,tile_0_mult_n_7,tile_0_mult_n_8,tile_0_mult_n_9,tile_0_mult_n_10,tile_0_mult_n_11,tile_0_mult_n_12,tile_0_mult_n_13,tile_0_mult_n_14,tile_0_mult_n_15,tile_0_mult_n_16,tile_0_mult_n_17,tile_0_mult_n_18,tile_0_mult_n_19,tile_0_mult_n_20,tile_0_mult_n_21,tile_0_mult_n_22,tile_0_mult_n_23}),
        .S({bitheapFinalAdd_bh7_n_0,bitheapFinalAdd_bh7_n_1,bitheapFinalAdd_bh7_n_2,bitheapFinalAdd_bh7_n_3}),
        .\X_1_d1_reg[13] ({bitheapFinalAdd_bh7_n_16,bitheapFinalAdd_bh7_n_17,bitheapFinalAdd_bh7_n_18,bitheapFinalAdd_bh7_n_19}),
        .\X_1_d1_reg[17] ({bitheapFinalAdd_bh7_n_20,bitheapFinalAdd_bh7_n_21,bitheapFinalAdd_bh7_n_22,bitheapFinalAdd_bh7_n_23}),
        .\X_1_d1_reg[5] ({bitheapFinalAdd_bh7_n_8,bitheapFinalAdd_bh7_n_9,bitheapFinalAdd_bh7_n_10,bitheapFinalAdd_bh7_n_11}),
        .\X_1_d1_reg[9] ({bitheapFinalAdd_bh7_n_12,bitheapFinalAdd_bh7_n_13,bitheapFinalAdd_bh7_n_14,bitheapFinalAdd_bh7_n_15}),
        .is_stored(is_stored),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8 tile_1_mult
       (.CO(tile_0_mult_n_39),
        .Mint_0(Mint__0),
        .Mint_1(Mint_4),
        .Mint_2(Mint_6),
        .O(O));
endmodule

(* ORIG_REF_NAME = "audio_interface_wrapper" *) 
module design_1_audio_interface_wrap_0_0_audio_interface_wrapper
   (debug_static_delay_out_ready,
    debug_static_delay_in_valid,
    Q,
    debug_static_delay_out_valid,
    debug_static_delay_out_data,
    debug_static_delay_in_data,
    m_axi_wvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    ac_bclk_0,
    ws_int_reg,
    m_axi_rready,
    m_axi_bready,
    md_error,
    ac_pbdat_0,
    sys_clk,
    m_axi_rvalid,
    m_axi_wready,
    reset,
    m_axi_bresp,
    m_axi_rdata,
    mclk,
    ac_recdat_0,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_arready);
  output debug_static_delay_out_ready;
  output debug_static_delay_in_valid;
  output [0:0]Q;
  output debug_static_delay_out_valid;
  output [33:0]debug_static_delay_out_data;
  output [33:0]debug_static_delay_in_data;
  output m_axi_wvalid;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output ac_bclk_0;
  output ws_int_reg;
  output m_axi_rready;
  output m_axi_bready;
  output md_error;
  output ac_pbdat_0;
  input sys_clk;
  input m_axi_rvalid;
  input m_axi_wready;
  input reset;
  input [1:0]m_axi_bresp;
  input [31:0]m_axi_rdata;
  input mclk;
  input ac_recdat_0;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input m_axi_awready;
  input m_axi_arready;

  wire [0:0]Q;
  wire ac_bclk_0;
  wire ac_pbdat_0;
  wire ac_recdat_0;
  wire [33:0]debug_static_delay_in_data;
  wire debug_static_delay_in_valid;
  wire [33:0]debug_static_delay_out_data;
  wire debug_static_delay_out_ready;
  wire debug_static_delay_out_valid;
  wire fpc_to_i2s_0_n_10;
  wire fpc_to_i2s_0_n_11;
  wire fpc_to_i2s_0_n_12;
  wire fpc_to_i2s_0_n_13;
  wire fpc_to_i2s_0_n_14;
  wire fpc_to_i2s_0_n_15;
  wire fpc_to_i2s_0_n_16;
  wire fpc_to_i2s_0_n_17;
  wire fpc_to_i2s_0_n_18;
  wire fpc_to_i2s_0_n_19;
  wire fpc_to_i2s_0_n_2;
  wire fpc_to_i2s_0_n_20;
  wire fpc_to_i2s_0_n_21;
  wire fpc_to_i2s_0_n_22;
  wire fpc_to_i2s_0_n_23;
  wire fpc_to_i2s_0_n_24;
  wire fpc_to_i2s_0_n_25;
  wire fpc_to_i2s_0_n_26;
  wire fpc_to_i2s_0_n_27;
  wire fpc_to_i2s_0_n_28;
  wire fpc_to_i2s_0_n_29;
  wire fpc_to_i2s_0_n_4;
  wire fpc_to_i2s_0_n_5;
  wire fpc_to_i2s_0_n_6;
  wire fpc_to_i2s_0_n_7;
  wire fpc_to_i2s_0_n_8;
  wire fpc_to_i2s_0_n_9;
  wire fpc_to_i2s_0_op_out_valid_0;
  wire [0:0]\hs_fifo_0/gen_fifo_n.DUT/data_count_reg ;
  wire \hsm/is_stored ;
  wire \hsm/is_stored0 ;
  wire i2s_to_fpc_0_n_2;
  wire i2s_to_fpc_0_op_in_ready_0;
  wire input_interface_0_l_valid;
  wire [23:0]l_data_out;
  wire [23:0]l_data_rx;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mclk;
  wire md_error;
  wire output_interface_0_n_0;
  wire output_interface_0_n_1;
  wire output_interface_0_n_10;
  wire output_interface_0_n_11;
  wire output_interface_0_n_12;
  wire output_interface_0_n_13;
  wire output_interface_0_n_14;
  wire output_interface_0_n_15;
  wire output_interface_0_n_16;
  wire output_interface_0_n_17;
  wire output_interface_0_n_18;
  wire output_interface_0_n_19;
  wire output_interface_0_n_2;
  wire output_interface_0_n_20;
  wire output_interface_0_n_21;
  wire output_interface_0_n_22;
  wire output_interface_0_n_23;
  wire output_interface_0_n_24;
  wire output_interface_0_n_25;
  wire output_interface_0_n_3;
  wire output_interface_0_n_4;
  wire output_interface_0_n_5;
  wire output_interface_0_n_6;
  wire output_interface_0_n_7;
  wire output_interface_0_n_8;
  wire output_interface_0_n_9;
  wire reset;
  wire static_delay_100_0_n_0;
  wire static_delay_100_0_n_11;
  wire sys_clk;
  wire ws_cnt1;
  wire ws_int_reg;

  design_1_audio_interface_wrap_0_0_fpc_to_i2s fpc_to_i2s_0
       (.DI(fpc_to_i2s_0_n_5),
        .E(\hsm/is_stored0 ),
        .Q(Q),
        .data_count_reg(\hs_fifo_0/gen_fifo_n.DUT/data_count_reg ),
        .\data_count_reg[3] (debug_static_delay_in_valid),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .fpc_to_i2s_0_op_out_valid_0(fpc_to_i2s_0_op_out_valid_0),
        .in_ready_0_reg(debug_static_delay_out_ready),
        .in_ready_0_reg_0(fpc_to_i2s_0_n_4),
        .is_in_ready_0_reg(fpc_to_i2s_0_n_2),
        .is_out_valid_reg(output_interface_0_n_0),
        .is_out_valid_reg_0(output_interface_0_n_1),
        .is_stored(\hsm/is_stored ),
        .is_stored_reg(static_delay_100_0_n_11),
        .local_set_reg(static_delay_100_0_n_0),
        .\out_data_reg[23] ({fpc_to_i2s_0_n_6,fpc_to_i2s_0_n_7,fpc_to_i2s_0_n_8,fpc_to_i2s_0_n_9,fpc_to_i2s_0_n_10,fpc_to_i2s_0_n_11,fpc_to_i2s_0_n_12,fpc_to_i2s_0_n_13,fpc_to_i2s_0_n_14,fpc_to_i2s_0_n_15,fpc_to_i2s_0_n_16,fpc_to_i2s_0_n_17,fpc_to_i2s_0_n_18,fpc_to_i2s_0_n_19,fpc_to_i2s_0_n_20,fpc_to_i2s_0_n_21,fpc_to_i2s_0_n_22,fpc_to_i2s_0_n_23,fpc_to_i2s_0_n_24,fpc_to_i2s_0_n_25,fpc_to_i2s_0_n_26,fpc_to_i2s_0_n_27,fpc_to_i2s_0_n_28,fpc_to_i2s_0_n_29}),
        .reset(reset),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_i2s_to_fpc i2s_to_fpc_0
       (.Q(Q),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .i2s_to_fpc_0_op_in_ready_0(i2s_to_fpc_0_op_in_ready_0),
        .input_interface_0_l_valid(input_interface_0_l_valid),
        .local_set_reg(static_delay_100_0_n_0),
        .out_valid_reg(debug_static_delay_in_valid),
        .out_valid_reg_0(i2s_to_fpc_0_n_2),
        .reset(reset),
        .sys_clk(sys_clk),
        .\temp_data_reg[23] (l_data_out));
  design_1_audio_interface_wrap_0_0_i2s_transceiver i2s_transceiver_0
       (.CO(ws_cnt1),
        .D(output_interface_0_n_2),
        .Q({output_interface_0_n_3,output_interface_0_n_4,output_interface_0_n_5,output_interface_0_n_6,output_interface_0_n_7,output_interface_0_n_8,output_interface_0_n_9,output_interface_0_n_10,output_interface_0_n_11,output_interface_0_n_12,output_interface_0_n_13,output_interface_0_n_14,output_interface_0_n_15,output_interface_0_n_16,output_interface_0_n_17,output_interface_0_n_18,output_interface_0_n_19,output_interface_0_n_20,output_interface_0_n_21,output_interface_0_n_22,output_interface_0_n_23,output_interface_0_n_24,output_interface_0_n_25}),
        .ac_pbdat_0(ac_pbdat_0),
        .ac_recdat_0(ac_recdat_0),
        .\l_data_rx_reg[23]_0 (l_data_rx),
        .mclk(mclk),
        .sclk_int_reg_0(ac_bclk_0),
        .\ws_cnt_reg[0]_0 (static_delay_100_0_n_0),
        .ws_int_reg_0(ws_int_reg));
  design_1_audio_interface_wrap_0_0_input_interface input_interface_0
       (.D(l_data_rx),
        .Q(l_data_out),
        .i2s_to_fpc_0_op_in_ready_0(i2s_to_fpc_0_op_in_ready_0),
        .input_interface_0_l_valid(input_interface_0_l_valid),
        .\l_data_out_reg[23]_0 (static_delay_100_0_n_0),
        .\l_data_store_reg[23]_0 (ws_int_reg),
        .reset(reset),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_output_interface output_interface_0
       (.CO(ws_cnt1),
        .D(output_interface_0_n_2),
        .Q({output_interface_0_n_3,output_interface_0_n_4,output_interface_0_n_5,output_interface_0_n_6,output_interface_0_n_7,output_interface_0_n_8,output_interface_0_n_9,output_interface_0_n_10,output_interface_0_n_11,output_interface_0_n_12,output_interface_0_n_13,output_interface_0_n_14,output_interface_0_n_15,output_interface_0_n_16,output_interface_0_n_17,output_interface_0_n_18,output_interface_0_n_19,output_interface_0_n_20,output_interface_0_n_21,output_interface_0_n_22,output_interface_0_n_23,output_interface_0_n_24,output_interface_0_n_25}),
        .fpc_to_i2s_0_op_out_valid_0(fpc_to_i2s_0_op_out_valid_0),
        .\l_data_store_reg[23]_0 ({fpc_to_i2s_0_n_6,fpc_to_i2s_0_n_7,fpc_to_i2s_0_n_8,fpc_to_i2s_0_n_9,fpc_to_i2s_0_n_10,fpc_to_i2s_0_n_11,fpc_to_i2s_0_n_12,fpc_to_i2s_0_n_13,fpc_to_i2s_0_n_14,fpc_to_i2s_0_n_15,fpc_to_i2s_0_n_16,fpc_to_i2s_0_n_17,fpc_to_i2s_0_n_18,fpc_to_i2s_0_n_19,fpc_to_i2s_0_n_20,fpc_to_i2s_0_n_21,fpc_to_i2s_0_n_22,fpc_to_i2s_0_n_23,fpc_to_i2s_0_n_24,fpc_to_i2s_0_n_25,fpc_to_i2s_0_n_26,fpc_to_i2s_0_n_27,fpc_to_i2s_0_n_28,fpc_to_i2s_0_n_29}),
        .\l_data_store_reg[23]_1 (static_delay_100_0_n_0),
        .l_is_ready_reg_P_0(output_interface_0_n_1),
        .l_sent_reg_0(ws_int_reg),
        .l_stored_reg_0(output_interface_0_n_0),
        .reset(reset),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_static_delay_100 static_delay_100_0
       (.DI(fpc_to_i2s_0_n_5),
        .E(\hsm/is_stored0 ),
        .Q(Q),
        .cache_fresh_reg(fpc_to_i2s_0_n_4),
        .cache_present_reg(static_delay_100_0_n_11),
        .cache_present_reg_0(debug_static_delay_out_ready),
        .\data_count_reg[0] (\hs_fifo_0/gen_fifo_n.DUT/data_count_reg ),
        .\data_count_reg[0]_0 (debug_static_delay_in_valid),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .debug_static_delay_out_valid(debug_static_delay_out_valid),
        .is_stored(\hsm/is_stored ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .md_error(md_error),
        .reset(reset),
        .reset_0(static_delay_100_0_n_0),
        .sys_clk(sys_clk),
        .\temp_data_reg[33] (fpc_to_i2s_0_n_2),
        .\write_segment_reg[0] (i2s_to_fpc_0_n_2));
endmodule

(* ORIG_REF_NAME = "axi_fifo_n3" *) 
module design_1_audio_interface_wrap_0_0_axi_fifo_n3
   (reset_0,
    \data_count_reg[0]_0 ,
    ip2bus_mstwr_src_rdy_n,
    ip2bus_mstwr_req,
    ip2bus_mstrd_req,
    ip2bus_mst_reset,
    ip2bus_mstwr_eof_n,
    S,
    \data_count_reg[27]_0 ,
    \data_count_reg[23]_0 ,
    \data_count_reg[19]_0 ,
    \data_count_reg[15]_0 ,
    \data_count_reg[11]_0 ,
    \data_count_reg[7]_0 ,
    \data_count_reg[3]_0 ,
    Q,
    debug_static_delay_out_valid,
    cache_present_reg_0,
    \FSM_sequential_axiFSM_currentState_reg[2]_0 ,
    DI,
    out_valid_reg,
    out_valid_reg_0,
    out_valid_reg_1,
    out_valid_reg_2,
    out_valid_reg_3,
    out_valid_reg_4,
    out_valid_reg_5,
    E,
    \write_address_reg[5]_0 ,
    \write_address_reg[9]_0 ,
    \write_address_reg[13]_0 ,
    \write_address_reg[17]_0 ,
    \write_address_reg[21]_0 ,
    \write_address_reg[25]_0 ,
    \write_address_reg[29]_0 ,
    \write_address_reg[31]_0 ,
    \write_address_reg[13]_1 ,
    \read_address_reg[5]_0 ,
    \read_address_reg[9]_0 ,
    \read_address_reg[13]_0 ,
    \read_address_reg[17]_0 ,
    \read_address_reg[21]_0 ,
    \read_address_reg[25]_0 ,
    \read_address_reg[29]_0 ,
    \read_address_reg[31]_0 ,
    \read_address_reg[13]_1 ,
    sig_push_cmd_reg,
    sig_llink2wr_strm_tlast,
    debug_static_delay_out_data,
    \ip2bus_mst_addr_reg[31]_0 ,
    \ip2bus_mstwr_d_reg[31]_0 ,
    O,
    sys_clk,
    \data_count_reg[7]_1 ,
    \data_count_reg[11]_1 ,
    \data_count_reg[15]_1 ,
    \data_count_reg[19]_1 ,
    \data_count_reg[23]_1 ,
    \data_count_reg[27]_1 ,
    \data_count_reg[30]_0 ,
    \write_address_reg[5]_1 ,
    \write_address_reg[9]_1 ,
    \write_address_reg[13]_2 ,
    \write_address_reg[17]_1 ,
    \write_address_reg[21]_1 ,
    \write_address_reg[25]_1 ,
    \write_address_reg[29]_1 ,
    \write_address_reg[31]_1 ,
    \read_address_reg[5]_1 ,
    \read_address_reg[9]_1 ,
    \read_address_reg[13]_2 ,
    \read_address_reg[17]_1 ,
    \read_address_reg[21]_1 ,
    \read_address_reg[25]_1 ,
    \read_address_reg[29]_1 ,
    \read_address_reg[31]_1 ,
    cache_present_reg_1,
    \data_count_reg[0]_1 ,
    reset,
    bus2ip_mst_cmplt,
    \temp_data_reg[33] ,
    is_stored,
    bus2ip_mst_cmdack,
    sig_cmd_empty_reg,
    \ram_out_reg[33]_0 ,
    cache_fresh_reg_0,
    ip2bus_mstwr_src_rdy_n_i_reg_0,
    \write_segment_reg[0]_0 ,
    D,
    debug_static_delay_in_data);
  output reset_0;
  output \data_count_reg[0]_0 ;
  output ip2bus_mstwr_src_rdy_n;
  output ip2bus_mstwr_req;
  output ip2bus_mstrd_req;
  output ip2bus_mst_reset;
  output ip2bus_mstwr_eof_n;
  output [2:0]S;
  output [3:0]\data_count_reg[27]_0 ;
  output [3:0]\data_count_reg[23]_0 ;
  output [3:0]\data_count_reg[19]_0 ;
  output [3:0]\data_count_reg[15]_0 ;
  output [3:0]\data_count_reg[11]_0 ;
  output [3:0]\data_count_reg[7]_0 ;
  output [3:0]\data_count_reg[3]_0 ;
  output [0:0]Q;
  output debug_static_delay_out_valid;
  output cache_present_reg_0;
  output [2:0]\FSM_sequential_axiFSM_currentState_reg[2]_0 ;
  output [2:0]DI;
  output [3:0]out_valid_reg;
  output [3:0]out_valid_reg_0;
  output [3:0]out_valid_reg_1;
  output [3:0]out_valid_reg_2;
  output [3:0]out_valid_reg_3;
  output [3:0]out_valid_reg_4;
  output [1:0]out_valid_reg_5;
  output [0:0]E;
  output [2:0]\write_address_reg[5]_0 ;
  output [3:0]\write_address_reg[9]_0 ;
  output [3:0]\write_address_reg[13]_0 ;
  output [3:0]\write_address_reg[17]_0 ;
  output [3:0]\write_address_reg[21]_0 ;
  output [3:0]\write_address_reg[25]_0 ;
  output [3:0]\write_address_reg[29]_0 ;
  output [1:0]\write_address_reg[31]_0 ;
  output [0:0]\write_address_reg[13]_1 ;
  output [2:0]\read_address_reg[5]_0 ;
  output [3:0]\read_address_reg[9]_0 ;
  output [3:0]\read_address_reg[13]_0 ;
  output [3:0]\read_address_reg[17]_0 ;
  output [3:0]\read_address_reg[21]_0 ;
  output [3:0]\read_address_reg[25]_0 ;
  output [3:0]\read_address_reg[29]_0 ;
  output [1:0]\read_address_reg[31]_0 ;
  output [0:0]\read_address_reg[13]_1 ;
  output sig_push_cmd_reg;
  output sig_llink2wr_strm_tlast;
  output [33:0]debug_static_delay_out_data;
  output [28:0]\ip2bus_mst_addr_reg[31]_0 ;
  output [31:0]\ip2bus_mstwr_d_reg[31]_0 ;
  input [3:0]O;
  input sys_clk;
  input [3:0]\data_count_reg[7]_1 ;
  input [3:0]\data_count_reg[11]_1 ;
  input [3:0]\data_count_reg[15]_1 ;
  input [3:0]\data_count_reg[19]_1 ;
  input [3:0]\data_count_reg[23]_1 ;
  input [3:0]\data_count_reg[27]_1 ;
  input [2:0]\data_count_reg[30]_0 ;
  input [2:0]\write_address_reg[5]_1 ;
  input [3:0]\write_address_reg[9]_1 ;
  input [3:0]\write_address_reg[13]_2 ;
  input [3:0]\write_address_reg[17]_1 ;
  input [3:0]\write_address_reg[21]_1 ;
  input [3:0]\write_address_reg[25]_1 ;
  input [3:0]\write_address_reg[29]_1 ;
  input [1:0]\write_address_reg[31]_1 ;
  input [2:0]\read_address_reg[5]_1 ;
  input [3:0]\read_address_reg[9]_1 ;
  input [3:0]\read_address_reg[13]_2 ;
  input [3:0]\read_address_reg[17]_1 ;
  input [3:0]\read_address_reg[21]_1 ;
  input [3:0]\read_address_reg[25]_1 ;
  input [3:0]\read_address_reg[29]_1 ;
  input [1:0]\read_address_reg[31]_1 ;
  input cache_present_reg_1;
  input \data_count_reg[0]_1 ;
  input reset;
  input bus2ip_mst_cmplt;
  input \temp_data_reg[33] ;
  input is_stored;
  input bus2ip_mst_cmdack;
  input sig_cmd_empty_reg;
  input \ram_out_reg[33]_0 ;
  input cache_fresh_reg_0;
  input ip2bus_mstwr_src_rdy_n_i_reg_0;
  input \write_segment_reg[0]_0 ;
  input [31:0]D;
  input [33:0]debug_static_delay_in_data;

  wire [31:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_mainFSM_currentState[0]_i_1_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[0]_i_3_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[0]_i_4_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[0]_i_5_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[1]_i_1_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[1]_i_2_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[2]_i_1_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[3]_i_1_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[3]_i_2_n_0 ;
  wire \FSM_onehot_mainFSM_currentState[4]_i_1_n_0 ;
  wire \FSM_onehot_mainFSM_currentState_reg_n_0_[1] ;
  wire \FSM_onehot_mainFSM_currentState_reg_n_0_[3] ;
  wire \FSM_onehot_mainFSM_currentState_reg_n_0_[4] ;
  wire \FSM_sequential_axiFSM_currentState[2]_i_2_n_0 ;
  wire \FSM_sequential_axiFSM_currentState[2]_i_3_n_0 ;
  wire [2:0]\FSM_sequential_axiFSM_currentState_reg[2]_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [2:0]S;
  wire [2:0]axiFSM_currentState__0;
  wire [2:0]axiFSM_prevState;
  wire \axiFSM_prevState_reg_n_0_[0] ;
  wire \axiFSM_prevState_reg_n_0_[1] ;
  wire \axiFSM_prevState_reg_n_0_[2] ;
  wire \buffer_out_data[33]_i_1_n_0 ;
  wire bus2ip_mst_cmdack;
  wire bus2ip_mst_cmplt;
  wire cache_fresh;
  wire cache_fresh_i_10_n_0;
  wire cache_fresh_i_1_n_0;
  wire cache_fresh_i_3_n_0;
  wire cache_fresh_i_4_n_0;
  wire cache_fresh_i_5_n_0;
  wire cache_fresh_i_6_n_0;
  wire cache_fresh_i_7_n_0;
  wire cache_fresh_i_8_n_0;
  wire cache_fresh_i_9_n_0;
  wire cache_fresh_reg_0;
  wire cache_fresh_reg_n_0;
  wire cache_present_i_1_n_0;
  wire cache_present_reg_0;
  wire cache_present_reg_1;
  wire cache_present_reg_n_0;
  wire data_count;
  wire [30:1]data_count_reg;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[0]_1 ;
  wire [3:0]\data_count_reg[11]_0 ;
  wire [3:0]\data_count_reg[11]_1 ;
  wire [3:0]\data_count_reg[15]_0 ;
  wire [3:0]\data_count_reg[15]_1 ;
  wire [3:0]\data_count_reg[19]_0 ;
  wire [3:0]\data_count_reg[19]_1 ;
  wire [3:0]\data_count_reg[23]_0 ;
  wire [3:0]\data_count_reg[23]_1 ;
  wire [3:0]\data_count_reg[27]_0 ;
  wire [3:0]\data_count_reg[27]_1 ;
  wire [2:0]\data_count_reg[30]_0 ;
  wire [3:0]\data_count_reg[3]_0 ;
  wire [3:0]\data_count_reg[7]_0 ;
  wire [3:0]\data_count_reg[7]_1 ;
  wire [33:0]debug_static_delay_in_data;
  wire [33:0]debug_static_delay_out_data;
  wire debug_static_delay_out_valid;
  wire debug_static_delay_out_valid_INST_0_i_2_n_0;
  wire debug_static_delay_out_valid_INST_0_i_3_n_0;
  wire debug_static_delay_out_valid_INST_0_i_4_n_0;
  wire debug_static_delay_out_valid_INST_0_i_5_n_0;
  wire debug_static_delay_out_valid_INST_0_i_6_n_0;
  wire debug_static_delay_out_valid_INST_0_i_7_n_0;
  wire debug_static_delay_out_valid_INST_0_i_8_n_0;
  wire debug_static_delay_out_valid_INST_0_i_9_n_0;
  wire i___150_carry_i_10_n_0;
  wire i___150_carry_i_11_n_0;
  wire i___150_carry_i_12_n_0;
  wire i___150_carry_i_5_n_0;
  wire i___150_carry_i_6_n_0;
  wire i___150_carry_i_7_n_0;
  wire i___150_carry_i_8_n_0;
  wire i___150_carry_i_9_n_0;
  wire i___91_carry_i_10_n_0;
  wire i___91_carry_i_11_n_0;
  wire i___91_carry_i_12_n_0;
  wire i___91_carry_i_5_n_0;
  wire i___91_carry_i_6_n_0;
  wire i___91_carry_i_7_n_0;
  wire i___91_carry_i_8_n_0;
  wire i___91_carry_i_9_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__0_i_9_n_1;
  wire i__carry__0_i_9_n_2;
  wire i__carry__0_i_9_n_3;
  wire i__carry__0_i_9_n_4;
  wire i__carry__0_i_9_n_5;
  wire i__carry__0_i_9_n_6;
  wire i__carry__0_i_9_n_7;
  wire i__carry__1_i_9_n_0;
  wire i__carry__1_i_9_n_1;
  wire i__carry__1_i_9_n_2;
  wire i__carry__1_i_9_n_3;
  wire i__carry__1_i_9_n_4;
  wire i__carry__1_i_9_n_5;
  wire i__carry__1_i_9_n_6;
  wire i__carry__1_i_9_n_7;
  wire i__carry__2_i_9_n_0;
  wire i__carry__2_i_9_n_1;
  wire i__carry__2_i_9_n_2;
  wire i__carry__2_i_9_n_3;
  wire i__carry__2_i_9_n_4;
  wire i__carry__2_i_9_n_5;
  wire i__carry__2_i_9_n_6;
  wire i__carry__2_i_9_n_7;
  wire i__carry__3_i_9_n_0;
  wire i__carry__3_i_9_n_1;
  wire i__carry__3_i_9_n_2;
  wire i__carry__3_i_9_n_3;
  wire i__carry__3_i_9_n_4;
  wire i__carry__3_i_9_n_5;
  wire i__carry__3_i_9_n_6;
  wire i__carry__3_i_9_n_7;
  wire i__carry__4_i_9_n_0;
  wire i__carry__4_i_9_n_1;
  wire i__carry__4_i_9_n_2;
  wire i__carry__4_i_9_n_3;
  wire i__carry__4_i_9_n_4;
  wire i__carry__4_i_9_n_5;
  wire i__carry__4_i_9_n_6;
  wire i__carry__4_i_9_n_7;
  wire i__carry__5_i_9_n_0;
  wire i__carry__5_i_9_n_1;
  wire i__carry__5_i_9_n_2;
  wire i__carry__5_i_9_n_3;
  wire i__carry__5_i_9_n_4;
  wire i__carry__5_i_9_n_5;
  wire i__carry__5_i_9_n_6;
  wire i__carry__5_i_9_n_7;
  wire i__carry__6_i_6_n_3;
  wire i__carry__6_i_6_n_6;
  wire i__carry__6_i_6_n_7;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_9_n_0;
  wire i__carry_i_9_n_1;
  wire i__carry_i_9_n_2;
  wire i__carry_i_9_n_3;
  wire i__carry_i_9_n_4;
  wire i__carry_i_9_n_5;
  wire i__carry_i_9_n_6;
  wire i__carry_i_9_n_7;
  wire ip2bus_mst_addr0;
  wire \ip2bus_mst_addr[10]_i_1_n_0 ;
  wire \ip2bus_mst_addr[11]_i_1_n_0 ;
  wire \ip2bus_mst_addr[12]_i_1_n_0 ;
  wire \ip2bus_mst_addr[13]_i_1_n_0 ;
  wire \ip2bus_mst_addr[14]_i_1_n_0 ;
  wire \ip2bus_mst_addr[15]_i_1_n_0 ;
  wire \ip2bus_mst_addr[16]_i_1_n_0 ;
  wire \ip2bus_mst_addr[17]_i_1_n_0 ;
  wire \ip2bus_mst_addr[18]_i_1_n_0 ;
  wire \ip2bus_mst_addr[19]_i_1_n_0 ;
  wire \ip2bus_mst_addr[20]_i_1_n_0 ;
  wire \ip2bus_mst_addr[21]_i_1_n_0 ;
  wire \ip2bus_mst_addr[22]_i_1_n_0 ;
  wire \ip2bus_mst_addr[23]_i_1_n_0 ;
  wire \ip2bus_mst_addr[24]_i_1_n_0 ;
  wire \ip2bus_mst_addr[25]_i_1_n_0 ;
  wire \ip2bus_mst_addr[26]_i_1_n_0 ;
  wire \ip2bus_mst_addr[27]_i_1_n_0 ;
  wire \ip2bus_mst_addr[28]_i_1_n_0 ;
  wire \ip2bus_mst_addr[29]_i_1_n_0 ;
  wire \ip2bus_mst_addr[30]_i_1_n_0 ;
  wire \ip2bus_mst_addr[31]_i_2_n_0 ;
  wire \ip2bus_mst_addr[3]_i_1_n_0 ;
  wire \ip2bus_mst_addr[4]_i_1_n_0 ;
  wire \ip2bus_mst_addr[5]_i_1_n_0 ;
  wire \ip2bus_mst_addr[6]_i_1_n_0 ;
  wire \ip2bus_mst_addr[7]_i_1_n_0 ;
  wire \ip2bus_mst_addr[8]_i_1_n_0 ;
  wire \ip2bus_mst_addr[9]_i_1_n_0 ;
  wire [28:0]\ip2bus_mst_addr_reg[31]_0 ;
  wire ip2bus_mst_length_i;
  wire ip2bus_mst_reset;
  wire ip2bus_mst_reset_i_1_n_0;
  wire ip2bus_mstrd_req;
  wire ip2bus_mstrd_req_i_1_n_0;
  wire \ip2bus_mstwr_d[0]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[10]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[11]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[12]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[13]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[14]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[15]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[16]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[17]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[18]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[19]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[1]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[20]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[21]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[22]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[23]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[24]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[25]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[26]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[27]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[28]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[29]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[2]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[30]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[31]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[3]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[4]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[5]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[6]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[7]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[8]_i_1_n_0 ;
  wire \ip2bus_mstwr_d[9]_i_1_n_0 ;
  wire [31:0]\ip2bus_mstwr_d_reg[31]_0 ;
  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_eof_n_i_i_1_n_0;
  wire ip2bus_mstwr_req;
  wire ip2bus_mstwr_req_i_1_n_0;
  wire ip2bus_mstwr_src_rdy_n;
  wire ip2bus_mstwr_src_rdy_n_i_i_1_n_0;
  wire ip2bus_mstwr_src_rdy_n_i_i_3_n_0;
  wire ip2bus_mstwr_src_rdy_n_i_reg_0;
  wire is_large_ram;
  wire is_stored;
  wire [1:0]mainFSM_prevState;
  wire \mainFSM_prevState_reg_n_0_[0] ;
  wire \mainFSM_prevState_reg_n_0_[1] ;
  wire \mainFSM_prevState_reg_n_0_[2] ;
  wire [3:0]out_valid_reg;
  wire [3:0]out_valid_reg_0;
  wire [3:0]out_valid_reg_1;
  wire [3:0]out_valid_reg_2;
  wire [3:0]out_valid_reg_3;
  wire [3:0]out_valid_reg_4;
  wire [1:0]out_valid_reg_5;
  wire [31:4]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_0 ;
  wire \plusOp_inferred__0/i__carry__2_n_1 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__3_n_0 ;
  wire \plusOp_inferred__0/i__carry__3_n_1 ;
  wire \plusOp_inferred__0/i__carry__3_n_2 ;
  wire \plusOp_inferred__0/i__carry__3_n_3 ;
  wire \plusOp_inferred__0/i__carry__4_n_0 ;
  wire \plusOp_inferred__0/i__carry__4_n_1 ;
  wire \plusOp_inferred__0/i__carry__4_n_2 ;
  wire \plusOp_inferred__0/i__carry__4_n_3 ;
  wire \plusOp_inferred__0/i__carry__5_n_0 ;
  wire \plusOp_inferred__0/i__carry__5_n_1 ;
  wire \plusOp_inferred__0/i__carry__5_n_2 ;
  wire \plusOp_inferred__0/i__carry__5_n_3 ;
  wire \plusOp_inferred__0/i__carry__6_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire ram;
  wire \ram[33]_i_2_n_0 ;
  wire \ram[33]_i_3_n_0 ;
  wire [33:0]ram__0;
  wire [31:31]ram_out;
  wire \ram_out[32]_i_1_n_0 ;
  wire \ram_out[33]_i_1_n_0 ;
  wire \ram_out_reg[33]_0 ;
  wire \ram_out_reg_n_0_[0] ;
  wire \ram_out_reg_n_0_[10] ;
  wire \ram_out_reg_n_0_[11] ;
  wire \ram_out_reg_n_0_[12] ;
  wire \ram_out_reg_n_0_[13] ;
  wire \ram_out_reg_n_0_[14] ;
  wire \ram_out_reg_n_0_[15] ;
  wire \ram_out_reg_n_0_[16] ;
  wire \ram_out_reg_n_0_[17] ;
  wire \ram_out_reg_n_0_[18] ;
  wire \ram_out_reg_n_0_[19] ;
  wire \ram_out_reg_n_0_[1] ;
  wire \ram_out_reg_n_0_[20] ;
  wire \ram_out_reg_n_0_[21] ;
  wire \ram_out_reg_n_0_[22] ;
  wire \ram_out_reg_n_0_[23] ;
  wire \ram_out_reg_n_0_[24] ;
  wire \ram_out_reg_n_0_[25] ;
  wire \ram_out_reg_n_0_[26] ;
  wire \ram_out_reg_n_0_[27] ;
  wire \ram_out_reg_n_0_[28] ;
  wire \ram_out_reg_n_0_[29] ;
  wire \ram_out_reg_n_0_[2] ;
  wire \ram_out_reg_n_0_[30] ;
  wire \ram_out_reg_n_0_[31] ;
  wire \ram_out_reg_n_0_[32] ;
  wire \ram_out_reg_n_0_[33] ;
  wire \ram_out_reg_n_0_[3] ;
  wire \ram_out_reg_n_0_[4] ;
  wire \ram_out_reg_n_0_[5] ;
  wire \ram_out_reg_n_0_[6] ;
  wire \ram_out_reg_n_0_[7] ;
  wire \ram_out_reg_n_0_[8] ;
  wire \ram_out_reg_n_0_[9] ;
  wire read_address;
  wire [31:3]read_address_reg;
  wire [3:0]\read_address_reg[13]_0 ;
  wire [0:0]\read_address_reg[13]_1 ;
  wire [3:0]\read_address_reg[13]_2 ;
  wire [3:0]\read_address_reg[17]_0 ;
  wire [3:0]\read_address_reg[17]_1 ;
  wire [3:0]\read_address_reg[21]_0 ;
  wire [3:0]\read_address_reg[21]_1 ;
  wire [3:0]\read_address_reg[25]_0 ;
  wire [3:0]\read_address_reg[25]_1 ;
  wire [3:0]\read_address_reg[29]_0 ;
  wire [3:0]\read_address_reg[29]_1 ;
  wire [1:0]\read_address_reg[31]_0 ;
  wire [1:0]\read_address_reg[31]_1 ;
  wire [2:0]\read_address_reg[5]_0 ;
  wire [2:0]\read_address_reg[5]_1 ;
  wire [3:0]\read_address_reg[9]_0 ;
  wire [3:0]\read_address_reg[9]_1 ;
  wire \read_segment[0]_i_1_n_0 ;
  wire \read_segment[1]_i_1_n_0 ;
  wire \read_segment[1]_i_2_n_0 ;
  wire \read_segment_reg_n_0_[0] ;
  wire \read_segment_reg_n_0_[1] ;
  wire reset;
  wire reset_0;
  wire reset_count;
  wire \reset_count[0]_i_1_n_0 ;
  wire \reset_count[1]_i_1_n_0 ;
  wire \reset_count[2]_i_1_n_0 ;
  wire \reset_count[3]_i_2_n_0 ;
  wire \reset_count[3]_i_3_n_0 ;
  wire \reset_count[3]_i_4_n_0 ;
  wire \reset_count_reg_n_0_[0] ;
  wire \reset_count_reg_n_0_[1] ;
  wire \reset_count_reg_n_0_[2] ;
  wire \reset_count_reg_n_0_[3] ;
  wire reset_done_i_1_n_0;
  wire reset_done_i_2_n_0;
  wire reset_done_reg_n_0;
  wire sig_cmd_empty_reg;
  wire sig_llink2wr_strm_tlast;
  wire sig_push_cmd_reg;
  wire sys_clk;
  wire \temp_data_reg[33] ;
  wire [31:3]write_address_reg;
  wire [3:0]\write_address_reg[13]_0 ;
  wire [0:0]\write_address_reg[13]_1 ;
  wire [3:0]\write_address_reg[13]_2 ;
  wire [3:0]\write_address_reg[17]_0 ;
  wire [3:0]\write_address_reg[17]_1 ;
  wire [3:0]\write_address_reg[21]_0 ;
  wire [3:0]\write_address_reg[21]_1 ;
  wire [3:0]\write_address_reg[25]_0 ;
  wire [3:0]\write_address_reg[25]_1 ;
  wire [3:0]\write_address_reg[29]_0 ;
  wire [3:0]\write_address_reg[29]_1 ;
  wire [1:0]\write_address_reg[31]_0 ;
  wire [1:0]\write_address_reg[31]_1 ;
  wire [2:0]\write_address_reg[5]_0 ;
  wire [2:0]\write_address_reg[5]_1 ;
  wire [3:0]\write_address_reg[9]_0 ;
  wire [3:0]\write_address_reg[9]_1 ;
  wire \write_segment[0]_i_1_n_0 ;
  wire \write_segment[0]_i_2_n_0 ;
  wire \write_segment[1]_i_1_n_0 ;
  wire \write_segment[1]_i_2_n_0 ;
  wire \write_segment[1]_i_3_n_0 ;
  wire \write_segment_reg[0]_0 ;
  wire \write_segment_reg_n_0_[0] ;
  wire \write_segment_reg_n_0_[1] ;
  wire [3:1]NLW_i__carry__6_i_6_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__6_i_6_O_UNCONNECTED;
  wire [1:0]NLW_plusOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [1:0]\NLW_plusOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \FSM_onehot_mainFSM_currentState[0]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I1(Q),
        .I2(\data_count_reg[0]_1 ),
        .I3(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .I4(\FSM_onehot_mainFSM_currentState[0]_i_3_n_0 ),
        .I5(cache_fresh),
        .O(\FSM_onehot_mainFSM_currentState[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    \FSM_onehot_mainFSM_currentState[0]_i_2 
       (.I0(\FSM_onehot_mainFSM_currentState[0]_i_4_n_0 ),
        .I1(debug_static_delay_out_valid_INST_0_i_4_n_0),
        .I2(\mainFSM_prevState_reg_n_0_[0] ),
        .I3(\mainFSM_prevState_reg_n_0_[1] ),
        .I4(\mainFSM_prevState_reg_n_0_[2] ),
        .I5(\FSM_onehot_mainFSM_currentState[0]_i_5_n_0 ),
        .O(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \FSM_onehot_mainFSM_currentState[0]_i_3 
       (.I0(\write_segment_reg_n_0_[0] ),
        .I1(\write_segment_reg_n_0_[1] ),
        .I2(is_large_ram),
        .I3(bus2ip_mst_cmplt),
        .O(\FSM_onehot_mainFSM_currentState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_mainFSM_currentState[0]_i_4 
       (.I0(debug_static_delay_out_valid_INST_0_i_5_n_0),
        .I1(data_count_reg[25]),
        .I2(data_count_reg[23]),
        .I3(data_count_reg[17]),
        .I4(data_count_reg[14]),
        .I5(debug_static_delay_out_valid_INST_0_i_3_n_0),
        .O(\FSM_onehot_mainFSM_currentState[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_mainFSM_currentState[0]_i_5 
       (.I0(cache_fresh_reg_n_0),
        .I1(cache_present_reg_n_0),
        .O(\FSM_onehot_mainFSM_currentState[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F888F8F8)) 
    \FSM_onehot_mainFSM_currentState[1]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I2(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I3(is_large_ram),
        .I4(bus2ip_mst_cmplt),
        .I5(\FSM_onehot_mainFSM_currentState[1]_i_2_n_0 ),
        .O(\FSM_onehot_mainFSM_currentState[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_mainFSM_currentState[1]_i_2 
       (.I0(\read_segment_reg_n_0_[0] ),
        .I1(bus2ip_mst_cmplt),
        .I2(\read_segment_reg_n_0_[1] ),
        .O(\FSM_onehot_mainFSM_currentState[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0080A0A0)) 
    \FSM_onehot_mainFSM_currentState[2]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I1(\read_segment_reg_n_0_[0] ),
        .I2(bus2ip_mst_cmplt),
        .I3(\read_segment_reg_n_0_[1] ),
        .I4(is_large_ram),
        .O(\FSM_onehot_mainFSM_currentState[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808880)) 
    \FSM_onehot_mainFSM_currentState[3]_i_1 
       (.I0(Q),
        .I1(\data_count_reg[0]_1 ),
        .I2(\FSM_onehot_mainFSM_currentState[3]_i_2_n_0 ),
        .I3(debug_static_delay_out_valid_INST_0_i_4_n_0),
        .I4(debug_static_delay_out_valid_INST_0_i_3_n_0),
        .I5(debug_static_delay_out_valid_INST_0_i_2_n_0),
        .O(\FSM_onehot_mainFSM_currentState[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \FSM_onehot_mainFSM_currentState[3]_i_2 
       (.I0(cache_present_reg_n_0),
        .I1(cache_fresh_reg_n_0),
        .I2(\mainFSM_prevState_reg_n_0_[2] ),
        .I3(\mainFSM_prevState_reg_n_0_[1] ),
        .I4(\mainFSM_prevState_reg_n_0_[0] ),
        .O(\FSM_onehot_mainFSM_currentState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFFFFAAAAAAAA)) 
    \FSM_onehot_mainFSM_currentState[4]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[3] ),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .I4(bus2ip_mst_cmplt),
        .I5(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .O(\FSM_onehot_mainFSM_currentState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_mainFSM_currentState_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_mainFSM_currentState[0]_i_1_n_0 ),
        .PRE(reset_0),
        .Q(Q));
  (* FSM_ENCODED_STATES = "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mainFSM_currentState_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\FSM_onehot_mainFSM_currentState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mainFSM_currentState_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\FSM_onehot_mainFSM_currentState[2]_i_1_n_0 ),
        .Q(cache_fresh));
  (* FSM_ENCODED_STATES = "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mainFSM_currentState_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\FSM_onehot_mainFSM_currentState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_mainFSM_currentState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mainFSM_currentState_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\FSM_onehot_mainFSM_currentState[4]_i_1_n_0 ),
        .Q(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'h037303700F430F40)) 
    \FSM_sequential_axiFSM_currentState[0]_i_1 
       (.I0(bus2ip_mst_cmplt),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I4(\FSM_sequential_axiFSM_currentState[2]_i_2_n_0 ),
        .I5(bus2ip_mst_cmdack),
        .O(axiFSM_currentState__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h3414FCDC)) 
    \FSM_sequential_axiFSM_currentState[1]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I3(bus2ip_mst_cmdack),
        .I4(bus2ip_mst_cmplt),
        .O(axiFSM_currentState__0[1]));
  LUT6 #(
    .INIT(64'h0000FF00FF04FF04)) 
    \FSM_sequential_axiFSM_currentState[2]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_axiFSM_currentState[2]_i_3_n_0 ),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I4(bus2ip_mst_cmplt),
        .I5(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .O(axiFSM_currentState__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_axiFSM_currentState[2]_i_2 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I1(reset_done_reg_n_0),
        .O(\FSM_sequential_axiFSM_currentState[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_axiFSM_currentState[2]_i_3 
       (.I0(reset_done_reg_n_0),
        .I1(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .O(\FSM_sequential_axiFSM_currentState[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_axiFSM_currentState_reg[0] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_currentState__0[0]),
        .Q(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_axiFSM_currentState_reg[1] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_currentState__0[1]),
        .Q(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_axiFSM_currentState_reg[2] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_currentState__0[2]),
        .Q(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \axiFSM_prevState[0]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .O(axiFSM_prevState[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axiFSM_prevState[1]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .O(axiFSM_prevState[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axiFSM_prevState[2]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .O(axiFSM_prevState[2]));
  FDRE #(
    .INIT(1'b0)) 
    \axiFSM_prevState_reg[0] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_prevState[0]),
        .Q(\axiFSM_prevState_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axiFSM_prevState_reg[1] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_prevState[1]),
        .Q(\axiFSM_prevState_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axiFSM_prevState_reg[2] 
       (.C(sys_clk),
        .CE(reset),
        .D(axiFSM_prevState[2]),
        .Q(\axiFSM_prevState_reg_n_0_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \buffer_out_data[33]_i_1 
       (.I0(cache_fresh),
        .I1(Q),
        .I2(\data_count_reg[0]_1 ),
        .I3(cache_present_reg_1),
        .O(\buffer_out_data[33]_i_1_n_0 ));
  FDCE \buffer_out_data_reg[0] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[0] ),
        .Q(debug_static_delay_out_data[0]));
  FDCE \buffer_out_data_reg[10] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[10] ),
        .Q(debug_static_delay_out_data[10]));
  FDCE \buffer_out_data_reg[11] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[11] ),
        .Q(debug_static_delay_out_data[11]));
  FDCE \buffer_out_data_reg[12] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[12] ),
        .Q(debug_static_delay_out_data[12]));
  FDCE \buffer_out_data_reg[13] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[13] ),
        .Q(debug_static_delay_out_data[13]));
  FDCE \buffer_out_data_reg[14] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[14] ),
        .Q(debug_static_delay_out_data[14]));
  FDCE \buffer_out_data_reg[15] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[15] ),
        .Q(debug_static_delay_out_data[15]));
  FDCE \buffer_out_data_reg[16] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[16] ),
        .Q(debug_static_delay_out_data[16]));
  FDCE \buffer_out_data_reg[17] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[17] ),
        .Q(debug_static_delay_out_data[17]));
  FDCE \buffer_out_data_reg[18] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[18] ),
        .Q(debug_static_delay_out_data[18]));
  FDCE \buffer_out_data_reg[19] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[19] ),
        .Q(debug_static_delay_out_data[19]));
  FDCE \buffer_out_data_reg[1] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[1] ),
        .Q(debug_static_delay_out_data[1]));
  FDCE \buffer_out_data_reg[20] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[20] ),
        .Q(debug_static_delay_out_data[20]));
  FDCE \buffer_out_data_reg[21] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[21] ),
        .Q(debug_static_delay_out_data[21]));
  FDCE \buffer_out_data_reg[22] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[22] ),
        .Q(debug_static_delay_out_data[22]));
  FDCE \buffer_out_data_reg[23] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[23] ),
        .Q(debug_static_delay_out_data[23]));
  FDCE \buffer_out_data_reg[24] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[24] ),
        .Q(debug_static_delay_out_data[24]));
  FDCE \buffer_out_data_reg[25] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[25] ),
        .Q(debug_static_delay_out_data[25]));
  FDCE \buffer_out_data_reg[26] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[26] ),
        .Q(debug_static_delay_out_data[26]));
  FDCE \buffer_out_data_reg[27] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[27] ),
        .Q(debug_static_delay_out_data[27]));
  FDCE \buffer_out_data_reg[28] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[28] ),
        .Q(debug_static_delay_out_data[28]));
  FDCE \buffer_out_data_reg[29] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[29] ),
        .Q(debug_static_delay_out_data[29]));
  FDCE \buffer_out_data_reg[2] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[2] ),
        .Q(debug_static_delay_out_data[2]));
  FDCE \buffer_out_data_reg[30] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[30] ),
        .Q(debug_static_delay_out_data[30]));
  FDCE \buffer_out_data_reg[31] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[31] ),
        .Q(debug_static_delay_out_data[31]));
  FDCE \buffer_out_data_reg[32] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[32] ),
        .Q(debug_static_delay_out_data[32]));
  FDCE \buffer_out_data_reg[33] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[33] ),
        .Q(debug_static_delay_out_data[33]));
  FDCE \buffer_out_data_reg[3] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[3] ),
        .Q(debug_static_delay_out_data[3]));
  FDCE \buffer_out_data_reg[4] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[4] ),
        .Q(debug_static_delay_out_data[4]));
  FDCE \buffer_out_data_reg[5] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[5] ),
        .Q(debug_static_delay_out_data[5]));
  FDCE \buffer_out_data_reg[6] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[6] ),
        .Q(debug_static_delay_out_data[6]));
  FDCE \buffer_out_data_reg[7] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[7] ),
        .Q(debug_static_delay_out_data[7]));
  FDCE \buffer_out_data_reg[8] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[8] ),
        .Q(debug_static_delay_out_data[8]));
  FDCE \buffer_out_data_reg[9] 
       (.C(sys_clk),
        .CE(\buffer_out_data[33]_i_1_n_0 ),
        .CLR(reset_0),
        .D(\ram_out_reg_n_0_[9] ),
        .Q(debug_static_delay_out_data[9]));
  LUT6 #(
    .INIT(64'hFFFF777FAAAA0000)) 
    cache_fresh_i_1
       (.I0(reset),
        .I1(cache_fresh_reg_0),
        .I2(cache_fresh_i_3_n_0),
        .I3(cache_fresh_i_4_n_0),
        .I4(cache_fresh),
        .I5(cache_fresh_reg_n_0),
        .O(cache_fresh_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_10
       (.I0(i__carry__4_i_9_n_4),
        .I1(i__carry__4_i_9_n_7),
        .I2(i__carry__4_i_9_n_6),
        .I3(i__carry__0_i_9_n_5),
        .O(cache_fresh_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cache_fresh_i_3
       (.I0(cache_fresh_i_5_n_0),
        .I1(cache_fresh_i_6_n_0),
        .I2(i__carry__6_i_6_n_7),
        .I3(i__carry__0_i_9_n_4),
        .I4(i__carry__6_i_6_n_6),
        .I5(i__carry__5_i_9_n_7),
        .O(cache_fresh_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_4
       (.I0(cache_fresh_i_7_n_0),
        .I1(cache_fresh_i_8_n_0),
        .I2(cache_fresh_i_9_n_0),
        .I3(cache_fresh_i_10_n_0),
        .O(cache_fresh_i_4_n_0));
  LUT6 #(
    .INIT(64'hFEEE000000000000)) 
    cache_fresh_i_5
       (.I0(i__carry_i_9_n_5),
        .I1(i__carry_i_9_n_4),
        .I2(i__carry_i_9_n_7),
        .I3(i__carry_i_9_n_6),
        .I4(i__carry__0_i_9_n_6),
        .I5(i__carry__0_i_9_n_7),
        .O(cache_fresh_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_6
       (.I0(i__carry__5_i_9_n_4),
        .I1(i__carry__5_i_9_n_5),
        .I2(i__carry__3_i_9_n_5),
        .I3(i__carry__2_i_9_n_5),
        .O(cache_fresh_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_7
       (.I0(i__carry__5_i_9_n_6),
        .I1(i__carry__2_i_9_n_6),
        .I2(i__carry__3_i_9_n_7),
        .I3(i__carry__1_i_9_n_5),
        .O(cache_fresh_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_8
       (.I0(i__carry__2_i_9_n_4),
        .I1(i__carry__1_i_9_n_7),
        .I2(i__carry__4_i_9_n_5),
        .I3(i__carry__1_i_9_n_6),
        .O(cache_fresh_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cache_fresh_i_9
       (.I0(i__carry__3_i_9_n_4),
        .I1(i__carry__1_i_9_n_4),
        .I2(i__carry__3_i_9_n_6),
        .I3(i__carry__2_i_9_n_7),
        .O(cache_fresh_i_9_n_0));
  FDRE cache_fresh_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(cache_fresh_i_1_n_0),
        .Q(cache_fresh_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFFF0F00000)) 
    cache_present_i_1
       (.I0(cache_present_reg_0),
        .I1(Q),
        .I2(reset),
        .I3(cache_present_reg_1),
        .I4(cache_fresh),
        .I5(cache_present_reg_n_0),
        .O(cache_present_i_1_n_0));
  FDRE cache_present_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(cache_present_i_1_n_0),
        .Q(cache_present_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08C0)) 
    \data_count[0]_i_1 
       (.I0(cache_present_reg_0),
        .I1(Q),
        .I2(\data_count_reg[0]_1 ),
        .I3(cache_present_reg_1),
        .O(data_count));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[0] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(O[0]),
        .Q(\data_count_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[11]_1 [2]),
        .Q(data_count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[11]_1 [3]),
        .Q(data_count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[15]_1 [0]),
        .Q(data_count_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[15]_1 [1]),
        .Q(data_count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[15]_1 [2]),
        .Q(data_count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[15]_1 [3]),
        .Q(data_count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[16] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[19]_1 [0]),
        .Q(data_count_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[17] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[19]_1 [1]),
        .Q(data_count_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[18] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[19]_1 [2]),
        .Q(data_count_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[19] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[19]_1 [3]),
        .Q(data_count_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(O[1]),
        .Q(data_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[20] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[23]_1 [0]),
        .Q(data_count_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[21] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[23]_1 [1]),
        .Q(data_count_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[22] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[23]_1 [2]),
        .Q(data_count_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[23] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[23]_1 [3]),
        .Q(data_count_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[24] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[27]_1 [0]),
        .Q(data_count_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[25] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[27]_1 [1]),
        .Q(data_count_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[26] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[27]_1 [2]),
        .Q(data_count_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[27] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[27]_1 [3]),
        .Q(data_count_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[28] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[30]_0 [0]),
        .Q(data_count_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[29] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[30]_0 [1]),
        .Q(data_count_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(O[2]),
        .Q(data_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[30] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[30]_0 [2]),
        .Q(data_count_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(O[3]),
        .Q(data_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[7]_1 [0]),
        .Q(data_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[7]_1 [1]),
        .Q(data_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[7]_1 [2]),
        .Q(data_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[7]_1 [3]),
        .Q(data_count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[11]_1 [0]),
        .Q(data_count_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(sys_clk),
        .CE(data_count),
        .CLR(reset_0),
        .D(\data_count_reg[11]_1 [1]),
        .Q(data_count_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    debug_static_delay_out_valid_INST_0
       (.I0(cache_present_reg_0),
        .I1(Q),
        .O(debug_static_delay_out_valid));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h88808888)) 
    debug_static_delay_out_valid_INST_0_i_1
       (.I0(cache_present_reg_n_0),
        .I1(cache_fresh_reg_n_0),
        .I2(debug_static_delay_out_valid_INST_0_i_2_n_0),
        .I3(debug_static_delay_out_valid_INST_0_i_3_n_0),
        .I4(debug_static_delay_out_valid_INST_0_i_4_n_0),
        .O(cache_present_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    debug_static_delay_out_valid_INST_0_i_2
       (.I0(data_count_reg[14]),
        .I1(data_count_reg[17]),
        .I2(data_count_reg[23]),
        .I3(data_count_reg[25]),
        .I4(debug_static_delay_out_valid_INST_0_i_5_n_0),
        .O(debug_static_delay_out_valid_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    debug_static_delay_out_valid_INST_0_i_3
       (.I0(data_count_reg[9]),
        .I1(data_count_reg[15]),
        .I2(data_count_reg[27]),
        .I3(data_count_reg[29]),
        .I4(debug_static_delay_out_valid_INST_0_i_6_n_0),
        .O(debug_static_delay_out_valid_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    debug_static_delay_out_valid_INST_0_i_4
       (.I0(debug_static_delay_out_valid_INST_0_i_7_n_0),
        .I1(debug_static_delay_out_valid_INST_0_i_8_n_0),
        .I2(debug_static_delay_out_valid_INST_0_i_9_n_0),
        .I3(data_count_reg[5]),
        .I4(data_count_reg[13]),
        .I5(data_count_reg[11]),
        .O(debug_static_delay_out_valid_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    debug_static_delay_out_valid_INST_0_i_5
       (.I0(data_count_reg[30]),
        .I1(data_count_reg[16]),
        .I2(data_count_reg[24]),
        .I3(data_count_reg[21]),
        .O(debug_static_delay_out_valid_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    debug_static_delay_out_valid_INST_0_i_6
       (.I0(data_count_reg[22]),
        .I1(data_count_reg[20]),
        .I2(data_count_reg[28]),
        .I3(data_count_reg[26]),
        .O(debug_static_delay_out_valid_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    debug_static_delay_out_valid_INST_0_i_7
       (.I0(data_count_reg[12]),
        .I1(data_count_reg[10]),
        .I2(data_count_reg[8]),
        .I3(data_count_reg[7]),
        .O(debug_static_delay_out_valid_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    debug_static_delay_out_valid_INST_0_i_8
       (.I0(data_count_reg[4]),
        .I1(data_count_reg[2]),
        .I2(data_count_reg[6]),
        .I3(data_count_reg[1]),
        .O(debug_static_delay_out_valid_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    debug_static_delay_out_valid_INST_0_i_9
       (.I0(\data_count_reg[0]_0 ),
        .I1(data_count_reg[19]),
        .I2(data_count_reg[18]),
        .I3(data_count_reg[3]),
        .O(debug_static_delay_out_valid_INST_0_i_9_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__0_i_1
       (.I0(read_address_reg[9]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[9]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__0_i_2
       (.I0(read_address_reg[8]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[9]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__0_i_3
       (.I0(read_address_reg[7]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[9]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__0_i_4
       (.I0(read_address_reg[6]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[9]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__1_i_1
       (.I0(read_address_reg[13]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[13]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__1_i_2
       (.I0(read_address_reg[12]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[13]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__1_i_3
       (.I0(read_address_reg[11]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[13]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__1_i_4
       (.I0(read_address_reg[10]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[13]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__2_i_1
       (.I0(read_address_reg[17]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__2_i_2
       (.I0(read_address_reg[16]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__2_i_3
       (.I0(read_address_reg[15]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__2_i_4
       (.I0(read_address_reg[14]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__3_i_1
       (.I0(read_address_reg[21]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[21]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__3_i_2
       (.I0(read_address_reg[20]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[21]_0 [2]));
  LUT3 #(
    .INIT(8'hFE)) 
    i___150_carry__3_i_3
       (.I0(read_address_reg[19]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[21]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__3_i_4
       (.I0(read_address_reg[18]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[21]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__4_i_1
       (.I0(read_address_reg[25]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[25]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__4_i_2
       (.I0(read_address_reg[24]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[25]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__4_i_3
       (.I0(read_address_reg[23]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[25]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__4_i_4
       (.I0(read_address_reg[22]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[25]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__5_i_1
       (.I0(read_address_reg[29]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[29]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__5_i_2
       (.I0(read_address_reg[28]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[29]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__5_i_3
       (.I0(read_address_reg[27]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[29]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__5_i_4
       (.I0(read_address_reg[26]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[29]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__6_i_1
       (.I0(read_address_reg[31]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry__6_i_2
       (.I0(read_address_reg[30]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000F7FFFF)) 
    i___150_carry_i_1
       (.I0(plusOp[10]),
        .I1(plusOp[9]),
        .I2(i___150_carry_i_5_n_0),
        .I3(i___150_carry_i_6_n_0),
        .I4(plusOp[19]),
        .I5(i___150_carry_i_7_n_0),
        .O(\read_address_reg[13]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___150_carry_i_10
       (.I0(plusOp[20]),
        .I1(plusOp[28]),
        .I2(plusOp[21]),
        .I3(plusOp[29]),
        .O(i___150_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___150_carry_i_11
       (.I0(plusOp[23]),
        .I1(plusOp[27]),
        .I2(plusOp[24]),
        .I3(plusOp[26]),
        .O(i___150_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___150_carry_i_12
       (.I0(plusOp[15]),
        .I1(plusOp[16]),
        .I2(plusOp[17]),
        .I3(plusOp[18]),
        .O(i___150_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry_i_2
       (.I0(read_address_reg[5]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___150_carry_i_3
       (.I0(read_address_reg[4]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[5]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i___150_carry_i_4
       (.I0(read_address_reg[3]),
        .I1(i___150_carry_i_7_n_0),
        .I2(i___150_carry_i_8_n_0),
        .O(\read_address_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h0000001F)) 
    i___150_carry_i_5
       (.I0(plusOp[4]),
        .I1(plusOp[5]),
        .I2(plusOp[6]),
        .I3(plusOp[7]),
        .I4(plusOp[8]),
        .O(i___150_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i___150_carry_i_6
       (.I0(plusOp[18]),
        .I1(plusOp[17]),
        .I2(plusOp[16]),
        .I3(plusOp[15]),
        .I4(i___150_carry_i_9_n_0),
        .O(i___150_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i___150_carry_i_7
       (.I0(plusOp[25]),
        .I1(plusOp[22]),
        .I2(plusOp[31]),
        .I3(plusOp[30]),
        .I4(i___150_carry_i_10_n_0),
        .I5(i___150_carry_i_11_n_0),
        .O(i___150_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8A8A8A8)) 
    i___150_carry_i_8
       (.I0(plusOp[19]),
        .I1(i___150_carry_i_12_n_0),
        .I2(i___150_carry_i_9_n_0),
        .I3(i___150_carry_i_5_n_0),
        .I4(plusOp[9]),
        .I5(plusOp[10]),
        .O(i___150_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___150_carry_i_9
       (.I0(plusOp[11]),
        .I1(plusOp[12]),
        .I2(plusOp[13]),
        .I3(plusOp[14]),
        .O(i___150_carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__0_i_1
       (.I0(write_address_reg[9]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[9]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__0_i_2
       (.I0(write_address_reg[8]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[9]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__0_i_3
       (.I0(write_address_reg[7]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[9]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__0_i_4
       (.I0(write_address_reg[6]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[9]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__1_i_1
       (.I0(write_address_reg[13]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[13]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__1_i_2
       (.I0(write_address_reg[12]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[13]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__1_i_3
       (.I0(write_address_reg[11]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[13]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__1_i_4
       (.I0(write_address_reg[10]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[13]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__2_i_1
       (.I0(write_address_reg[17]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__2_i_2
       (.I0(write_address_reg[16]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__2_i_3
       (.I0(write_address_reg[15]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__2_i_4
       (.I0(write_address_reg[14]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__3_i_1
       (.I0(write_address_reg[21]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[21]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__3_i_2
       (.I0(write_address_reg[20]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[21]_0 [2]));
  LUT3 #(
    .INIT(8'hFE)) 
    i___91_carry__3_i_3
       (.I0(write_address_reg[19]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[21]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__3_i_4
       (.I0(write_address_reg[18]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[21]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__4_i_1
       (.I0(write_address_reg[25]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[25]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__4_i_2
       (.I0(write_address_reg[24]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[25]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__4_i_3
       (.I0(write_address_reg[23]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[25]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__4_i_4
       (.I0(write_address_reg[22]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[25]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__5_i_1
       (.I0(write_address_reg[29]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[29]_0 [3]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__5_i_2
       (.I0(write_address_reg[28]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[29]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__5_i_3
       (.I0(write_address_reg[27]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[29]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__5_i_4
       (.I0(write_address_reg[26]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[29]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__6_i_1
       (.I0(write_address_reg[31]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry__6_i_2
       (.I0(write_address_reg[30]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000F7FFFF)) 
    i___91_carry_i_1
       (.I0(plusOp_carry__1_n_7),
        .I1(plusOp_carry__0_n_4),
        .I2(i___91_carry_i_5_n_0),
        .I3(i___91_carry_i_6_n_0),
        .I4(plusOp_carry__3_n_6),
        .I5(i___91_carry_i_7_n_0),
        .O(\write_address_reg[13]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___91_carry_i_10
       (.I0(plusOp_carry__4_n_7),
        .I1(plusOp_carry__6_n_7),
        .I2(plusOp_carry__3_n_5),
        .I3(plusOp_carry__6_n_6),
        .O(i___91_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___91_carry_i_11
       (.I0(plusOp_carry__5_n_7),
        .I1(plusOp_carry__5_n_5),
        .I2(plusOp_carry__4_n_6),
        .I3(plusOp_carry__4_n_4),
        .O(i___91_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___91_carry_i_12
       (.I0(plusOp_carry__2_n_6),
        .I1(plusOp_carry__2_n_5),
        .I2(plusOp_carry__2_n_4),
        .I3(plusOp_carry__3_n_7),
        .O(i___91_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry_i_2
       (.I0(write_address_reg[5]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    i___91_carry_i_3
       (.I0(write_address_reg[4]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[5]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i___91_carry_i_4
       (.I0(write_address_reg[3]),
        .I1(i___91_carry_i_7_n_0),
        .I2(i___91_carry_i_8_n_0),
        .O(\write_address_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h0000001F)) 
    i___91_carry_i_5
       (.I0(plusOp_carry_n_5),
        .I1(plusOp_carry_n_4),
        .I2(plusOp_carry__0_n_7),
        .I3(plusOp_carry__0_n_6),
        .I4(plusOp_carry__0_n_5),
        .O(i___91_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i___91_carry_i_6
       (.I0(plusOp_carry__3_n_7),
        .I1(plusOp_carry__2_n_4),
        .I2(plusOp_carry__2_n_5),
        .I3(plusOp_carry__2_n_6),
        .I4(i___91_carry_i_9_n_0),
        .O(i___91_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i___91_carry_i_7
       (.I0(plusOp_carry__5_n_4),
        .I1(plusOp_carry__3_n_4),
        .I2(plusOp_carry__5_n_6),
        .I3(plusOp_carry__4_n_5),
        .I4(i___91_carry_i_10_n_0),
        .I5(i___91_carry_i_11_n_0),
        .O(i___91_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8A8A8A8)) 
    i___91_carry_i_8
       (.I0(plusOp_carry__3_n_6),
        .I1(i___91_carry_i_12_n_0),
        .I2(i___91_carry_i_9_n_0),
        .I3(i___91_carry_i_5_n_0),
        .I4(plusOp_carry__0_n_4),
        .I5(plusOp_carry__1_n_7),
        .O(i___91_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i___91_carry_i_9
       (.I0(plusOp_carry__1_n_6),
        .I1(plusOp_carry__1_n_5),
        .I2(plusOp_carry__1_n_4),
        .I3(plusOp_carry__2_n_7),
        .O(i___91_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__0_i_1
       (.I0(i__carry__0_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[7]),
        .O(out_valid_reg[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__0_i_2
       (.I0(i__carry__0_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[6]),
        .O(out_valid_reg[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__0_i_3
       (.I0(i__carry__0_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[5]),
        .O(out_valid_reg[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__0_i_4
       (.I0(i__carry_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[4]),
        .O(out_valid_reg[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__0_i_5
       (.I0(data_count_reg[7]),
        .I1(i__carry__0_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__0_i_6
       (.I0(data_count_reg[6]),
        .I1(i__carry__0_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__0_i_7
       (.I0(data_count_reg[5]),
        .I1(i__carry__0_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__0_i_8
       (.I0(data_count_reg[4]),
        .I1(i__carry_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[7]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_9
       (.CI(i__carry_i_9_n_0),
        .CO({i__carry__0_i_9_n_0,i__carry__0_i_9_n_1,i__carry__0_i_9_n_2,i__carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_9_n_4,i__carry__0_i_9_n_5,i__carry__0_i_9_n_6,i__carry__0_i_9_n_7}),
        .S(data_count_reg[8:5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__1_i_1
       (.I0(i__carry__1_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[11]),
        .O(out_valid_reg_0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__1_i_2
       (.I0(i__carry__1_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[10]),
        .O(out_valid_reg_0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__1_i_3
       (.I0(i__carry__1_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[9]),
        .O(out_valid_reg_0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__1_i_4
       (.I0(i__carry__0_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[8]),
        .O(out_valid_reg_0[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__1_i_5
       (.I0(data_count_reg[11]),
        .I1(i__carry__1_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__1_i_6
       (.I0(data_count_reg[10]),
        .I1(i__carry__1_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__1_i_7
       (.I0(data_count_reg[9]),
        .I1(i__carry__1_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__1_i_8
       (.I0(data_count_reg[8]),
        .I1(i__carry__0_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[11]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_9
       (.CI(i__carry__0_i_9_n_0),
        .CO({i__carry__1_i_9_n_0,i__carry__1_i_9_n_1,i__carry__1_i_9_n_2,i__carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_9_n_4,i__carry__1_i_9_n_5,i__carry__1_i_9_n_6,i__carry__1_i_9_n_7}),
        .S(data_count_reg[12:9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__2_i_1
       (.I0(i__carry__2_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[15]),
        .O(out_valid_reg_1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__2_i_2
       (.I0(i__carry__2_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[14]),
        .O(out_valid_reg_1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__2_i_3
       (.I0(i__carry__2_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[13]),
        .O(out_valid_reg_1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__2_i_4
       (.I0(i__carry__1_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[12]),
        .O(out_valid_reg_1[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__2_i_5
       (.I0(data_count_reg[15]),
        .I1(i__carry__2_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__2_i_6
       (.I0(data_count_reg[14]),
        .I1(i__carry__2_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__2_i_7
       (.I0(data_count_reg[13]),
        .I1(i__carry__2_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__2_i_8
       (.I0(data_count_reg[12]),
        .I1(i__carry__1_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[15]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_9
       (.CI(i__carry__1_i_9_n_0),
        .CO({i__carry__2_i_9_n_0,i__carry__2_i_9_n_1,i__carry__2_i_9_n_2,i__carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__2_i_9_n_4,i__carry__2_i_9_n_5,i__carry__2_i_9_n_6,i__carry__2_i_9_n_7}),
        .S(data_count_reg[16:13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__3_i_1
       (.I0(i__carry__3_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[19]),
        .O(out_valid_reg_2[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__3_i_2
       (.I0(i__carry__3_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[18]),
        .O(out_valid_reg_2[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__3_i_3
       (.I0(i__carry__3_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[17]),
        .O(out_valid_reg_2[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__3_i_4
       (.I0(i__carry__2_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[16]),
        .O(out_valid_reg_2[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__3_i_5
       (.I0(data_count_reg[19]),
        .I1(i__carry__3_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[19]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__3_i_6
       (.I0(data_count_reg[18]),
        .I1(i__carry__3_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[19]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__3_i_7
       (.I0(data_count_reg[17]),
        .I1(i__carry__3_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[19]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__3_i_8
       (.I0(data_count_reg[16]),
        .I1(i__carry__2_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[19]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_9
       (.CI(i__carry__2_i_9_n_0),
        .CO({i__carry__3_i_9_n_0,i__carry__3_i_9_n_1,i__carry__3_i_9_n_2,i__carry__3_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__3_i_9_n_4,i__carry__3_i_9_n_5,i__carry__3_i_9_n_6,i__carry__3_i_9_n_7}),
        .S(data_count_reg[20:17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__4_i_1
       (.I0(i__carry__4_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[23]),
        .O(out_valid_reg_3[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__4_i_2
       (.I0(i__carry__4_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[22]),
        .O(out_valid_reg_3[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__4_i_3
       (.I0(i__carry__4_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[21]),
        .O(out_valid_reg_3[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__4_i_4
       (.I0(i__carry__3_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[20]),
        .O(out_valid_reg_3[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__4_i_5
       (.I0(data_count_reg[23]),
        .I1(i__carry__4_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__4_i_6
       (.I0(data_count_reg[22]),
        .I1(i__carry__4_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__4_i_7
       (.I0(data_count_reg[21]),
        .I1(i__carry__4_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__4_i_8
       (.I0(data_count_reg[20]),
        .I1(i__carry__3_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[23]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_9
       (.CI(i__carry__3_i_9_n_0),
        .CO({i__carry__4_i_9_n_0,i__carry__4_i_9_n_1,i__carry__4_i_9_n_2,i__carry__4_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__4_i_9_n_4,i__carry__4_i_9_n_5,i__carry__4_i_9_n_6,i__carry__4_i_9_n_7}),
        .S(data_count_reg[24:21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__5_i_1
       (.I0(i__carry__5_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[27]),
        .O(out_valid_reg_4[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__5_i_2
       (.I0(i__carry__5_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[26]),
        .O(out_valid_reg_4[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__5_i_3
       (.I0(i__carry__5_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[25]),
        .O(out_valid_reg_4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__5_i_4
       (.I0(i__carry__4_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[24]),
        .O(out_valid_reg_4[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__5_i_5
       (.I0(data_count_reg[27]),
        .I1(i__carry__5_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[27]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__5_i_6
       (.I0(data_count_reg[26]),
        .I1(i__carry__5_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[27]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__5_i_7
       (.I0(data_count_reg[25]),
        .I1(i__carry__5_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[27]_0 [1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__5_i_8
       (.I0(data_count_reg[24]),
        .I1(i__carry__4_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[27]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__5_i_9
       (.CI(i__carry__4_i_9_n_0),
        .CO({i__carry__5_i_9_n_0,i__carry__5_i_9_n_1,i__carry__5_i_9_n_2,i__carry__5_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__5_i_9_n_4,i__carry__5_i_9_n_5,i__carry__5_i_9_n_6,i__carry__5_i_9_n_7}),
        .S(data_count_reg[28:25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__6_i_1
       (.I0(i__carry__6_i_6_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[29]),
        .O(out_valid_reg_5[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry__6_i_2
       (.I0(i__carry__5_i_9_n_4),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[28]),
        .O(out_valid_reg_5[0]));
  LUT4 #(
    .INIT(16'h08FB)) 
    i__carry__6_i_3
       (.I0(i__carry__6_i_6_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[30]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__6_i_4
       (.I0(data_count_reg[29]),
        .I1(i__carry__6_i_6_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry__6_i_5
       (.I0(data_count_reg[28]),
        .I1(i__carry__5_i_9_n_4),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(S[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__6_i_6
       (.CI(i__carry__5_i_9_n_0),
        .CO({NLW_i__carry__6_i_6_CO_UNCONNECTED[3:1],i__carry__6_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__6_i_6_O_UNCONNECTED[3:2],i__carry__6_i_6_n_6,i__carry__6_i_6_n_7}),
        .S({1'b0,1'b0,data_count_reg[30:29]}));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry_i_1
       (.I0(i__carry_i_9_n_5),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[3]),
        .O(DI[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(read_address_reg[3]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry_i_2
       (.I0(i__carry_i_9_n_6),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    i__carry_i_3
       (.I0(i__carry_i_9_n_7),
        .I1(\data_count_reg[0]_1 ),
        .I2(cache_present_reg_1),
        .I3(data_count_reg[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry_i_5
       (.I0(data_count_reg[3]),
        .I1(i__carry_i_9_n_5),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry_i_6
       (.I0(data_count_reg[2]),
        .I1(i__carry_i_9_n_6),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[3]_0 [2]));
  LUT4 #(
    .INIT(16'h5C55)) 
    i__carry_i_7
       (.I0(data_count_reg[1]),
        .I1(i__carry_i_9_n_7),
        .I2(cache_present_reg_1),
        .I3(\data_count_reg[0]_1 ),
        .O(\data_count_reg[3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_8
       (.I0(\data_count_reg[0]_0 ),
        .O(\data_count_reg[3]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_9
       (.CI(1'b0),
        .CO({i__carry_i_9_n_0,i__carry_i_9_n_1,i__carry_i_9_n_2,i__carry_i_9_n_3}),
        .CYINIT(\data_count_reg[0]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_9_n_4,i__carry_i_9_n_5,i__carry_i_9_n_6,i__carry_i_9_n_7}),
        .S(data_count_reg[4:1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[10]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[10]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[10]),
        .O(\ip2bus_mst_addr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[11]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[11]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[11]),
        .O(\ip2bus_mst_addr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[12]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[12]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[12]),
        .O(\ip2bus_mst_addr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[13]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[13]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[13]),
        .O(\ip2bus_mst_addr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[14]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[14]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[14]),
        .O(\ip2bus_mst_addr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[15]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[15]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[15]),
        .O(\ip2bus_mst_addr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[16]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[16]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[16]),
        .O(\ip2bus_mst_addr[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[17]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[17]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[17]),
        .O(\ip2bus_mst_addr[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[18]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[18]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[18]),
        .O(\ip2bus_mst_addr[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[19]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[19]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[19]),
        .O(\ip2bus_mst_addr[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[20]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[20]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[20]),
        .O(\ip2bus_mst_addr[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[21]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[21]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[21]),
        .O(\ip2bus_mst_addr[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[22]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[22]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[22]),
        .O(\ip2bus_mst_addr[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[23]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[23]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[23]),
        .O(\ip2bus_mst_addr[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[24]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[24]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[24]),
        .O(\ip2bus_mst_addr[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[25]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[25]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[25]),
        .O(\ip2bus_mst_addr[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[26]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[26]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[26]),
        .O(\ip2bus_mst_addr[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[27]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[27]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[27]),
        .O(\ip2bus_mst_addr[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[28]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[28]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[28]),
        .O(\ip2bus_mst_addr[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[29]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[29]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[29]),
        .O(\ip2bus_mst_addr[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[30]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[30]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[30]),
        .O(\ip2bus_mst_addr[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0028)) 
    \ip2bus_mst_addr[31]_i_1 
       (.I0(reset),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .O(ip2bus_mst_addr0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[31]_i_2 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[31]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[31]),
        .O(\ip2bus_mst_addr[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[3]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[3]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[3]),
        .O(\ip2bus_mst_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[4]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[4]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[4]),
        .O(\ip2bus_mst_addr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[5]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[5]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[5]),
        .O(\ip2bus_mst_addr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[6]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[6]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[6]),
        .O(\ip2bus_mst_addr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[7]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[7]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[7]),
        .O(\ip2bus_mst_addr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[8]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[8]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[8]),
        .O(\ip2bus_mst_addr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ip2bus_mst_addr[9]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(write_address_reg[9]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(read_address_reg[9]),
        .O(\ip2bus_mst_addr[9]_i_1_n_0 ));
  FDRE \ip2bus_mst_addr_reg[10] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[10]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[11] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[11]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[12] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[12]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[13] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[13]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[14] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[14]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[15] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[15]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[16] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[16]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[17] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[17]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[18] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[18]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[19] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[19]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[20] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[20]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[21] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[21]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[22] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[22]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[23] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[23]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[24] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[24]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[25] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[25]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[26] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[26]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[27] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[27]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[28] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[28]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[29] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[29]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[30] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[30]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[31] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[31]_i_2_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[3] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[3]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[4] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[4]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[5] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[5]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[6] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[6]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[7] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[7]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[8] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[8]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \ip2bus_mst_addr_reg[9] 
       (.C(sys_clk),
        .CE(ip2bus_mst_addr0),
        .D(\ip2bus_mst_addr[9]_i_1_n_0 ),
        .Q(\ip2bus_mst_addr_reg[31]_0 [6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    ip2bus_mst_reset_i_1
       (.I0(\reset_count_reg_n_0_[3] ),
        .I1(reset),
        .I2(reset_count),
        .I3(ip2bus_mst_reset),
        .O(ip2bus_mst_reset_i_1_n_0));
  FDRE ip2bus_mst_reset_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(ip2bus_mst_reset_i_1_n_0),
        .Q(ip2bus_mst_reset),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF70034)) 
    ip2bus_mstrd_req_i_1
       (.I0(bus2ip_mst_cmdack),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I4(ip2bus_mstrd_req),
        .O(ip2bus_mstrd_req_i_1_n_0));
  FDCE ip2bus_mstrd_req_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(ip2bus_mstrd_req_i_1_n_0),
        .Q(ip2bus_mstrd_req));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ip2bus_mstwr_d[0]_i_1 
       (.I0(ram__0[32]),
        .I1(is_large_ram),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(\write_segment_reg_n_0_[0] ),
        .I4(ram__0[0]),
        .O(\ip2bus_mstwr_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[10]_i_1 
       (.I0(ram__0[10]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[11]_i_1 
       (.I0(ram__0[11]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[12]_i_1 
       (.I0(ram__0[12]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[13]_i_1 
       (.I0(ram__0[13]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[14]_i_1 
       (.I0(ram__0[14]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[15]_i_1 
       (.I0(ram__0[15]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[16]_i_1 
       (.I0(ram__0[16]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[17]_i_1 
       (.I0(ram__0[17]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[18]_i_1 
       (.I0(ram__0[18]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[19]_i_1 
       (.I0(ram__0[19]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ip2bus_mstwr_d[1]_i_1 
       (.I0(ram__0[33]),
        .I1(is_large_ram),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(\write_segment_reg_n_0_[0] ),
        .I4(ram__0[1]),
        .O(\ip2bus_mstwr_d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[20]_i_1 
       (.I0(ram__0[20]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[21]_i_1 
       (.I0(ram__0[21]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[22]_i_1 
       (.I0(ram__0[22]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[23]_i_1 
       (.I0(ram__0[23]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[24]_i_1 
       (.I0(ram__0[24]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[25]_i_1 
       (.I0(ram__0[25]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[26]_i_1 
       (.I0(ram__0[26]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[27]_i_1 
       (.I0(ram__0[27]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[28]_i_1 
       (.I0(ram__0[28]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[29]_i_1 
       (.I0(ram__0[29]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[2]_i_1 
       (.I0(ram__0[2]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[30]_i_1 
       (.I0(ram__0[30]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[31]_i_1 
       (.I0(ram__0[31]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[3]_i_1 
       (.I0(ram__0[3]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[4]_i_1 
       (.I0(ram__0[4]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[5]_i_1 
       (.I0(ram__0[5]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[6]_i_1 
       (.I0(ram__0[6]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[7]_i_1 
       (.I0(ram__0[7]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[8]_i_1 
       (.I0(ram__0[8]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ip2bus_mstwr_d[9]_i_1 
       (.I0(ram__0[9]),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(\write_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(\ip2bus_mstwr_d[9]_i_1_n_0 ));
  FDCE \ip2bus_mstwr_d_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[0]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [0]));
  FDCE \ip2bus_mstwr_d_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[10]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [10]));
  FDCE \ip2bus_mstwr_d_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[11]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [11]));
  FDCE \ip2bus_mstwr_d_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[12]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [12]));
  FDCE \ip2bus_mstwr_d_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[13]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [13]));
  FDCE \ip2bus_mstwr_d_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[14]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [14]));
  FDCE \ip2bus_mstwr_d_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[15]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [15]));
  FDCE \ip2bus_mstwr_d_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[16]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [16]));
  FDCE \ip2bus_mstwr_d_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[17]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [17]));
  FDCE \ip2bus_mstwr_d_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[18]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [18]));
  FDCE \ip2bus_mstwr_d_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[19]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [19]));
  FDCE \ip2bus_mstwr_d_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[1]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [1]));
  FDCE \ip2bus_mstwr_d_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[20]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [20]));
  FDCE \ip2bus_mstwr_d_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[21]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [21]));
  FDCE \ip2bus_mstwr_d_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[22]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [22]));
  FDCE \ip2bus_mstwr_d_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[23]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [23]));
  FDCE \ip2bus_mstwr_d_reg[24] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[24]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [24]));
  FDCE \ip2bus_mstwr_d_reg[25] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[25]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [25]));
  FDCE \ip2bus_mstwr_d_reg[26] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[26]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [26]));
  FDCE \ip2bus_mstwr_d_reg[27] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[27]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [27]));
  FDCE \ip2bus_mstwr_d_reg[28] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[28]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [28]));
  FDCE \ip2bus_mstwr_d_reg[29] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[29]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [29]));
  FDCE \ip2bus_mstwr_d_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[2]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [2]));
  FDCE \ip2bus_mstwr_d_reg[30] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[30]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [30]));
  FDCE \ip2bus_mstwr_d_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[31]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [31]));
  FDCE \ip2bus_mstwr_d_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[3]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [3]));
  FDCE \ip2bus_mstwr_d_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[4]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [4]));
  FDCE \ip2bus_mstwr_d_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[5]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [5]));
  FDCE \ip2bus_mstwr_d_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[6]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [6]));
  FDCE \ip2bus_mstwr_d_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[7]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [7]));
  FDCE \ip2bus_mstwr_d_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[8]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [8]));
  FDCE \ip2bus_mstwr_d_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ip2bus_mstwr_d[9]_i_1_n_0 ),
        .Q(\ip2bus_mstwr_d_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBF01)) 
    ip2bus_mstwr_eof_n_i_i_1
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(ip2bus_mstwr_eof_n),
        .O(ip2bus_mstwr_eof_n_i_i_1_n_0));
  FDPE ip2bus_mstwr_eof_n_i_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(ip2bus_mstwr_eof_n_i_i_1_n_0),
        .PRE(reset_0),
        .Q(ip2bus_mstwr_eof_n));
  LUT5 #(
    .INIT(32'hFF7F0070)) 
    ip2bus_mstwr_req_i_1
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(bus2ip_mst_cmdack),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I4(ip2bus_mstwr_req),
        .O(ip2bus_mstwr_req_i_1_n_0));
  FDCE ip2bus_mstwr_req_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(ip2bus_mstwr_req_i_1_n_0),
        .Q(ip2bus_mstwr_req));
  LUT6 #(
    .INIT(64'hEFFFFFFF44000055)) 
    ip2bus_mstwr_src_rdy_n_i_i_1
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(ip2bus_mstwr_src_rdy_n_i_reg_0),
        .I2(ip2bus_mstwr_src_rdy_n_i_i_3_n_0),
        .I3(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I4(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I5(ip2bus_mstwr_src_rdy_n),
        .O(ip2bus_mstwr_src_rdy_n_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ip2bus_mstwr_src_rdy_n_i_i_3
       (.I0(\axiFSM_prevState_reg_n_0_[1] ),
        .I1(\axiFSM_prevState_reg_n_0_[2] ),
        .I2(\axiFSM_prevState_reg_n_0_[0] ),
        .O(ip2bus_mstwr_src_rdy_n_i_i_3_n_0));
  FDPE ip2bus_mstwr_src_rdy_n_i_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(ip2bus_mstwr_src_rdy_n_i_i_1_n_0),
        .PRE(reset_0),
        .Q(ip2bus_mstwr_src_rdy_n));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    is_large_ram_reg
       (.CLR(1'b0),
        .D(reset_0),
        .G(reset),
        .GE(1'b1),
        .Q(is_large_ram));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mainFSM_prevState[0]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .I1(\FSM_onehot_mainFSM_currentState_reg_n_0_[3] ),
        .O(mainFSM_prevState[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mainFSM_prevState[1]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I1(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .O(mainFSM_prevState[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mainFSM_prevState_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(mainFSM_prevState[0]),
        .Q(\mainFSM_prevState_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mainFSM_prevState_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(mainFSM_prevState[1]),
        .Q(\mainFSM_prevState_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mainFSM_prevState_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(cache_fresh),
        .Q(\mainFSM_prevState_reg_n_0_[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,write_address_reg[3],1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,NLW_plusOp_carry_O_UNCONNECTED[1:0]}),
        .S({write_address_reg[5:4],plusOp_carry_i_1_n_0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(write_address_reg[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(write_address_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(write_address_reg[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(write_address_reg[21:18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(write_address_reg[25:22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(write_address_reg[29:26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3:1],plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:2],plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,write_address_reg[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1
       (.I0(write_address_reg[3]),
        .O(plusOp_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,read_address_reg[3],1'b0}),
        .O({plusOp[5:4],\NLW_plusOp_inferred__0/i__carry_O_UNCONNECTED [1:0]}),
        .S({read_address_reg[5:4],i__carry_i_1__0_n_0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[9:6]),
        .S(read_address_reg[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[13:10]),
        .S(read_address_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__2_n_0 ,\plusOp_inferred__0/i__carry__2_n_1 ,\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[17:14]),
        .S(read_address_reg[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__3 
       (.CI(\plusOp_inferred__0/i__carry__2_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__3_n_0 ,\plusOp_inferred__0/i__carry__3_n_1 ,\plusOp_inferred__0/i__carry__3_n_2 ,\plusOp_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[21:18]),
        .S(read_address_reg[21:18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__4 
       (.CI(\plusOp_inferred__0/i__carry__3_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__4_n_0 ,\plusOp_inferred__0/i__carry__4_n_1 ,\plusOp_inferred__0/i__carry__4_n_2 ,\plusOp_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[25:22]),
        .S(read_address_reg[25:22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__5 
       (.CI(\plusOp_inferred__0/i__carry__4_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__5_n_0 ,\plusOp_inferred__0/i__carry__5_n_1 ,\plusOp_inferred__0/i__carry__5_n_2 ,\plusOp_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[29:26]),
        .S(read_address_reg[29:26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \plusOp_inferred__0/i__carry__6 
       (.CI(\plusOp_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED [3:1],\plusOp_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED [3:2],plusOp[31:30]}),
        .S({1'b0,1'b0,read_address_reg[31:30]}));
  LUT6 #(
    .INIT(64'h40404040C0404040)) 
    \ram[33]_i_1 
       (.I0(cache_present_reg_1),
        .I1(\data_count_reg[0]_1 ),
        .I2(Q),
        .I3(cache_present_reg_n_0),
        .I4(cache_fresh_reg_n_0),
        .I5(\ram[33]_i_2_n_0 ),
        .O(ram));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ram[33]_i_2 
       (.I0(data_count_reg[11]),
        .I1(data_count_reg[13]),
        .I2(data_count_reg[5]),
        .I3(debug_static_delay_out_valid_INST_0_i_9_n_0),
        .I4(\ram[33]_i_3_n_0 ),
        .I5(\FSM_onehot_mainFSM_currentState[0]_i_4_n_0 ),
        .O(\ram[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ram[33]_i_3 
       (.I0(data_count_reg[1]),
        .I1(data_count_reg[6]),
        .I2(data_count_reg[2]),
        .I3(data_count_reg[4]),
        .I4(debug_static_delay_out_valid_INST_0_i_7_n_0),
        .O(\ram[33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ram_out[31]_i_1 
       (.I0(\ram_out_reg[33]_0 ),
        .I1(\read_segment_reg_n_0_[0] ),
        .I2(\read_segment_reg_n_0_[1] ),
        .I3(is_large_ram),
        .O(ram_out));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \ram_out[32]_i_1 
       (.I0(D[0]),
        .I1(\ram_out_reg[33]_0 ),
        .I2(\read_segment_reg_n_0_[0] ),
        .I3(\read_segment_reg_n_0_[1] ),
        .I4(is_large_ram),
        .I5(\ram_out_reg_n_0_[32] ),
        .O(\ram_out[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \ram_out[33]_i_1 
       (.I0(D[1]),
        .I1(\ram_out_reg[33]_0 ),
        .I2(\read_segment_reg_n_0_[0] ),
        .I3(\read_segment_reg_n_0_[1] ),
        .I4(is_large_ram),
        .I5(\ram_out_reg_n_0_[33] ),
        .O(\ram_out[33]_i_1_n_0 ));
  FDCE \ram_out_reg[0] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[0]),
        .Q(\ram_out_reg_n_0_[0] ));
  FDCE \ram_out_reg[10] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[10]),
        .Q(\ram_out_reg_n_0_[10] ));
  FDCE \ram_out_reg[11] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[11]),
        .Q(\ram_out_reg_n_0_[11] ));
  FDCE \ram_out_reg[12] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[12]),
        .Q(\ram_out_reg_n_0_[12] ));
  FDCE \ram_out_reg[13] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[13]),
        .Q(\ram_out_reg_n_0_[13] ));
  FDCE \ram_out_reg[14] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[14]),
        .Q(\ram_out_reg_n_0_[14] ));
  FDCE \ram_out_reg[15] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[15]),
        .Q(\ram_out_reg_n_0_[15] ));
  FDCE \ram_out_reg[16] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[16]),
        .Q(\ram_out_reg_n_0_[16] ));
  FDCE \ram_out_reg[17] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[17]),
        .Q(\ram_out_reg_n_0_[17] ));
  FDCE \ram_out_reg[18] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[18]),
        .Q(\ram_out_reg_n_0_[18] ));
  FDCE \ram_out_reg[19] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[19]),
        .Q(\ram_out_reg_n_0_[19] ));
  FDCE \ram_out_reg[1] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[1]),
        .Q(\ram_out_reg_n_0_[1] ));
  FDCE \ram_out_reg[20] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[20]),
        .Q(\ram_out_reg_n_0_[20] ));
  FDCE \ram_out_reg[21] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[21]),
        .Q(\ram_out_reg_n_0_[21] ));
  FDCE \ram_out_reg[22] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[22]),
        .Q(\ram_out_reg_n_0_[22] ));
  FDCE \ram_out_reg[23] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[23]),
        .Q(\ram_out_reg_n_0_[23] ));
  FDCE \ram_out_reg[24] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[24]),
        .Q(\ram_out_reg_n_0_[24] ));
  FDCE \ram_out_reg[25] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[25]),
        .Q(\ram_out_reg_n_0_[25] ));
  FDCE \ram_out_reg[26] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[26]),
        .Q(\ram_out_reg_n_0_[26] ));
  FDCE \ram_out_reg[27] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[27]),
        .Q(\ram_out_reg_n_0_[27] ));
  FDCE \ram_out_reg[28] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[28]),
        .Q(\ram_out_reg_n_0_[28] ));
  FDCE \ram_out_reg[29] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[29]),
        .Q(\ram_out_reg_n_0_[29] ));
  FDCE \ram_out_reg[2] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[2]),
        .Q(\ram_out_reg_n_0_[2] ));
  FDCE \ram_out_reg[30] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[30]),
        .Q(\ram_out_reg_n_0_[30] ));
  FDCE \ram_out_reg[31] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[31]),
        .Q(\ram_out_reg_n_0_[31] ));
  FDCE \ram_out_reg[32] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ram_out[32]_i_1_n_0 ),
        .Q(\ram_out_reg_n_0_[32] ));
  FDCE \ram_out_reg[33] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\ram_out[33]_i_1_n_0 ),
        .Q(\ram_out_reg_n_0_[33] ));
  FDCE \ram_out_reg[3] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[3]),
        .Q(\ram_out_reg_n_0_[3] ));
  FDCE \ram_out_reg[4] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[4]),
        .Q(\ram_out_reg_n_0_[4] ));
  FDCE \ram_out_reg[5] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[5]),
        .Q(\ram_out_reg_n_0_[5] ));
  FDCE \ram_out_reg[6] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[6]),
        .Q(\ram_out_reg_n_0_[6] ));
  FDCE \ram_out_reg[7] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[7]),
        .Q(\ram_out_reg_n_0_[7] ));
  FDCE \ram_out_reg[8] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[8]),
        .Q(\ram_out_reg_n_0_[8] ));
  FDCE \ram_out_reg[9] 
       (.C(sys_clk),
        .CE(ram_out),
        .CLR(reset_0),
        .D(D[9]),
        .Q(\ram_out_reg_n_0_[9] ));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[0] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[0]),
        .Q(ram__0[0]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[10] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[10]),
        .Q(ram__0[10]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[11] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[11]),
        .Q(ram__0[11]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[12] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[12]),
        .Q(ram__0[12]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[13] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[13]),
        .Q(ram__0[13]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[14] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[14]),
        .Q(ram__0[14]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[15] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[15]),
        .Q(ram__0[15]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[16] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[16]),
        .Q(ram__0[16]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[17] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[17]),
        .Q(ram__0[17]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[18] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[18]),
        .Q(ram__0[18]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[19] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[19]),
        .Q(ram__0[19]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[1] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[1]),
        .Q(ram__0[1]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[20] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[20]),
        .Q(ram__0[20]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[21] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[21]),
        .Q(ram__0[21]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[22] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[22]),
        .Q(ram__0[22]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[23] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[23]),
        .Q(ram__0[23]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[24] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[24]),
        .Q(ram__0[24]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[25] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[25]),
        .Q(ram__0[25]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[26] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[26]),
        .Q(ram__0[26]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[27] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[27]),
        .Q(ram__0[27]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[28] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[28]),
        .Q(ram__0[28]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[29] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[29]),
        .Q(ram__0[29]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[2] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[2]),
        .Q(ram__0[2]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[30] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[30]),
        .Q(ram__0[30]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[31] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[31]),
        .Q(ram__0[31]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[32] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[32]),
        .Q(ram__0[32]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[33] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[33]),
        .Q(ram__0[33]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[3] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[3]),
        .Q(ram__0[3]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[4] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[4]),
        .Q(ram__0[4]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[5] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[5]),
        .Q(ram__0[5]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[6] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[6]),
        .Q(ram__0[6]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[7] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[7]),
        .Q(ram__0[7]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[8] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[8]),
        .Q(ram__0[8]));
  (* RAM_STYLE = "block" *) 
  FDCE \ram_reg[9] 
       (.C(sys_clk),
        .CE(ram),
        .CLR(reset_0),
        .D(debug_static_delay_in_data[9]),
        .Q(ram__0[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \read_address[3]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .O(read_address));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[10] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[13]_2 [0]),
        .Q(read_address_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[11] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[13]_2 [1]),
        .Q(read_address_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[12] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[13]_2 [2]),
        .Q(read_address_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[13] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[13]_2 [3]),
        .Q(read_address_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[14] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[17]_1 [0]),
        .Q(read_address_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[15] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[17]_1 [1]),
        .Q(read_address_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[16] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[17]_1 [2]),
        .Q(read_address_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[17] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[17]_1 [3]),
        .Q(read_address_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[18] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[21]_1 [0]),
        .Q(read_address_reg[18]));
  FDPE #(
    .INIT(1'b0)) 
    \read_address_reg[19] 
       (.C(sys_clk),
        .CE(read_address),
        .D(\read_address_reg[21]_1 [1]),
        .PRE(reset_0),
        .Q(read_address_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[20] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[21]_1 [2]),
        .Q(read_address_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[21] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[21]_1 [3]),
        .Q(read_address_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[22] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[25]_1 [0]),
        .Q(read_address_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[23] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[25]_1 [1]),
        .Q(read_address_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[24] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[25]_1 [2]),
        .Q(read_address_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[25] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[25]_1 [3]),
        .Q(read_address_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[26] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[29]_1 [0]),
        .Q(read_address_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[27] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[29]_1 [1]),
        .Q(read_address_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[28] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[29]_1 [2]),
        .Q(read_address_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[29] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[29]_1 [3]),
        .Q(read_address_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[30] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[31]_1 [0]),
        .Q(read_address_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[31] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[31]_1 [1]),
        .Q(read_address_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[3] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[5]_1 [0]),
        .Q(read_address_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[4] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[5]_1 [1]),
        .Q(read_address_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[5] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[5]_1 [2]),
        .Q(read_address_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[6] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[9]_1 [0]),
        .Q(read_address_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[7] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[9]_1 [1]),
        .Q(read_address_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[8] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[9]_1 [2]),
        .Q(read_address_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \read_address_reg[9] 
       (.C(sys_clk),
        .CE(read_address),
        .CLR(reset_0),
        .D(\read_address_reg[9]_1 [3]),
        .Q(read_address_reg[9]));
  LUT6 #(
    .INIT(64'h22222FFF22222000)) 
    \read_segment[0]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I1(\FSM_onehot_mainFSM_currentState[1]_i_2_n_0 ),
        .I2(Q),
        .I3(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I4(\read_segment[1]_i_2_n_0 ),
        .I5(\read_segment_reg_n_0_[0] ),
        .O(\read_segment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8FFFFF8F8F000)) 
    \read_segment[1]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I1(\FSM_onehot_mainFSM_currentState[1]_i_2_n_0 ),
        .I2(Q),
        .I3(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I4(\read_segment[1]_i_2_n_0 ),
        .I5(\read_segment_reg_n_0_[1] ),
        .O(\read_segment[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    \read_segment[1]_i_2 
       (.I0(bus2ip_mst_cmplt),
        .I1(\read_segment_reg_n_0_[1] ),
        .I2(\read_segment_reg_n_0_[0] ),
        .I3(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I4(is_large_ram),
        .O(\read_segment[1]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_segment_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\read_segment[0]_i_1_n_0 ),
        .Q(\read_segment_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \read_segment_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\read_segment[1]_i_1_n_0 ),
        .Q(\read_segment_reg_n_0_[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    \reset_count[0]_i_1 
       (.I0(\reset_count_reg_n_0_[3] ),
        .I1(\reset_count_reg_n_0_[0] ),
        .O(\reset_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \reset_count[1]_i_1 
       (.I0(\reset_count_reg_n_0_[0] ),
        .I1(\reset_count_reg_n_0_[1] ),
        .I2(\reset_count_reg_n_0_[3] ),
        .O(\reset_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \reset_count[2]_i_1 
       (.I0(\reset_count_reg_n_0_[1] ),
        .I1(\reset_count_reg_n_0_[0] ),
        .I2(\reset_count_reg_n_0_[2] ),
        .I3(\reset_count_reg_n_0_[3] ),
        .O(\reset_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reset_count[3]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I3(\reset_count[3]_i_3_n_0 ),
        .O(reset_count));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \reset_count[3]_i_2 
       (.I0(\reset_count_reg_n_0_[3] ),
        .I1(\reset_count_reg_n_0_[1] ),
        .I2(\reset_count_reg_n_0_[0] ),
        .I3(\reset_count_reg_n_0_[2] ),
        .O(\reset_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hA22A)) 
    \reset_count[3]_i_3 
       (.I0(\reset_count[3]_i_4_n_0 ),
        .I1(\axiFSM_prevState_reg_n_0_[1] ),
        .I2(\axiFSM_prevState_reg_n_0_[0] ),
        .I3(\axiFSM_prevState_reg_n_0_[2] ),
        .O(\reset_count[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \reset_count[3]_i_4 
       (.I0(\reset_count_reg_n_0_[2] ),
        .I1(\reset_count_reg_n_0_[3] ),
        .I2(\reset_count_reg_n_0_[0] ),
        .I3(\reset_count_reg_n_0_[1] ),
        .O(\reset_count[3]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_count_reg[0] 
       (.C(sys_clk),
        .CE(reset_count),
        .CLR(reset_0),
        .D(\reset_count[0]_i_1_n_0 ),
        .Q(\reset_count_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_count_reg[1] 
       (.C(sys_clk),
        .CE(reset_count),
        .CLR(reset_0),
        .D(\reset_count[1]_i_1_n_0 ),
        .Q(\reset_count_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_count_reg[2] 
       (.C(sys_clk),
        .CE(reset_count),
        .CLR(reset_0),
        .D(\reset_count[2]_i_1_n_0 ),
        .Q(\reset_count_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_count_reg[3] 
       (.C(sys_clk),
        .CE(reset_count),
        .CLR(reset_0),
        .D(\reset_count[3]_i_2_n_0 ),
        .Q(\reset_count_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'h3344374433003F00)) 
    reset_done_i_1
       (.I0(\reset_count[3]_i_3_n_0 ),
        .I1(reset_done_i_2_n_0),
        .I2(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .I3(reset_done_reg_n_0),
        .I4(\FSM_onehot_mainFSM_currentState_reg_n_0_[1] ),
        .I5(\reset_count_reg_n_0_[3] ),
        .O(reset_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h01)) 
    reset_done_i_2
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .O(reset_done_i_2_n_0));
  FDPE reset_done_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(reset_done_i_1_n_0),
        .PRE(reset_0),
        .Q(reset_done_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sclk_int_i_3
       (.I0(reset),
        .O(reset_0));
  LUT3 #(
    .INIT(8'hA8)) 
    sig_cmd_full_reg_i_2
       (.I0(sig_cmd_empty_reg),
        .I1(ip2bus_mstrd_req),
        .I2(ip2bus_mstwr_req),
        .O(sig_push_cmd_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_last_skid_reg_i_1__1
       (.I0(ip2bus_mstwr_eof_n),
        .O(sig_llink2wr_strm_tlast));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \temp_data[33]_i_1 
       (.I0(Q),
        .I1(cache_present_reg_0),
        .I2(\temp_data_reg[33] ),
        .I3(is_stored),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \write_address[3]_i_1 
       (.I0(\FSM_sequential_axiFSM_currentState_reg[2]_0 [1]),
        .I1(\FSM_sequential_axiFSM_currentState_reg[2]_0 [2]),
        .I2(\FSM_sequential_axiFSM_currentState_reg[2]_0 [0]),
        .O(ip2bus_mst_length_i));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[10] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[13]_2 [0]),
        .Q(write_address_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[11] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[13]_2 [1]),
        .Q(write_address_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[12] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[13]_2 [2]),
        .Q(write_address_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[13] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[13]_2 [3]),
        .Q(write_address_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[14] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[17]_1 [0]),
        .Q(write_address_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[15] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[17]_1 [1]),
        .Q(write_address_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[16] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[17]_1 [2]),
        .Q(write_address_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[17] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[17]_1 [3]),
        .Q(write_address_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[18] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[21]_1 [0]),
        .Q(write_address_reg[18]));
  FDPE #(
    .INIT(1'b0)) 
    \write_address_reg[19] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .D(\write_address_reg[21]_1 [1]),
        .PRE(reset_0),
        .Q(write_address_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[20] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[21]_1 [2]),
        .Q(write_address_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[21] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[21]_1 [3]),
        .Q(write_address_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[22] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[25]_1 [0]),
        .Q(write_address_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[23] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[25]_1 [1]),
        .Q(write_address_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[24] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[25]_1 [2]),
        .Q(write_address_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[25] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[25]_1 [3]),
        .Q(write_address_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[26] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[29]_1 [0]),
        .Q(write_address_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[27] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[29]_1 [1]),
        .Q(write_address_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[28] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[29]_1 [2]),
        .Q(write_address_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[29] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[29]_1 [3]),
        .Q(write_address_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[30] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[31]_1 [0]),
        .Q(write_address_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[31] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[31]_1 [1]),
        .Q(write_address_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[3] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[5]_1 [0]),
        .Q(write_address_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[4] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[5]_1 [1]),
        .Q(write_address_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[5] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[5]_1 [2]),
        .Q(write_address_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[6] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[9]_1 [0]),
        .Q(write_address_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[7] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[9]_1 [1]),
        .Q(write_address_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[8] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[9]_1 [2]),
        .Q(write_address_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \write_address_reg[9] 
       (.C(sys_clk),
        .CE(ip2bus_mst_length_i),
        .CLR(reset_0),
        .D(\write_address_reg[9]_1 [3]),
        .Q(write_address_reg[9]));
  LUT6 #(
    .INIT(64'h2222F2FF22220200)) 
    \write_segment[0]_i_1 
       (.I0(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .I1(\write_segment[0]_i_2_n_0 ),
        .I2(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I3(\write_segment_reg[0]_0 ),
        .I4(\write_segment[1]_i_3_n_0 ),
        .I5(\write_segment_reg_n_0_[0] ),
        .O(\write_segment[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \write_segment[0]_i_2 
       (.I0(\write_segment_reg_n_0_[1] ),
        .I1(\write_segment_reg_n_0_[0] ),
        .I2(bus2ip_mst_cmplt),
        .O(\write_segment[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \write_segment[1]_i_1 
       (.I0(\write_segment[1]_i_2_n_0 ),
        .I1(\FSM_onehot_mainFSM_currentState[0]_i_2_n_0 ),
        .I2(\data_count_reg[0]_1 ),
        .I3(Q),
        .I4(\write_segment[1]_i_3_n_0 ),
        .I5(\write_segment_reg_n_0_[1] ),
        .O(\write_segment[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \write_segment[1]_i_2 
       (.I0(Q),
        .I1(\write_segment_reg_n_0_[1] ),
        .I2(\write_segment_reg_n_0_[0] ),
        .I3(bus2ip_mst_cmplt),
        .I4(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .O(\write_segment[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    \write_segment[1]_i_3 
       (.I0(bus2ip_mst_cmplt),
        .I1(\write_segment_reg_n_0_[1] ),
        .I2(\write_segment_reg_n_0_[0] ),
        .I3(\FSM_onehot_mainFSM_currentState_reg_n_0_[4] ),
        .I4(is_large_ram),
        .O(\write_segment[1]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \write_segment_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\write_segment[0]_i_1_n_0 ),
        .Q(\write_segment_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \write_segment_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\write_segment[1]_i_1_n_0 ),
        .Q(\write_segment_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "axi_master_burst" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst
   (m_axi_wvalid,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    sig_cmd_empty_reg,
    bus2ip_mst_cmplt,
    md_error,
    bus2ip_mst_cmdack,
    m_axi_rready,
    m_axi_bready,
    ip2bus_mstwr_src_rdy_n_i_reg,
    sig_llink_busy_reg,
    m_axi_araddr,
    m_axi_arlen,
    \sig_data_reg_out_reg[31] ,
    m_axi_wdata,
    m_axi_wstrb,
    sys_clk,
    sig_push_cmd_reg,
    ip2bus_mstwr_req,
    ip2bus_mstrd_req,
    sig_llink2wr_strm_tlast,
    m_axi_rvalid,
    ip2bus_mstwr_src_rdy_n,
    m_axi_wready,
    reset,
    ip2bus_mst_reset,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_bvalid,
    ip2bus_mstwr_eof_n,
    Q,
    m_axi_awready,
    m_axi_arready,
    m_axi_rdata,
    \sig_data_skid_reg_reg[31] ,
    m_axi_bresp,
    \sig_cmd_mst_addr_reg[31] );
  output m_axi_wvalid;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output sig_cmd_empty_reg;
  output bus2ip_mst_cmplt;
  output md_error;
  output bus2ip_mst_cmdack;
  output m_axi_rready;
  output m_axi_bready;
  output ip2bus_mstwr_src_rdy_n_i_reg;
  output sig_llink_busy_reg;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sys_clk;
  input sig_push_cmd_reg;
  input ip2bus_mstwr_req;
  input ip2bus_mstrd_req;
  input sig_llink2wr_strm_tlast;
  input m_axi_rvalid;
  input ip2bus_mstwr_src_rdy_n;
  input m_axi_wready;
  input reset;
  input ip2bus_mst_reset;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input ip2bus_mstwr_eof_n;
  input [2:0]Q;
  input m_axi_awready;
  input m_axi_arready;
  input [31:0]m_axi_rdata;
  input [31:0]\sig_data_skid_reg_reg[31] ;
  input [1:0]m_axi_bresp;
  input [28:0]\sig_cmd_mst_addr_reg[31] ;

  wire \I_ADDR_CNTL/sig_next_addr_reg0 ;
  wire \I_ADDR_CNTL/sig_rd_addr_valid_reg0 ;
  wire \I_ADDR_CNTL/sig_wr_addr_valid_reg0 ;
  wire I_CMD_STATUS_MODULE_n_16;
  wire \I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0 ;
  wire I_RD_WR_CNTRL_MODULE_n_15;
  wire I_RD_WR_CNTRL_MODULE_n_20;
  wire I_RD_WR_CNTRL_MODULE_n_21;
  wire \I_READ_STREAM_SKID_BUF/p_0_in2_in ;
  wire \I_READ_STREAM_SKID_BUF/sig_data_reg_out_en ;
  wire I_WR_LLINK_ADAPTER_n_3;
  wire \I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0 ;
  wire [2:0]Q;
  wire bus2ip_mst_cmdack;
  wire bus2ip_mst_cmplt;
  wire ip2bus_mst_reset;
  wire ip2bus_mstrd_req;
  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_req;
  wire ip2bus_mstwr_src_rdy_n;
  wire ip2bus_mstwr_src_rdy_n_i_reg;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire md_error;
  wire reset;
  wire sig_addr2stat_calc_error;
  wire sig_cmd2all_doing_read;
  wire sig_cmd2all_doing_write;
  wire sig_cmd2pcc_cmd_valid;
  wire sig_cmd_empty_reg;
  wire [31:3]sig_cmd_mst_addr;
  wire [28:0]\sig_cmd_mst_addr_reg[31] ;
  wire [0:0]sig_cmd_mst_be;
  wire sig_cmd_mstrd_req0;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [31:0]\sig_data_skid_reg_reg[31] ;
  wire sig_doing_read_reg;
  wire sig_doing_write_reg;
  wire sig_llink2cmd_rd_busy;
  wire sig_llink2cmd_wr_busy;
  wire sig_llink2rd_allow_addr_req;
  wire sig_llink2wr_allow_addr_req;
  wire sig_llink2wr_strm_tlast;
  wire sig_llink2wr_strm_tready;
  wire sig_llink_busy_reg;
  wire [4:4]sig_muxed_status;
  wire sig_push_cmd_reg;
  wire sig_push_status1_out;
  wire sig_rd2llink_strm_tvalid;
  wire sig_rd_discontinue;
  wire sig_rd_llink_enable;
  wire sig_rdwr2llink_int_err;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2cmd_stat_reset;
  wire sig_rst2llink_reset;
  wire sig_rst2rdwr_cntlr_reset;
  wire sig_status_reg_empty;
  wire sig_wr_error_reg;
  wire sig_wsc2stat_status_valid;
  wire sig_xfer_calc_err_reg;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status I_CMD_STATUS_MODULE
       (.Q(sig_cmd_mst_addr),
        .SR(sig_cmd_mstrd_req0),
        .bus2ip_mst_cmdack(bus2ip_mst_cmdack),
        .ip2bus_mstrd_req(ip2bus_mstrd_req),
        .ip2bus_mstwr_req(ip2bus_mstwr_req),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(I_CMD_STATUS_MODULE_n_16),
        .md_error(md_error),
        .out(sig_rst2cmd_stat_reset),
        .sig_addr2stat_calc_error(sig_addr2stat_calc_error),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .sig_cmd2pcc_cmd_valid(sig_cmd2pcc_cmd_valid),
        .sig_cmd_cmplt_reg_reg_0(bus2ip_mst_cmplt),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .\sig_cmd_mst_addr_reg[31]_0 (\sig_cmd_mst_addr_reg[31] ),
        .sig_cmd_mst_be(sig_cmd_mst_be),
        .sig_coelsc_tag_reg0(\I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0 ),
        .sig_doing_read_reg(sig_doing_read_reg),
        .sig_doing_read_reg_reg_0(I_RD_WR_CNTRL_MODULE_n_15),
        .sig_error_sh_reg_reg_0(I_RD_WR_CNTRL_MODULE_n_20),
        .sig_llink2cmd_rd_busy(sig_llink2cmd_rd_busy),
        .sig_llink2cmd_wr_busy(sig_llink2cmd_wr_busy),
        .sig_muxed_status(sig_muxed_status),
        .sig_push_cmd_reg(sig_push_cmd_reg),
        .sig_push_status1_out(sig_push_status1_out),
        .sig_rd_addr_valid_reg0(\I_ADDR_CNTL/sig_rd_addr_valid_reg0 ),
        .sig_rd_llink_enable(sig_rd_llink_enable),
        .sig_rd_sts_slverr_reg_reg(sig_rst2rdwr_cntlr_reset),
        .sig_rd_sts_tag_reg0(\I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0 ),
        .sig_rdwr2llink_int_err(sig_rdwr2llink_int_err),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_status_reg_empty(sig_status_reg_empty),
        .sig_wr_addr_valid_reg0(\I_ADDR_CNTL/sig_wr_addr_valid_reg0 ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink I_RD_LLINK_ADAPTER
       (.E(\I_READ_STREAM_SKID_BUF/sig_data_reg_out_en ),
        .Q(Q),
        .out(sig_rst2llink_reset),
        .\ram_out_reg[33] (sig_rd2llink_strm_tvalid),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .\sig_data_reg_out_reg[0] (\I_READ_STREAM_SKID_BUF/p_0_in2_in ),
        .sig_doing_read_reg(sig_doing_read_reg),
        .sig_llink2cmd_rd_busy(sig_llink2cmd_rd_busy),
        .sig_llink2rd_allow_addr_req(sig_llink2rd_allow_addr_req),
        .sig_llink_busy_reg_0(sig_llink_busy_reg),
        .sig_llink_busy_reg_1(I_RD_WR_CNTRL_MODULE_n_21),
        .sig_rd_discontinue(sig_rd_discontinue),
        .sig_rdwr2llink_int_err(sig_rdwr2llink_int_err),
        .sig_wr_error_reg(sig_wr_error_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr I_RD_WR_CNTRL_MODULE
       (.E(\I_READ_STREAM_SKID_BUF/sig_data_reg_out_en ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_rst2rdwr_cntlr_reset),
        .Q(sig_cmd_mst_addr),
        .SR(sig_cmd_mstrd_req0),
        .ip2bus_mstwr_eof_n(ip2bus_mstwr_eof_n),
        .ip2bus_mstwr_src_rdy_n(ip2bus_mstwr_src_rdy_n),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .md_error(md_error),
        .out(\I_READ_STREAM_SKID_BUF/p_0_in2_in ),
        .sig_addr2stat_calc_error(sig_addr2stat_calc_error),
        .sig_calc_error_pushed_reg(I_RD_WR_CNTRL_MODULE_n_15),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .sig_cmd2pcc_cmd_valid(sig_cmd2pcc_cmd_valid),
        .sig_cmd_mst_be(sig_cmd_mst_be),
        .\sig_cmd_mst_be_reg[0] (sig_rst2cmd_stat_reset),
        .sig_coelsc_tag_reg0(\I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0 ),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_skid_reg_reg[31] (\sig_data_skid_reg_reg[31] ),
        .sig_doing_read_reg(sig_doing_read_reg),
        .sig_doing_write_reg(sig_doing_write_reg),
        .sig_last_reg_out_reg(I_RD_WR_CNTRL_MODULE_n_21),
        .sig_llink2cmd_rd_busy(sig_llink2cmd_rd_busy),
        .sig_llink2cmd_wr_busy(sig_llink2cmd_wr_busy),
        .sig_llink2rd_allow_addr_req(sig_llink2rd_allow_addr_req),
        .sig_llink2wr_allow_addr_req(sig_llink2wr_allow_addr_req),
        .sig_llink2wr_strm_tlast(sig_llink2wr_strm_tlast),
        .sig_llink_busy_reg(sig_rst2llink_reset),
        .sig_m_valid_out_reg(sig_rd2llink_strm_tvalid),
        .sig_m_valid_out_reg_0(I_WR_LLINK_ADAPTER_n_3),
        .sig_muxed_status(sig_muxed_status),
        .sig_next_addr_reg0(\I_ADDR_CNTL/sig_next_addr_reg0 ),
        .sig_push_cmd_reg(sig_push_cmd_reg),
        .sig_push_status1_out(sig_push_status1_out),
        .sig_rd_addr_valid_reg0(\I_ADDR_CNTL/sig_rd_addr_valid_reg0 ),
        .sig_rd_discontinue(sig_rd_discontinue),
        .sig_rd_llink_enable(sig_rd_llink_enable),
        .sig_rd_sts_slverr_reg_reg(I_RD_WR_CNTRL_MODULE_n_20),
        .sig_rd_sts_tag_reg0(\I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_ready_out_reg(sig_llink2wr_strm_tready),
        .sig_status_reg_empty(sig_status_reg_empty),
        .sig_wr_addr_valid_reg0(\I_ADDR_CNTL/sig_wr_addr_valid_reg0 ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg(sig_xfer_calc_err_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_reset I_RESET_MODULE
       (.ip2bus_mst_reset(ip2bus_mst_reset),
        .out(sig_rst2cmd_stat_reset),
        .reset(reset),
        .sig_llink_reset_reg_reg_0(sig_rst2llink_reset),
        .sig_next_addr_reg0(\I_ADDR_CNTL/sig_next_addr_reg0 ),
        .sig_rdwr_reset_reg_reg_0(sig_rst2rdwr_cntlr_reset),
        .sig_wr_addr_valid_reg_reg(I_CMD_STATUS_MODULE_n_16),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink I_WR_LLINK_ADAPTER
       (.ip2bus_mstwr_eof_n(ip2bus_mstwr_eof_n),
        .ip2bus_mstwr_src_rdy_n(ip2bus_mstwr_src_rdy_n),
        .ip2bus_mstwr_src_rdy_n_i_reg(ip2bus_mstwr_src_rdy_n_i_reg),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .sig_doing_write_reg(sig_doing_write_reg),
        .sig_llink2cmd_wr_busy(sig_llink2cmd_wr_busy),
        .sig_llink2wr_allow_addr_req(sig_llink2wr_allow_addr_req),
        .sig_llink_busy_reg_0(I_WR_LLINK_ADAPTER_n_3),
        .sig_llink_busy_reg_1(sig_rst2llink_reset),
        .sig_llink_busy_reg_2(sig_llink2wr_strm_tready),
        .sig_rdwr2llink_int_err(sig_rdwr2llink_int_err),
        .sig_wr_error_reg(sig_wr_error_reg),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_addr_cntl" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl
   (out,
    sig_addr2stat_cmd_fifo_empty,
    sig_addr2stat_calc_error,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_araddr,
    m_axi_arlen,
    sig_next_addr_reg0,
    sig_push_addr_reg1_out,
    sys_clk,
    sig_calc_error_reg_reg_0,
    sig_xfer_type_reg,
    sig_rd_addr_valid_reg0,
    sig_wr_addr_valid_reg0,
    sig_posted_to_axi_reg_0,
    Q,
    \sig_next_len_reg_reg[3]_0 );
  output out;
  output sig_addr2stat_cmd_fifo_empty;
  output sig_addr2stat_calc_error;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  input sig_next_addr_reg0;
  input sig_push_addr_reg1_out;
  input sys_clk;
  input sig_calc_error_reg_reg_0;
  input sig_xfer_type_reg;
  input sig_rd_addr_valid_reg0;
  input sig_wr_addr_valid_reg0;
  input sig_posted_to_axi_reg_0;
  input [31:0]Q;
  input [3:0]\sig_next_len_reg_reg[3]_0 ;

  wire [31:0]Q;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awvalid;
  wire sig_addr2stat_calc_error;
  wire sig_addr2stat_cmd_fifo_empty;
  wire sig_calc_error_reg_reg_0;
  wire sig_next_addr_reg0;
  wire [3:0]\sig_next_len_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_reg_0;
  wire sig_push_addr_reg1_out;
  wire sig_rd_addr_valid_reg0;
  wire sig_wr_addr_valid_reg0;
  wire sig_xfer_type_reg;
  wire sys_clk;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2stat_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_addr2stat_calc_error),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_xfer_type_reg),
        .Q(m_axi_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_len_reg_reg[3]_0 [0]),
        .Q(m_axi_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_len_reg_reg[3]_0 [1]),
        .Q(m_axi_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_len_reg_reg[3]_0 [2]),
        .Q(m_axi_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_len_reg_reg[3]_0 [3]),
        .Q(m_axi_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_arsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_posted_to_axi_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_posted_to_axi_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_addr_valid_reg_reg
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_rd_addr_valid_reg0),
        .Q(m_axi_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_wr_addr_valid_reg_reg
       (.C(sys_clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_wr_addr_valid_reg0),
        .Q(m_axi_awvalid),
        .R(sig_next_addr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_cmd_status" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status
   (sig_cmd2pcc_cmd_valid,
    sig_cmd_mst_be,
    sig_cmd_empty_reg,
    sig_cmd2all_doing_write,
    sig_cmd2all_doing_read,
    sig_cmd_cmplt_reg_reg_0,
    sig_status_reg_empty,
    md_error,
    sig_rdwr2llink_int_err,
    bus2ip_mst_cmdack,
    sig_push_status1_out,
    sig_rd_sts_tag_reg0,
    sig_coelsc_tag_reg0,
    sig_rd_addr_valid_reg0,
    sig_wr_addr_valid_reg0,
    sig_rd_llink_enable,
    m_axi_awready_0,
    Q,
    out,
    sys_clk,
    SR,
    sig_push_cmd_reg,
    ip2bus_mstwr_req,
    ip2bus_mstrd_req,
    sig_error_sh_reg_reg_0,
    sig_muxed_status,
    sig_llink2cmd_wr_busy,
    sig_llink2cmd_rd_busy,
    sig_rd_sts_slverr_reg_reg,
    sig_rsc2stat_status_valid,
    sig_wsc2stat_status_valid,
    sig_xfer_calc_err_reg,
    sig_doing_read_reg,
    m_axi_awready,
    m_axi_arready,
    m_axi_arsize,
    sig_addr2stat_calc_error,
    sig_doing_read_reg_reg_0,
    \sig_cmd_mst_addr_reg[31]_0 );
  output sig_cmd2pcc_cmd_valid;
  output [0:0]sig_cmd_mst_be;
  output sig_cmd_empty_reg;
  output sig_cmd2all_doing_write;
  output sig_cmd2all_doing_read;
  output sig_cmd_cmplt_reg_reg_0;
  output sig_status_reg_empty;
  output md_error;
  output sig_rdwr2llink_int_err;
  output bus2ip_mst_cmdack;
  output sig_push_status1_out;
  output sig_rd_sts_tag_reg0;
  output sig_coelsc_tag_reg0;
  output sig_rd_addr_valid_reg0;
  output sig_wr_addr_valid_reg0;
  output sig_rd_llink_enable;
  output m_axi_awready_0;
  output [28:0]Q;
  input out;
  input sys_clk;
  input [0:0]SR;
  input sig_push_cmd_reg;
  input ip2bus_mstwr_req;
  input ip2bus_mstrd_req;
  input sig_error_sh_reg_reg_0;
  input [0:0]sig_muxed_status;
  input sig_llink2cmd_wr_busy;
  input sig_llink2cmd_rd_busy;
  input sig_rd_sts_slverr_reg_reg;
  input sig_rsc2stat_status_valid;
  input sig_wsc2stat_status_valid;
  input sig_xfer_calc_err_reg;
  input sig_doing_read_reg;
  input m_axi_awready;
  input m_axi_arready;
  input [0:0]m_axi_arsize;
  input sig_addr2stat_calc_error;
  input sig_doing_read_reg_reg_0;
  input [28:0]\sig_cmd_mst_addr_reg[31]_0 ;

  wire [28:0]Q;
  wire [0:0]SR;
  wire bus2ip_mst_cmdack;
  wire ip2bus_mstrd_req;
  wire ip2bus_mstwr_req;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire md_error;
  wire out;
  wire sig_addr2stat_calc_error;
  wire sig_cmd2all_doing_read;
  wire sig_cmd2all_doing_write;
  wire sig_cmd2pcc_cmd_valid;
  wire sig_cmd_cmplt_reg0;
  wire sig_cmd_cmplt_reg_i_1_n_0;
  wire sig_cmd_cmplt_reg_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_cmd_empty_reg_i_1_n_0;
  wire [28:0]\sig_cmd_mst_addr_reg[31]_0 ;
  wire [0:0]sig_cmd_mst_be;
  wire sig_cmd_mstrd_req;
  wire sig_cmd_mstwr_req;
  wire sig_cmdack_reg_i_1_n_0;
  wire sig_coelsc_tag_reg0;
  wire sig_doing_read_reg;
  wire sig_doing_read_reg_i_1_n_0;
  wire sig_doing_read_reg_reg_0;
  wire sig_doing_write_reg_i_1_n_0;
  wire sig_error_sh_reg_reg_0;
  wire sig_init_reg1;
  wire sig_init_reg2;
  wire sig_int_error_pulse_reg_i_1_n_0;
  wire sig_int_error_pulse_reg_i_2_n_0;
  wire sig_llink2cmd_rd_busy;
  wire sig_llink2cmd_wr_busy;
  wire [0:0]sig_muxed_status;
  wire sig_push_cmd_reg;
  wire sig_push_status1_out;
  wire sig_rd_addr_valid_reg0;
  wire sig_rd_llink_enable;
  wire sig_rd_sts_slverr_reg_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdwr2llink_int_err;
  wire sig_rsc2stat_status_valid;
  wire sig_status_reg_empty;
  wire sig_status_reg_empty_i_1_n_0;
  wire sig_status_reg_full;
  wire sig_status_reg_full_i_1_n_0;
  wire sig_wr_addr_valid_reg0;
  wire sig_wsc2stat_status_valid;
  wire sig_xfer_calc_err_reg;
  wire sys_clk;

  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_1 
       (.I0(sig_rd_sts_slverr_reg_reg),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_status_reg_empty),
        .I3(sig_wsc2stat_status_valid),
        .O(sig_coelsc_tag_reg0));
  LUT6 #(
    .INIT(64'h0000000007770000)) 
    sig_cmd_cmplt_reg_i_1
       (.I0(sig_llink2cmd_wr_busy),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_llink2cmd_rd_busy),
        .I3(sig_cmd2all_doing_read),
        .I4(sig_status_reg_full),
        .I5(sig_cmd_cmplt_reg0),
        .O(sig_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_cmd_cmplt_reg_i_2
       (.I0(sig_cmd_cmplt_reg_reg_0),
        .I1(out),
        .O(sig_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_cmplt_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd_cmplt_reg_i_1_n_0),
        .Q(sig_cmd_cmplt_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    sig_cmd_empty_reg_i_1
       (.I0(ip2bus_mstwr_req),
        .I1(ip2bus_mstrd_req),
        .I2(sig_cmd_empty_reg),
        .I3(sig_init_reg1),
        .I4(sig_init_reg2),
        .I5(sig_cmd_cmplt_reg_reg_0),
        .O(sig_cmd_empty_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd_empty_reg_i_1_n_0),
        .Q(sig_cmd_empty_reg),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg_reg
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(sig_push_cmd_reg),
        .Q(sig_cmd2pcc_cmd_valid),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[10] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[11] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[12] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[13] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[14] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[15] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[16] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[17] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[18] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[19] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[20] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[21] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[22] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[23] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[24] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[25] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[26] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[27] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[28] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[29] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[30] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[31] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[4] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[5] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[6] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[7] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[8] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \sig_cmd_mst_addr_reg[9] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(\sig_cmd_mst_addr_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \sig_cmd_mst_be_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(1'b1),
        .Q(sig_cmd_mst_be),
        .R(SR));
  FDRE sig_cmd_mstrd_req_reg
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(ip2bus_mstrd_req),
        .Q(sig_cmd_mstrd_req),
        .R(SR));
  FDRE sig_cmd_mstwr_req_reg
       (.C(sys_clk),
        .CE(sig_push_cmd_reg),
        .D(ip2bus_mstwr_req),
        .Q(sig_cmd_mstwr_req),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000E0)) 
    sig_cmdack_reg_i_1
       (.I0(ip2bus_mstwr_req),
        .I1(ip2bus_mstrd_req),
        .I2(sig_cmd_empty_reg),
        .I3(bus2ip_mst_cmdack),
        .I4(out),
        .O(sig_cmdack_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmdack_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmdack_reg_i_1_n_0),
        .Q(bus2ip_mst_cmdack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_doing_read_reg_i_1
       (.I0(sig_cmd2all_doing_read),
        .I1(sig_doing_read_reg_reg_0),
        .I2(sig_cmd_mstrd_req),
        .I3(out),
        .I4(sig_cmd_cmplt_reg_reg_0),
        .O(sig_doing_read_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_doing_read_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_doing_read_reg_i_1_n_0),
        .Q(sig_cmd2all_doing_read),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_doing_write_reg_i_1
       (.I0(sig_cmd2all_doing_write),
        .I1(sig_doing_read_reg_reg_0),
        .I2(sig_cmd_mstwr_req),
        .I3(out),
        .I4(sig_cmd_cmplt_reg_reg_0),
        .O(sig_doing_write_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_doing_write_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_doing_write_reg_i_1_n_0),
        .Q(sig_cmd2all_doing_write),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8008800)) 
    sig_error_sh_reg_i_3
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_status_reg_empty),
        .I4(sig_cmd2all_doing_read),
        .O(sig_push_status1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_error_sh_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_error_sh_reg_reg_0),
        .Q(md_error),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_init_reg1),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_init_reg1),
        .Q(sig_init_reg2),
        .R(out));
  LUT5 #(
    .INIT(32'h00008A80)) 
    sig_int_error_pulse_reg_i_1
       (.I0(sig_int_error_pulse_reg_i_2_n_0),
        .I1(sig_muxed_status),
        .I2(sig_push_status1_out),
        .I3(sig_rdwr2llink_int_err),
        .I4(out),
        .O(sig_int_error_pulse_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    sig_int_error_pulse_reg_i_2
       (.I0(sig_llink2cmd_wr_busy),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_llink2cmd_rd_busy),
        .I3(sig_cmd2all_doing_read),
        .O(sig_int_error_pulse_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_int_error_pulse_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_int_error_pulse_reg_i_1_n_0),
        .Q(sig_rdwr2llink_int_err),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_llink_busy_i_2
       (.I0(sig_cmd2all_doing_read),
        .I1(sig_doing_read_reg),
        .O(sig_rd_llink_enable));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_rd_addr_valid_reg_i_3
       (.I0(sig_cmd2all_doing_read),
        .I1(sig_xfer_calc_err_reg),
        .O(sig_rd_addr_valid_reg0));
  LUT6 #(
    .INIT(64'h00000000F8080000)) 
    sig_rd_addr_valid_reg_i_4
       (.I0(m_axi_awready),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_cmd2all_doing_read),
        .I3(m_axi_arready),
        .I4(m_axi_arsize),
        .I5(sig_addr2stat_calc_error),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_rd_sts_slverr_reg_reg),
        .I1(sig_cmd2all_doing_read),
        .I2(sig_status_reg_empty),
        .I3(sig_rsc2stat_status_valid),
        .O(sig_rd_sts_tag_reg0));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    sig_status_reg_empty_i_1
       (.I0(sig_init_reg1),
        .I1(sig_init_reg2),
        .I2(sig_cmd_cmplt_reg_reg_0),
        .I3(sig_push_status1_out),
        .I4(sig_status_reg_empty),
        .O(sig_status_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_status_reg_empty_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_status_reg_empty_i_1_n_0),
        .Q(sig_status_reg_empty),
        .R(out));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_status_reg_full_i_1
       (.I0(sig_cmd_cmplt_reg_reg_0),
        .I1(sig_push_status1_out),
        .I2(sig_status_reg_full),
        .I3(out),
        .O(sig_status_reg_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_status_reg_full_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_status_reg_full_i_1_n_0),
        .Q(sig_status_reg_full),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_wr_addr_valid_reg_i_1
       (.I0(sig_cmd2all_doing_write),
        .I1(sig_xfer_calc_err_reg),
        .O(sig_wr_addr_valid_reg0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_fifo" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_fifo
   (sig_reset_reg_reg,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_bready,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    sig_reset_reg,
    sig_init_done,
    out,
    sig_wsc2stat_status,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output sig_reset_reg_reg;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_bready;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input sig_reset_reg;
  input sig_init_done;
  input [0:0]out;
  input [1:0]sig_wsc2stat_status;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__0_n_0;
  wire sig_reset_reg;
  wire sig_reset_reg_reg;
  wire [1:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_init_done),
        .O(sig_reset_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_0),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .S(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_fifo" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0
   (FIFO_Full_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_init_done,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_push_coelsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    sig_init_done_reg_0,
    FIFO_Full_reg_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    sig_wsc2stat_status,
    in);
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_init_done;
  output [0:0]Q;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_coelsc_interr_reg0;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input sig_init_done_reg_0;
  input FIFO_Full_reg_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  input [0:0]sig_wsc2stat_status;
  input [2:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]in;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [0:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .out(out),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_pcc" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_pcc
   (sig_xfer_calc_err_reg_reg_0,
    sig_xfer_type_reg,
    sig_xfer_cmd_cmplt_reg,
    sig_xfer_is_seq_reg,
    sig_xfer_eof_reg,
    sig_pcc2data_cmd_valid,
    sig_calc_error_pushed_reg_0,
    SR,
    sig_push_addr_reg1_out,
    \sig_xfer_len_reg_reg[3]_0 ,
    \sig_xfer_len_reg_reg[3]_1 ,
    \sig_xfer_addr_reg_reg[31]_0 ,
    D,
    \sig_xfer_strt_strb_reg_reg[3]_0 ,
    sig_cmd2dre_valid_reg_0,
    sys_clk,
    sig_cmd2pcc_cmd_valid,
    Q,
    \sig_xfer_end_strb_reg_reg[0]_0 ,
    \sig_cmd_mst_be_reg[0] ,
    sig_push_cmd_reg,
    sig_rdc2pcc_cmd_ready,
    sig_cmd2all_doing_read,
    sig_cmd2data_valid_reg_0,
    sig_cmd_mst_be);
  output sig_xfer_calc_err_reg_reg_0;
  output sig_xfer_type_reg;
  output sig_xfer_cmd_cmplt_reg;
  output sig_xfer_is_seq_reg;
  output sig_xfer_eof_reg;
  output sig_pcc2data_cmd_valid;
  output sig_calc_error_pushed_reg_0;
  output [0:0]SR;
  output sig_push_addr_reg1_out;
  output \sig_xfer_len_reg_reg[3]_0 ;
  output [3:0]\sig_xfer_len_reg_reg[3]_1 ;
  output [31:0]\sig_xfer_addr_reg_reg[31]_0 ;
  output [3:0]D;
  output [3:0]\sig_xfer_strt_strb_reg_reg[3]_0 ;
  input sig_cmd2dre_valid_reg_0;
  input sys_clk;
  input sig_cmd2pcc_cmd_valid;
  input [28:0]Q;
  input \sig_xfer_end_strb_reg_reg[0]_0 ;
  input \sig_cmd_mst_be_reg[0] ;
  input sig_push_cmd_reg;
  input sig_rdc2pcc_cmd_ready;
  input sig_cmd2all_doing_read;
  input sig_cmd2data_valid_reg_0;
  input [0:0]sig_cmd_mst_be;

  wire [3:0]D;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5] ;
  wire \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8] ;
  wire \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9] ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]\GEN_ADDR_32.sig_addr_cntr_msh_reg ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4] ;
  wire \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5] ;
  wire \GEN_ADDR_32.sig_first_xfer_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_1 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_2 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_3 ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8] ;
  wire \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9] ;
  wire [1:1]\GEN_ADDR_MODE.sig_end_addr_us ;
  wire [28:0]Q;
  wire [0:0]SR;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire [5:0]sig_adjusted_addr_incr;
  wire [11:0]sig_btt_cntr;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_lt_b2mbaa1;
  wire sig_btt_lt_b2mbaa1_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa1_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa1_carry_n_1;
  wire sig_btt_lt_b2mbaa1_carry_n_2;
  wire sig_btt_lt_b2mbaa1_carry_n_3;
  wire [5:2]sig_byte_change_minus1;
  wire [6:6]sig_bytes_to_mbaa;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2all_doing_read;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2pcc_cmd_valid;
  wire [0:0]sig_cmd_mst_be;
  wire \sig_cmd_mst_be_reg[0] ;
  wire [1:0]sig_finish_addr_offset_reg;
  wire sig_first_xfer;
  wire sig_input_burst_type_reg;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_drr_reg_i_1_n_0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire sig_last_xfer_valid0_out;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire sig_pcc2addr_cmd_valid;
  wire sig_pcc2all_calc_err;
  wire sig_pcc2data_cmd_valid;
  wire [15:0]sig_predict_addr_lsh_im;
  wire [15:15]sig_predict_addr_lsh_imreg;
  wire sig_push_addr_reg1_out;
  wire sig_push_cmd_reg;
  wire sig_push_input_reg13_out;
  wire sig_push_xfer_reg12_out;
  wire sig_rdc2pcc_cmd_ready;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_reg;
  wire [2:2]sig_strbgen_bytes_reg;
  wire \sig_strbgen_bytes_reg[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_reg[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_reg[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_reg_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_reg_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_reg_reg_n_0_[2] ;
  wire sig_xfer_addr_reg0;
  wire [31:0]\sig_xfer_addr_reg_reg[31]_0 ;
  wire sig_xfer_calc_err_reg_reg_0;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_cmd_cmplt_reg_i_3_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_4_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_5_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_6_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_7_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_8_n_0;
  wire sig_xfer_cmd_cmplt_reg_i_9_n_0;
  wire [3:0]sig_xfer_end_strb_imreg;
  wire \sig_xfer_end_strb_imreg[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_imreg[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_reg[0]_i_1_n_0 ;
  wire \sig_xfer_end_strb_reg[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_reg[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_reg[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_reg[3]_i_2_n_0 ;
  wire \sig_xfer_end_strb_reg_reg[0]_0 ;
  wire sig_xfer_eof_reg;
  wire sig_xfer_eof_reg0;
  wire sig_xfer_is_seq_reg;
  wire sig_xfer_is_seq_reg_i_1_n_0;
  wire sig_xfer_len_eq_0;
  wire sig_xfer_len_eq_0_reg;
  wire \sig_xfer_len_reg_reg[3]_0 ;
  wire [3:0]\sig_xfer_len_reg_reg[3]_1 ;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_3_n_0;
  wire [2:1]sig_xfer_strt_strb;
  wire [3:0]sig_xfer_strt_strb2use;
  wire [3:0]sig_xfer_strt_strb_imreg;
  wire \sig_xfer_strt_strb_imreg[0]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_imreg[3]_i_1_n_0 ;
  wire [3:0]\sig_xfer_strt_strb_reg_reg[3]_0 ;
  wire sig_xfer_type_reg;
  wire sys_clk;
  wire [3:3]\NLW_GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa1_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg13_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_push_input_reg13_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg13_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \FSM_onehot_sig_pcc_sm_state[4]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[4] ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[4] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* FSM_ENCODED_STATES = "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hCAC0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice[0]),
        .I1(sig_btt_cntr[0]),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ),
        .I3(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2 
       (.I0(sig_btt_lt_b2mbaa1),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FBFB0808080808)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1 
       (.I0(sig_btt_cntr[1]),
        .I1(sig_btt_lt_b2mbaa1),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice[1]),
        .I4(sig_mbaa_addr_cntr_slice[0]),
        .I5(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1 
       (.I0(sig_btt_cntr[2]),
        .I1(sig_btt_lt_b2mbaa1),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0 ),
        .I4(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice[2]),
        .I1(sig_mbaa_addr_cntr_slice[1]),
        .I2(sig_mbaa_addr_cntr_slice[0]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1 
       (.I0(sig_btt_cntr[3]),
        .I1(sig_btt_lt_b2mbaa1),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0 ),
        .I4(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice[1]),
        .I1(sig_mbaa_addr_cntr_slice[0]),
        .I2(sig_mbaa_addr_cntr_slice[2]),
        .I3(sig_mbaa_addr_cntr_slice[3]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1 
       (.I0(sig_btt_cntr[4]),
        .I1(sig_btt_lt_b2mbaa1),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0 ),
        .I4(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice[4]),
        .I1(sig_mbaa_addr_cntr_slice[3]),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .I4(sig_mbaa_addr_cntr_slice[2]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h88F88808)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1 
       (.I0(sig_first_xfer),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0 ),
        .I2(sig_btt_lt_b2mbaa1),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I4(sig_btt_cntr[5]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice[5]),
        .I1(sig_mbaa_addr_cntr_slice[4]),
        .I2(sig_mbaa_addr_cntr_slice[2]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .I4(sig_mbaa_addr_cntr_slice[1]),
        .I5(sig_mbaa_addr_cntr_slice[3]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I1(sig_btt_lt_b2mbaa1),
        .I2(sig_bytes_to_mbaa),
        .I3(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2 
       (.I0(sig_btt_cntr[11]),
        .I1(sig_btt_cntr[10]),
        .I2(sig_btt_cntr[7]),
        .I3(sig_btt_cntr[8]),
        .I4(sig_btt_cntr[9]),
        .I5(sig_btt_cntr[6]),
        .O(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[2] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[3] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[4] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[5] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[6] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[0]_i_1 
       (.I0(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[10]_i_1 
       (.I0(Q[7]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[11]_i_1 
       (.I0(Q[8]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[12]_i_1 
       (.I0(Q[9]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[13]_i_1 
       (.I0(Q[10]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[14]_i_1 
       (.I0(Q[11]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1 
       (.I0(sig_push_input_reg13_out),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_input_burst_type_reg),
        .O(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_2 
       (.I0(Q[12]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_predict_addr_lsh_imreg),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[1]_i_1 
       (.I0(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[2]_i_1 
       (.I0(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[3]_i_1 
       (.I0(Q[0]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[4]_i_1 
       (.I0(Q[1]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[5]_i_1 
       (.I0(Q[2]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[6]_i_1 
       (.I0(Q[3]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[7]_i_1 
       (.I0(Q[4]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[8]_i_1 
       (.I0(Q[5]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh[9]_i_1 
       (.I0(Q[6]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[0] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[10] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[11] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[12] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[13] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[14] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[15] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[1] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice[1]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[2] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice[2]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[3] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice[3]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[4] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice[4]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[5] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice[5]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[6] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[7] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[8] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_lsh_reg[9] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9] ),
        .R(sig_cmd2dre_valid_reg_0));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1 
       (.I0(sig_push_input_reg13_out),
        .I1(sig_predict_addr_lsh_imreg),
        .I2(p_1_in_0),
        .I3(sig_input_burst_type_reg),
        .I4(sig_ld_xfer_reg),
        .I5(sig_xfer_reg_empty),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3 
       (.I0(Q[13]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [0]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4 
       (.I0(Q[16]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [3]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5 
       (.I0(Q[15]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [2]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6 
       (.I0(Q[14]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [1]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555C55555)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_msh_reg [0]),
        .I1(Q[13]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2pcc_cmd_valid),
        .I5(sig_pcc2all_calc_err),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2 
       (.I0(Q[28]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [15]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3 
       (.I0(Q[27]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [14]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4 
       (.I0(Q[26]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [13]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5 
       (.I0(Q[25]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [12]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2 
       (.I0(Q[20]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [7]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3 
       (.I0(Q[19]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [6]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4 
       (.I0(Q[18]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [5]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5 
       (.I0(Q[17]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [4]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2 
       (.I0(Q[24]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [11]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3 
       (.I0(Q[23]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [10]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4 
       (.I0(Q[22]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [9]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5 
       (.I0(Q[21]),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\GEN_ADDR_32.sig_addr_cntr_msh_reg [8]),
        .O(\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[0] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [0]),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_1 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_2 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[10] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [10]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[11] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [11]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[12] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [12]),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1 
       (.CI(\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_1 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_2 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[13] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [13]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[14] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [14]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[15] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [15]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[1] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [1]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[2] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [2]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[3] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [3]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[4] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [4]),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1 
       (.CI(\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_1 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_2 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[5] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [5]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[6] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [6]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[7] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [7]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[8] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [8]),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1 
       (.CI(\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_1 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_2 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6 ,\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0 ,\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_addr_cntr_msh_reg[9] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(\GEN_ADDR_32.sig_addr_cntr_msh_reg [9]),
        .R(sig_cmd2dre_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0 ),
        .O(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_1 
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0 ),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr[3]));
  LUT6 #(
    .INIT(64'h03573F570F57FF57)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2 
       (.I0(sig_first_xfer),
        .I1(sig_mbaa_addr_cntr_slice[0]),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ),
        .I4(sig_btt_cntr[1]),
        .I5(sig_btt_cntr[0]),
        .O(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[4]_i_1 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr[4]));
  LUT6 #(
    .INIT(64'h4777B888B888B888)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_1 
       (.I0(sig_btt_cntr[5]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0 ),
        .I3(sig_first_xfer),
        .I4(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0 ),
        .I5(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr[5]));
  LUT5 #(
    .INIT(32'h88808000)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0 ),
        .I4(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0 ),
        .O(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8AA0800)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice[0]),
        .I1(sig_btt_cntr[0]),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0 ),
        .I3(sig_btt_lt_b2mbaa1),
        .I4(sig_first_xfer),
        .O(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_adjusted_addr_incr[0]),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_adjusted_addr_incr[1]),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0 ),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_adjusted_addr_incr[3]),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_adjusted_addr_incr[4]),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_adjusted_addr_incr[5]),
        .Q(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5] ),
        .R(sig_cmd2dre_valid_reg_0));
  LUT6 #(
    .INIT(64'h0054545454545454)) 
    \GEN_ADDR_32.sig_first_xfer_i_1 
       (.I0(sig_cmd2dre_valid_reg_0),
        .I1(sig_push_input_reg13_out),
        .I2(sig_first_xfer),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_input_burst_type_reg),
        .O(\GEN_ADDR_32.sig_first_xfer_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_first_xfer_reg 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\GEN_ADDR_32.sig_first_xfer_i_1_n_0 ),
        .Q(sig_first_xfer),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice[3]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice[2]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice[1]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice[0]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6] ),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice[5]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice[4]),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4] ),
        .O(\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[0]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[10] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[10]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[11]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1 
       (.CI(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0 ),
        .CO({\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_1 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_2 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_predict_addr_lsh_im[11:8]),
        .S({\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11] ,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10] ,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9] ,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[12] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[12]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[13] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[13]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[14] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[14]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[15]),
        .Q(sig_predict_addr_lsh_imreg),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1 
       (.CI(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_CO_UNCONNECTED [3],\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_1 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_2 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_predict_addr_lsh_im[15:12]),
        .S({p_1_in_0,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14] ,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13] ,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[1]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[2] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[2]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[3]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_1 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_2 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice[3:0]),
        .O(sig_predict_addr_lsh_im[3:0]),
        .S({\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[4] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[4]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[5] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[5]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[6] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[6]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[7]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7] ),
        .R(sig_cmd2dre_valid_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1 
       (.CI(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0 ),
        .CO({\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_1 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_2 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice[5:4]}),
        .O(sig_predict_addr_lsh_im[7:4]),
        .S({\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7] ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0 ,\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[8] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[8]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[9] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im[9]),
        .Q(\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9] ),
        .R(sig_cmd2dre_valid_reg_0));
  design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0 I_END_STRB_GEN
       (.D(\GEN_ADDR_MODE.sig_end_addr_us ),
        .Q(sig_finish_addr_offset_reg));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_btt_cntr[11]),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_btt_cntr[10]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_btt_cntr[9]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_btt_cntr[8]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2] ),
        .I1(sig_btt_cntr[2]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_cmd_mst_be),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_pcc2all_calc_err),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_btt_cntr[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4] ),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_btt_cntr[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_cntr[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_cntr[10]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_cntr[11]),
        .R(sig_cmd2dre_valid_reg_0));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_5_n_0 ,\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_cntr[1]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_cntr[2]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_cntr[3]),
        .R(sig_cmd2dre_valid_reg_0));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_cntr[4]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_cntr[5]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_cntr[6]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_cntr[7]),
        .R(sig_cmd2dre_valid_reg_0));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_cntr[8]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(sys_clk),
        .CE(\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_cntr[9]),
        .R(sig_cmd2dre_valid_reg_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa1_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa1,sig_btt_lt_b2mbaa1_carry_n_1,sig_btt_lt_b2mbaa1_carry_n_2,sig_btt_lt_b2mbaa1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_bytes_to_mbaa,sig_btt_lt_b2mbaa1_carry_i_2_n_0,sig_btt_lt_b2mbaa1_carry_i_3_n_0,sig_btt_lt_b2mbaa1_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa1_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa1_carry_i_5_n_0,sig_btt_lt_b2mbaa1_carry_i_6_n_0,sig_btt_lt_b2mbaa1_carry_i_7_n_0,sig_btt_lt_b2mbaa1_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa1_carry_i_1
       (.I0(sig_mbaa_addr_cntr_slice[4]),
        .I1(sig_mbaa_addr_cntr_slice[2]),
        .I2(sig_mbaa_addr_cntr_slice[0]),
        .I3(sig_mbaa_addr_cntr_slice[1]),
        .I4(sig_mbaa_addr_cntr_slice[3]),
        .I5(sig_mbaa_addr_cntr_slice[5]),
        .O(sig_bytes_to_mbaa));
  LUT5 #(
    .INIT(32'h10017C37)) 
    sig_btt_lt_b2mbaa1_carry_i_2
       (.I0(sig_btt_cntr[4]),
        .I1(sig_mbaa_addr_cntr_slice[5]),
        .I2(sig_mbaa_addr_cntr_slice[4]),
        .I3(sig_btt_lt_b2mbaa1_carry_i_9_n_0),
        .I4(sig_btt_cntr[5]),
        .O(sig_btt_lt_b2mbaa1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111417171774)) 
    sig_btt_lt_b2mbaa1_carry_i_3
       (.I0(sig_btt_cntr[3]),
        .I1(sig_mbaa_addr_cntr_slice[3]),
        .I2(sig_mbaa_addr_cntr_slice[2]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .I4(sig_mbaa_addr_cntr_slice[1]),
        .I5(sig_btt_cntr[2]),
        .O(sig_btt_lt_b2mbaa1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa1_carry_i_4
       (.I0(sig_btt_cntr[1]),
        .I1(sig_mbaa_addr_cntr_slice[1]),
        .I2(sig_mbaa_addr_cntr_slice[0]),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_lt_b2mbaa1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa1_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice[5]),
        .I1(sig_mbaa_addr_cntr_slice[3]),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .I4(sig_mbaa_addr_cntr_slice[2]),
        .I5(sig_mbaa_addr_cntr_slice[4]),
        .O(sig_btt_lt_b2mbaa1_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa1_carry_i_6
       (.I0(sig_btt_cntr[5]),
        .I1(sig_mbaa_addr_cntr_slice[5]),
        .I2(sig_mbaa_addr_cntr_slice[4]),
        .I3(sig_btt_lt_b2mbaa1_carry_i_9_n_0),
        .I4(sig_btt_cntr[4]),
        .O(sig_btt_lt_b2mbaa1_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h000156A856A80001)) 
    sig_btt_lt_b2mbaa1_carry_i_7
       (.I0(sig_btt_cntr[2]),
        .I1(sig_mbaa_addr_cntr_slice[0]),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(sig_mbaa_addr_cntr_slice[2]),
        .I4(sig_btt_cntr[3]),
        .I5(sig_mbaa_addr_cntr_slice[3]),
        .O(sig_btt_lt_b2mbaa1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa1_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice[0]),
        .I1(sig_btt_cntr[0]),
        .I2(sig_btt_cntr[1]),
        .I3(sig_mbaa_addr_cntr_slice[1]),
        .O(sig_btt_lt_b2mbaa1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa1_carry_i_9
       (.I0(sig_mbaa_addr_cntr_slice[2]),
        .I1(sig_mbaa_addr_cntr_slice[0]),
        .I2(sig_mbaa_addr_cntr_slice[1]),
        .I3(sig_mbaa_addr_cntr_slice[3]),
        .O(sig_btt_lt_b2mbaa1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_cmd2dre_valid_reg_0));
  LUT5 #(
    .INIT(32'hCCDCCCCC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_cmd_mst_be),
        .I1(sig_pcc2all_calc_err),
        .I2(sig_cmd2pcc_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .O(sig_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(sig_pcc2all_calc_err),
        .R(sig_cmd2dre_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0D080808)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_pcc2addr_cmd_valid),
        .I1(\sig_xfer_end_strb_reg_reg[0]_0 ),
        .I2(sig_cmd2dre_valid_reg_0),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_pcc2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000054545400)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_rdc2pcc_cmd_ready),
        .I1(sig_cmd2all_doing_read),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_push_xfer_reg12_out),
        .I4(sig_pcc2data_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_pcc2data_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_ld_xfer_reg),
        .I1(sig_xfer_reg_empty),
        .I2(sig_first_xfer),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(sig_cmd2dre_valid_reg_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    sig_cmd_full_reg_i_1
       (.I0(\sig_cmd_mst_be_reg[0] ),
        .I1(sig_push_cmd_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2pcc_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_input_reg_empty),
        .O(SR));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_doing_write_reg_i_2
       (.I0(sig_calc_error_pushed),
        .I1(sig_cmd2pcc_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_calc_error_pushed_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1DC0)) 
    \sig_finish_addr_offset_reg[0]_i_1 
       (.I0(sig_first_xfer),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ),
        .I2(sig_btt_cntr[0]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .O(sig_adjusted_addr_incr[0]));
  LUT6 #(
    .INIT(64'h906030C09F603FC0)) 
    \sig_finish_addr_offset_reg[1]_i_1 
       (.I0(sig_btt_cntr[0]),
        .I1(sig_btt_cntr[1]),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice[1]),
        .I4(sig_mbaa_addr_cntr_slice[0]),
        .I5(sig_first_xfer),
        .O(sig_adjusted_addr_incr[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_adjusted_addr_incr[0]),
        .Q(sig_finish_addr_offset_reg[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_adjusted_addr_incr[1]),
        .Q(sig_finish_addr_offset_reg[1]),
        .R(sig_cmd2dre_valid_reg_0));
  LUT5 #(
    .INIT(32'h0000000E)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_input_burst_type_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_cmd2dre_valid_reg_0),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_burst_type_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_i_1_n_0),
        .Q(sig_input_burst_type_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000000E)) 
    sig_input_drr_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_cmd2dre_valid_reg_0),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_drr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_input_drr_reg_i_1_n_0),
        .Q(sig_input_eof_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg13_out),
        .I2(sig_cmd2dre_valid_reg_0),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3
       (.I0(\sig_xfer_len_reg_reg[3]_1 [3]),
        .I1(\sig_xfer_len_reg_reg[3]_1 [0]),
        .I2(\sig_xfer_len_reg_reg[3]_1 [2]),
        .I3(\sig_xfer_len_reg_reg[3]_1 [1]),
        .O(\sig_xfer_len_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h003A)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_cmd2dre_valid_reg_0),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000045554000)) 
    sig_parent_done_i_1
       (.I0(sig_cmd2dre_valid_reg_0),
        .I1(sig_last_xfer_valid0_out),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .I4(sig_parent_done),
        .I5(sig_push_input_reg13_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_rd_addr_valid_reg_i_2
       (.I0(sig_pcc2addr_cmd_valid),
        .I1(\sig_xfer_end_strb_reg_reg[0]_0 ),
        .O(sig_push_addr_reg1_out));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_cmd2dre_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice[0]),
        .Q(sig_strbgen_addr_reg[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice[1]),
        .Q(sig_strbgen_addr_reg[1]),
        .R(sig_cmd2dre_valid_reg_0));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_reg[0]_i_1 
       (.I0(\sig_strbgen_bytes_reg_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg_ns),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_reg),
        .I4(sig_cmd2dre_valid_reg_0),
        .O(\sig_strbgen_bytes_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_reg[1]_i_1 
       (.I0(\sig_strbgen_bytes_reg_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg_ns),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_reg),
        .I4(sig_cmd2dre_valid_reg_0),
        .O(\sig_strbgen_bytes_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_reg[2]_i_1 
       (.I0(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg_ns),
        .I2(sig_strbgen_bytes_reg),
        .I3(\sig_strbgen_bytes_reg_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_reg[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg_ns),
        .I1(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0 ),
        .I2(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0 ),
        .I3(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0 ),
        .I4(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0 ),
        .I5(\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0 ),
        .O(sig_strbgen_bytes_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_reg_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_reg[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_reg_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_reg[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_reg_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_reg[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_reg_reg_n_0_[2] ),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[0]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [0]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [10]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [11]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [12]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [13]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [14]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(p_1_in_0),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [15]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [0]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [16]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [1]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [17]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [2]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [18]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [3]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [19]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[1]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [1]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [4]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [20]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [21]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [6]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [22]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [7]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [23]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [8]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [24]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [9]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [25]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [10]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [26]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [11]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [27]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [12]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [28]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [13]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [29]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[2]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [2]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [14]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [30]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_msh_reg [15]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [31]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[3]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [3]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[4]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [4]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_mbaa_addr_cntr_slice[5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [5]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [6]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [7]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [8]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(\GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9] ),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [9]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_pcc2all_calc_err),
        .Q(sig_xfer_calc_err_reg_reg_0),
        .R(sig_xfer_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_pcc2all_calc_err),
        .I1(sig_last_xfer_valid0_out),
        .O(sig_xfer_cmd_cmplt_reg0));
  LUT6 #(
    .INIT(64'h0000030400000004)) 
    sig_xfer_cmd_cmplt_reg_i_2
       (.I0(sig_xfer_cmd_cmplt_reg_i_3_n_0),
        .I1(sig_xfer_cmd_cmplt_reg_i_4_n_0),
        .I2(sig_xfer_cmd_cmplt_reg_i_5_n_0),
        .I3(sig_btt_cntr[6]),
        .I4(sig_xfer_cmd_cmplt_reg_i_6_n_0),
        .I5(sig_bytes_to_mbaa),
        .O(sig_last_xfer_valid0_out));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    sig_xfer_cmd_cmplt_reg_i_3
       (.I0(sig_xfer_cmd_cmplt_reg_i_7_n_0),
        .I1(sig_xfer_cmd_cmplt_reg_i_8_n_0),
        .I2(sig_xfer_cmd_cmplt_reg_i_9_n_0),
        .I3(sig_bytes_to_mbaa),
        .I4(sig_btt_lt_b2mbaa1),
        .O(sig_xfer_cmd_cmplt_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_xfer_cmd_cmplt_reg_i_4
       (.I0(sig_btt_cntr[5]),
        .I1(sig_btt_cntr[4]),
        .I2(sig_btt_cntr[0]),
        .I3(sig_btt_cntr[3]),
        .I4(sig_btt_cntr[1]),
        .I5(sig_btt_cntr[2]),
        .O(sig_xfer_cmd_cmplt_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_xfer_cmd_cmplt_reg_i_5
       (.I0(sig_btt_cntr[8]),
        .I1(sig_btt_cntr[9]),
        .O(sig_xfer_cmd_cmplt_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_xfer_cmd_cmplt_reg_i_6
       (.I0(sig_btt_cntr[7]),
        .I1(sig_btt_cntr[10]),
        .I2(sig_btt_cntr[11]),
        .O(sig_xfer_cmd_cmplt_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_xfer_cmd_cmplt_reg_i_7
       (.I0(sig_btt_cntr[5]),
        .I1(sig_mbaa_addr_cntr_slice[5]),
        .I2(sig_mbaa_addr_cntr_slice[4]),
        .I3(sig_btt_lt_b2mbaa1_carry_i_9_n_0),
        .I4(sig_btt_cntr[4]),
        .O(sig_xfer_cmd_cmplt_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hF9F9F99F9F9F9FF6)) 
    sig_xfer_cmd_cmplt_reg_i_8
       (.I0(sig_mbaa_addr_cntr_slice[3]),
        .I1(sig_btt_cntr[3]),
        .I2(sig_mbaa_addr_cntr_slice[2]),
        .I3(sig_mbaa_addr_cntr_slice[1]),
        .I4(sig_mbaa_addr_cntr_slice[0]),
        .I5(sig_btt_cntr[2]),
        .O(sig_xfer_cmd_cmplt_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h9FF6)) 
    sig_xfer_cmd_cmplt_reg_i_9
       (.I0(sig_mbaa_addr_cntr_slice[1]),
        .I1(sig_btt_cntr[1]),
        .I2(sig_btt_cntr[0]),
        .I3(sig_mbaa_addr_cntr_slice[0]),
        .O(sig_xfer_cmd_cmplt_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg),
        .R(sig_xfer_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_imreg[1]_i_1 
       (.I0(sig_finish_addr_offset_reg[1]),
        .I1(sig_finish_addr_offset_reg[0]),
        .O(\sig_xfer_end_strb_imreg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_imreg[3]_i_1 
       (.I0(sig_finish_addr_offset_reg[1]),
        .I1(sig_finish_addr_offset_reg[0]),
        .O(\sig_xfer_end_strb_imreg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_imreg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_imreg[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_imreg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_imreg[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_imreg[1]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_imreg_reg[2] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\GEN_ADDR_MODE.sig_end_addr_us ),
        .Q(sig_xfer_end_strb_imreg[2]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_imreg_reg[3] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_imreg[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_imreg[3]),
        .R(sig_cmd2dre_valid_reg_0));
  LUT5 #(
    .INIT(32'hACCCAFFF)) 
    \sig_xfer_end_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[0]),
        .I1(sig_xfer_end_strb_imreg[0]),
        .I2(sig_xfer_len_eq_0_reg),
        .I3(sig_first_xfer),
        .I4(sig_last_xfer_valid0_out),
        .O(\sig_xfer_end_strb_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACCCAFFF)) 
    \sig_xfer_end_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[1]),
        .I1(sig_xfer_end_strb_imreg[1]),
        .I2(sig_xfer_len_eq_0_reg),
        .I3(sig_first_xfer),
        .I4(sig_last_xfer_valid0_out),
        .O(\sig_xfer_end_strb_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACCCAFFF)) 
    \sig_xfer_end_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[2]),
        .I1(sig_xfer_end_strb_imreg[2]),
        .I2(sig_xfer_len_eq_0_reg),
        .I3(sig_first_xfer),
        .I4(sig_last_xfer_valid0_out),
        .O(\sig_xfer_end_strb_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF707070)) 
    \sig_xfer_end_strb_reg[3]_i_1 
       (.I0(\sig_xfer_end_strb_reg_reg[0]_0 ),
        .I1(sig_pcc2addr_cmd_valid),
        .I2(sig_xfer_reg_empty_i_3_n_0),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .O(\sig_xfer_end_strb_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACCCAFFF)) 
    \sig_xfer_end_strb_reg[3]_i_2 
       (.I0(sig_xfer_strt_strb_imreg[3]),
        .I1(sig_xfer_end_strb_imreg[3]),
        .I2(sig_xfer_len_eq_0_reg),
        .I3(sig_first_xfer),
        .I4(sig_last_xfer_valid0_out),
        .O(\sig_xfer_end_strb_reg[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_reg_reg[0] 
       (.C(sys_clk),
        .CE(\sig_xfer_end_strb_reg[3]_i_1_n_0 ),
        .D(\sig_xfer_end_strb_reg[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_reg_reg[1] 
       (.C(sys_clk),
        .CE(\sig_xfer_end_strb_reg[3]_i_1_n_0 ),
        .D(\sig_xfer_end_strb_reg[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_reg_reg[2] 
       (.C(sys_clk),
        .CE(\sig_xfer_end_strb_reg[3]_i_1_n_0 ),
        .D(\sig_xfer_end_strb_reg[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_reg_reg[3] 
       (.C(sys_clk),
        .CE(\sig_xfer_end_strb_reg[3]_i_1_n_0 ),
        .D(\sig_xfer_end_strb_reg[3]_i_2_n_0 ),
        .Q(D[3]),
        .R(sig_xfer_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_xfer_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_last_xfer_valid0_out),
        .O(sig_xfer_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_eof_reg_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_eof_reg0),
        .Q(sig_xfer_eof_reg),
        .R(sig_xfer_addr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_last_xfer_valid0_out),
        .O(sig_xfer_is_seq_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_is_seq_reg_i_1_n_0),
        .Q(sig_xfer_is_seq_reg),
        .R(sig_xfer_addr_reg0));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_reg_i_1
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4] ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5] ),
        .I2(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .I3(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .I4(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .I5(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_reg_reg
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0),
        .Q(sig_xfer_len_eq_0_reg),
        .R(sig_cmd2dre_valid_reg_0));
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .I2(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .O(sig_byte_change_minus1[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .I2(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .I3(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .O(sig_byte_change_minus1[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4] ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .I2(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .I3(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .I4(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ),
        .O(sig_byte_change_minus1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5] ),
        .I1(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3] ),
        .I2(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1] ),
        .I3(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0] ),
        .I4(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2] ),
        .I5(\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4] ),
        .O(sig_byte_change_minus1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_byte_change_minus1[2]),
        .Q(\sig_xfer_len_reg_reg[3]_1 [0]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_byte_change_minus1[3]),
        .Q(\sig_xfer_len_reg_reg[3]_1 [1]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_byte_change_minus1[4]),
        .Q(\sig_xfer_len_reg_reg[3]_1 [2]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_byte_change_minus1[5]),
        .Q(\sig_xfer_len_reg_reg[3]_1 [3]),
        .R(sig_xfer_addr_reg0));
  LUT6 #(
    .INIT(64'hAABFBFBFAAAAAAAA)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_cmd2dre_valid_reg_0),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(\sig_xfer_end_strb_reg_reg[0]_0 ),
        .I4(sig_pcc2addr_cmd_valid),
        .I5(sig_xfer_reg_empty_i_3_n_0),
        .O(sig_xfer_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_xfer_reg_empty_i_2
       (.I0(sig_xfer_reg_empty),
        .I1(sig_ld_xfer_reg),
        .O(sig_push_xfer_reg12_out));
  LUT6 #(
    .INIT(64'hABABABABFFFFFFAB)) 
    sig_xfer_reg_empty_i_3
       (.I0(sig_rdc2pcc_cmd_ready),
        .I1(sig_cmd2all_doing_read),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .I4(sig_pcc2addr_cmd_valid),
        .I5(sig_pcc2data_cmd_valid),
        .O(sig_xfer_reg_empty_i_3_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(1'b0),
        .Q(sig_xfer_reg_empty),
        .S(sig_xfer_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_imreg[0]_i_1 
       (.I0(sig_strbgen_addr_reg[0]),
        .I1(sig_strbgen_addr_reg[1]),
        .O(\sig_xfer_strt_strb_imreg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h0000FFEB)) 
    \sig_xfer_strt_strb_imreg[1]_i_1 
       (.I0(\sig_strbgen_bytes_reg_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_reg[0]),
        .I2(\sig_strbgen_bytes_reg_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_reg_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_reg[1]),
        .O(sig_xfer_strt_strb[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h77777621)) 
    \sig_xfer_strt_strb_imreg[2]_i_1 
       (.I0(sig_strbgen_addr_reg[1]),
        .I1(sig_strbgen_addr_reg[0]),
        .I2(\sig_strbgen_bytes_reg_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_reg_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_reg_reg_n_0_[2] ),
        .O(sig_xfer_strt_strb[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFEA81)) 
    \sig_xfer_strt_strb_imreg[3]_i_1 
       (.I0(sig_strbgen_addr_reg[1]),
        .I1(\sig_strbgen_bytes_reg_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_reg[0]),
        .I3(\sig_strbgen_bytes_reg_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_reg_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_imreg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_imreg_reg[0] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_imreg[0]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_imreg[0]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_imreg_reg[1] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb[1]),
        .Q(sig_xfer_strt_strb_imreg[1]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_imreg_reg[2] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb[2]),
        .Q(sig_xfer_strt_strb_imreg[2]),
        .R(sig_cmd2dre_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_imreg_reg[3] 
       (.C(sys_clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_imreg[3]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_imreg[3]),
        .R(sig_cmd2dre_valid_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_strt_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[0]),
        .I1(sig_first_xfer),
        .O(sig_xfer_strt_strb2use[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_strt_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[1]),
        .I1(sig_first_xfer),
        .O(sig_xfer_strt_strb2use[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_strt_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[2]),
        .I1(sig_first_xfer),
        .O(sig_xfer_strt_strb2use[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_strt_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_imreg[3]),
        .I1(sig_first_xfer),
        .O(sig_xfer_strt_strb2use[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_strt_strb2use[0]),
        .Q(\sig_xfer_strt_strb_reg_reg[3]_0 [0]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_strt_strb2use[1]),
        .Q(\sig_xfer_strt_strb_reg_reg[3]_0 [1]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_strt_strb2use[2]),
        .Q(\sig_xfer_strt_strb_reg_reg[3]_0 [2]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_xfer_strt_strb2use[3]),
        .Q(\sig_xfer_strt_strb_reg_reg[3]_0 [3]),
        .R(sig_xfer_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(sys_clk),
        .CE(sig_push_xfer_reg12_out),
        .D(sig_input_burst_type_reg),
        .Q(sig_xfer_type_reg),
        .R(sig_xfer_addr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_rd_llink" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink
   (sig_wr_error_reg,
    sig_rd_discontinue,
    sig_llink2cmd_rd_busy,
    sig_llink2rd_allow_addr_req,
    E,
    sig_llink_busy_reg_0,
    out,
    sig_rdwr2llink_int_err,
    sys_clk,
    sig_llink_busy_reg_1,
    \sig_data_reg_out_reg[0] ,
    sig_doing_read_reg,
    sig_cmd2all_doing_read,
    \ram_out_reg[33] ,
    Q);
  output sig_wr_error_reg;
  output sig_rd_discontinue;
  output sig_llink2cmd_rd_busy;
  output sig_llink2rd_allow_addr_req;
  output [0:0]E;
  output sig_llink_busy_reg_0;
  input out;
  input sig_rdwr2llink_int_err;
  input sys_clk;
  input sig_llink_busy_reg_1;
  input \sig_data_reg_out_reg[0] ;
  input sig_doing_read_reg;
  input sig_cmd2all_doing_read;
  input \ram_out_reg[33] ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire out;
  wire \ram_out_reg[33] ;
  wire sig_allow_rd_requests_i_1_n_0;
  wire sig_cmd2all_doing_read;
  wire \sig_data_reg_out_reg[0] ;
  wire sig_doing_read_reg;
  wire sig_llink2cmd_rd_busy;
  wire sig_llink2rd_allow_addr_req;
  wire sig_llink_busy_reg_0;
  wire sig_llink_busy_reg_1;
  wire sig_rd_discontinue;
  wire sig_rd_discontinue_i_1_n_0;
  wire sig_rdwr2llink_int_err;
  wire sig_wr_error_reg;
  wire sys_clk;

  LUT6 #(
    .INIT(64'h00000000F8000000)) 
    \ram_out[31]_i_2 
       (.I0(sig_llink2cmd_rd_busy),
        .I1(sig_rd_discontinue),
        .I2(\ram_out_reg[33] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(sig_llink_busy_reg_0));
  LUT5 #(
    .INIT(32'h54005454)) 
    sig_allow_rd_requests_i_1
       (.I0(out),
        .I1(sig_llink2cmd_rd_busy),
        .I2(sig_llink2rd_allow_addr_req),
        .I3(sig_doing_read_reg),
        .I4(sig_cmd2all_doing_read),
        .O(sig_allow_rd_requests_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_allow_rd_requests_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_allow_rd_requests_i_1_n_0),
        .Q(sig_llink2rd_allow_addr_req),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_llink2cmd_rd_busy),
        .I1(\sig_data_reg_out_reg[0] ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    sig_llink_busy_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_llink_busy_reg_1),
        .Q(sig_llink2cmd_rd_busy),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000F20)) 
    sig_rd_discontinue_i_1
       (.I0(sig_rdwr2llink_int_err),
        .I1(sig_wr_error_reg),
        .I2(sig_llink2cmd_rd_busy),
        .I3(sig_rd_discontinue),
        .I4(out),
        .O(sig_rd_discontinue_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_discontinue_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_rd_discontinue_i_1_n_0),
        .Q(sig_rd_discontinue),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_error_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_rdwr2llink_int_err),
        .Q(sig_wr_error_reg),
        .R(out));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_rd_status_cntl" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2rdc_ready,
    sig_rsc2stat_status,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_tag_reg0,
    sys_clk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_rdc2rsc_valid,
    sig_wsc2stat_status,
    sig_cmd2all_doing_write,
    sig_push_status1_out,
    md_error);
  output sig_rsc2stat_status_valid;
  output sig_rsc2rdc_ready;
  output [2:0]sig_rsc2stat_status;
  output sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_tag_reg0;
  input sys_clk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_rdc2rsc_valid;
  input [2:0]sig_wsc2stat_status;
  input sig_cmd2all_doing_write;
  input sig_push_status1_out;
  input md_error;

  wire md_error;
  wire sig_cmd2all_doing_write;
  wire sig_error_sh_reg_i_2_n_0;
  wire sig_push_rd_sts_reg;
  wire sig_push_status1_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2rsc_valid;
  wire sig_rsc2rdc_ready;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire [2:0]sig_wsc2stat_status;
  wire sys_clk;

  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    sig_error_sh_reg_i_1
       (.I0(sig_error_sh_reg_i_2_n_0),
        .I1(sig_rsc2stat_status[2]),
        .I2(sig_cmd2all_doing_write),
        .I3(sig_wsc2stat_status[2]),
        .I4(sig_push_status1_out),
        .I5(md_error),
        .O(sig_rd_sts_slverr_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    sig_error_sh_reg_i_2
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_wsc2stat_status[0]),
        .I2(sig_rsc2stat_status[1]),
        .I3(sig_cmd2all_doing_write),
        .I4(sig_wsc2stat_status[1]),
        .O(sig_error_sh_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(sys_clk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2rdc_ready),
        .S(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_rsc2rdc_ready),
        .I1(sig_rdc2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(sys_clk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[2]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_rd_wr_cntlr" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr
   (out,
    sig_m_valid_out_reg,
    m_axi_wvalid,
    sig_s_ready_out_reg,
    sig_xfer_calc_err_reg,
    sig_addr2stat_calc_error,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    sig_rsc2stat_status_valid,
    sig_wsc2stat_status_valid,
    m_axi_wlast,
    sig_doing_read_reg,
    sig_doing_write_reg,
    sig_calc_error_pushed_reg,
    SR,
    m_axi_rready,
    m_axi_bready,
    sig_muxed_status,
    sig_rd_sts_slverr_reg_reg,
    sig_last_reg_out_reg,
    m_axi_araddr,
    m_axi_arlen,
    \sig_data_reg_out_reg[31] ,
    m_axi_wdata,
    m_axi_wstrb,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    sig_next_addr_reg0,
    sig_rd_addr_valid_reg0,
    sig_wr_addr_valid_reg0,
    sig_rd_sts_tag_reg0,
    sig_coelsc_tag_reg0,
    sig_llink2wr_strm_tlast,
    sig_cmd2all_doing_read,
    sig_cmd2all_doing_write,
    sig_cmd2pcc_cmd_valid,
    Q,
    sig_llink2cmd_rd_busy,
    m_axi_rvalid,
    sig_llink2cmd_wr_busy,
    ip2bus_mstwr_src_rdy_n,
    m_axi_wready,
    \sig_cmd_mst_be_reg[0] ,
    sig_push_cmd_reg,
    sig_status_reg_empty,
    sig_llink2wr_allow_addr_req,
    sig_llink2rd_allow_addr_req,
    m_axi_rlast,
    sig_m_valid_out_reg_0,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_rdata,
    \sig_data_skid_reg_reg[31] ,
    sig_cmd_mst_be,
    sig_push_status1_out,
    md_error,
    sig_rd_llink_enable,
    sig_rd_discontinue,
    sig_llink_busy_reg,
    ip2bus_mstwr_eof_n,
    E,
    m_axi_bresp);
  output out;
  output sig_m_valid_out_reg;
  output m_axi_wvalid;
  output sig_s_ready_out_reg;
  output sig_xfer_calc_err_reg;
  output sig_addr2stat_calc_error;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output sig_rsc2stat_status_valid;
  output sig_wsc2stat_status_valid;
  output m_axi_wlast;
  output sig_doing_read_reg;
  output sig_doing_write_reg;
  output sig_calc_error_pushed_reg;
  output [0:0]SR;
  output m_axi_rready;
  output m_axi_bready;
  output [0:0]sig_muxed_status;
  output sig_rd_sts_slverr_reg_reg;
  output sig_last_reg_out_reg;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input sig_next_addr_reg0;
  input sig_rd_addr_valid_reg0;
  input sig_wr_addr_valid_reg0;
  input sig_rd_sts_tag_reg0;
  input sig_coelsc_tag_reg0;
  input sig_llink2wr_strm_tlast;
  input sig_cmd2all_doing_read;
  input sig_cmd2all_doing_write;
  input sig_cmd2pcc_cmd_valid;
  input [28:0]Q;
  input sig_llink2cmd_rd_busy;
  input m_axi_rvalid;
  input sig_llink2cmd_wr_busy;
  input ip2bus_mstwr_src_rdy_n;
  input m_axi_wready;
  input \sig_cmd_mst_be_reg[0] ;
  input sig_push_cmd_reg;
  input sig_status_reg_empty;
  input sig_llink2wr_allow_addr_req;
  input sig_llink2rd_allow_addr_req;
  input m_axi_rlast;
  input sig_m_valid_out_reg_0;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input [31:0]\sig_data_skid_reg_reg[31] ;
  input [0:0]sig_cmd_mst_be;
  input sig_push_status1_out;
  input md_error;
  input sig_rd_llink_enable;
  input sig_rd_discontinue;
  input sig_llink_busy_reg;
  input ip2bus_mstwr_eof_n;
  input [0:0]E;
  input [1:0]m_axi_bresp;

  wire [0:0]E;
  wire \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_MSTR_PCC_n_46;
  wire I_MSTR_PCC_n_47;
  wire I_MSTR_PCC_n_48;
  wire I_MSTR_PCC_n_49;
  wire I_MSTR_PCC_n_9;
  wire I_RD_DATA_CNTL_n_3;
  wire I_RD_DATA_CNTL_n_4;
  wire I_READ_STREAM_SKID_BUF_n_5;
  wire I_WR_DATA_CNTL_n_10;
  wire I_WR_DATA_CNTL_n_6;
  wire I_WR_DATA_CNTL_n_7;
  wire I_WR_DATA_CNTL_n_9;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_6;
  wire [28:0]Q;
  wire [0:0]SR;
  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_src_rdy_n;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire md_error;
  wire out;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2stat_calc_error;
  wire sig_addr2stat_cmd_fifo_empty;
  wire sig_calc_error_pushed_reg;
  wire sig_cmd2all_doing_read;
  wire sig_cmd2all_doing_write;
  wire sig_cmd2pcc_cmd_valid;
  wire [0:0]sig_cmd_mst_be;
  wire \sig_cmd_mst_be_reg[0] ;
  wire sig_coelsc_tag_reg0;
  wire [31:0]sig_data_reg_out;
  wire sig_data_reg_out_en;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [31:0]\sig_data_skid_reg_reg[31] ;
  wire sig_doing_read_reg;
  wire sig_doing_write_reg;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_llink2cmd_rd_busy;
  wire sig_llink2cmd_wr_busy;
  wire sig_llink2rd_allow_addr_req;
  wire sig_llink2wr_allow_addr_req;
  wire sig_llink2wr_strm_tlast;
  wire sig_llink_busy_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_muxed_status;
  wire sig_next_addr_reg0;
  wire sig_next_calc_error_reg;
  wire sig_next_eof_reg;
  wire sig_pcc2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_cmd_reg;
  wire sig_push_status1_out;
  wire sig_push_to_wsc;
  wire sig_rd_addr_valid_reg0;
  wire sig_rd_discontinue;
  wire sig_rd_llink_enable;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_slverr_reg_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2pcc_cmd_ready;
  wire sig_rdc2rdskid_tlast;
  wire sig_rdc2rsc_valid;
  wire sig_rdskid2rdc_tready;
  wire sig_reset_reg;
  wire sig_rsc2rdc_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_s_ready_out_reg;
  wire sig_status_reg_empty;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_tlast_err_stop;
  wire sig_wdc2wrskid_wlast;
  wire [3:0]sig_wdc2wrskid_wstrb;
  wire sig_wdc2wsc_calc_err;
  wire sig_wdc2wsc_cmd_cmplt;
  wire sig_wdc2wsc_last_err;
  wire sig_wr_addr_valid_reg0;
  wire sig_wrskid2wdc_tlast;
  wire sig_wrskid2wdc_tvalid;
  wire sig_wrskid2wdc_wready;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [31:0]sig_xfer_addr_reg;
  wire sig_xfer_calc_err_reg;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_eof_reg;
  wire sig_xfer_is_seq_reg;
  wire [3:0]sig_xfer_len_reg;
  wire [3:0]sig_xfer_strt_strb_reg;
  wire sig_xfer_type_reg;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl I_ADDR_CNTL
       (.Q(sig_xfer_addr_reg),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2stat_calc_error(sig_addr2stat_calc_error),
        .sig_addr2stat_cmd_fifo_empty(sig_addr2stat_cmd_fifo_empty),
        .sig_calc_error_reg_reg_0(sig_xfer_calc_err_reg),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .\sig_next_len_reg_reg[3]_0 (sig_xfer_len_reg),
        .sig_posted_to_axi_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_rd_addr_valid_reg0(sig_rd_addr_valid_reg0),
        .sig_wr_addr_valid_reg0(sig_wr_addr_valid_reg0),
        .sig_xfer_type_reg(sig_xfer_type_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_pcc I_MSTR_PCC
       (.D({I_MSTR_PCC_n_46,I_MSTR_PCC_n_47,I_MSTR_PCC_n_48,I_MSTR_PCC_n_49}),
        .Q(Q),
        .SR(SR),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_6),
        .sig_cmd2dre_valid_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_cmd2pcc_cmd_valid(sig_cmd2pcc_cmd_valid),
        .sig_cmd_mst_be(sig_cmd_mst_be),
        .\sig_cmd_mst_be_reg[0] (\sig_cmd_mst_be_reg[0] ),
        .sig_pcc2data_cmd_valid(sig_pcc2data_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_cmd_reg(sig_push_cmd_reg),
        .sig_rdc2pcc_cmd_ready(sig_rdc2pcc_cmd_ready),
        .\sig_xfer_addr_reg_reg[31]_0 (sig_xfer_addr_reg),
        .sig_xfer_calc_err_reg_reg_0(sig_xfer_calc_err_reg),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .\sig_xfer_end_strb_reg_reg[0]_0 (I_WR_DATA_CNTL_n_7),
        .sig_xfer_eof_reg(sig_xfer_eof_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg),
        .\sig_xfer_len_reg_reg[3]_0 (I_MSTR_PCC_n_9),
        .\sig_xfer_len_reg_reg[3]_1 (sig_xfer_len_reg),
        .\sig_xfer_strt_strb_reg_reg[3]_0 (sig_xfer_strt_strb_reg),
        .sig_xfer_type_reg(sig_xfer_type_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_rvalid_0(I_RD_DATA_CNTL_n_4),
        .out(sig_rdskid2rdc_tready),
        .\sig_addr_posted_cntr_reg[0]_0 (I_RD_DATA_CNTL_n_3),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .\sig_dbeat_cntr_reg[0]_0 (I_READ_STREAM_SKID_BUF_n_5),
        .\sig_dbeat_cntr_reg[3]_0 (sig_xfer_len_reg),
        .sig_last_dbeat_reg_0(I_MSTR_PCC_n_9),
        .sig_ld_new_cmd_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(sig_xfer_calc_err_reg),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_pcc2data_cmd_valid(sig_pcc2data_cmd_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rdc2pcc_cmd_ready(sig_rdc2pcc_cmd_ready),
        .sig_rdc2rdskid_tlast(sig_rdc2rdskid_tlast),
        .sig_rdc2rsc_valid(sig_rdc2rsc_valid),
        .sig_rsc2rdc_ready(sig_rsc2rdc_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_status_reg_empty(sig_status_reg_empty),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_eof_reg(sig_xfer_eof_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl I_RD_STATUS_CNTLR
       (.md_error(md_error),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .sig_push_status1_out(sig_push_status1_out),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rdc2rsc_valid(sig_rdc2rsc_valid),
        .sig_rsc2rdc_ready(sig_rsc2rdc_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf I_READ_STREAM_SKID_BUF
       (.E(E),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rready_0(I_RD_DATA_CNTL_n_3),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_llink2cmd_rd_busy(sig_llink2cmd_rd_busy),
        .sig_llink_busy_reg(sig_llink_busy_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(I_RD_DATA_CNTL_n_4),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_rd_discontinue(sig_rd_discontinue),
        .sig_rd_llink_enable(sig_rd_llink_enable),
        .sig_rdc2rdskid_tlast(sig_rdc2rdskid_tlast),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(sig_rdskid2rdc_tready),
        .sig_s_ready_out_reg_1(I_READ_STREAM_SKID_BUF_n_5),
        .sig_s_ready_out_reg_2(\INFERRED_GEN.cnt_i_reg[0] ),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf I_WRITE_MMAP_SKID_BUF
       (.D(sig_wdc2wrskid_wstrb),
        .Q(sig_data_reg_out),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_10),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(sig_wrskid2wdc_wready),
        .sig_s_ready_out_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .\sig_strb_reg_out_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[3]_0 (sig_strb_skid_reg),
        .sig_wdc2wrskid_wlast(sig_wdc2wrskid_wlast),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0 I_WRITE_STRM_SKID_BUF
       (.E(sig_data_reg_out_en),
        .Q(sig_data_reg_out),
        .ip2bus_mstwr_eof_n(ip2bus_mstwr_eof_n),
        .ip2bus_mstwr_src_rdy_n(ip2bus_mstwr_src_rdy_n),
        .out(p_0_in2_in),
        .\sig_data_skid_reg_reg[31]_0 (\sig_data_skid_reg_reg[31] ),
        .sig_llink2cmd_wr_busy(sig_llink2cmd_wr_busy),
        .sig_llink2wr_strm_tlast(sig_llink2wr_strm_tlast),
        .sig_m_valid_out_reg_0(sig_wrskid2wdc_tvalid),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup_reg_0(I_WR_DATA_CNTL_n_9),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_wrskid2wdc_tlast(sig_wrskid2wdc_tlast),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_wdc2wrskid_wstrb),
        .E(sig_data_reg_out_en),
        .\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_0),
        .\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0 (I_WR_DATA_CNTL_n_7),
        .\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1 (I_WR_DATA_CNTL_n_9),
        .in({sig_wdc2wsc_calc_err,sig_wdc2wsc_last_err,sig_wdc2wsc_cmd_cmplt}),
        .out(p_0_in2_in),
        .sig_addr2stat_cmd_fifo_empty(sig_addr2stat_cmd_fifo_empty),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd2all_doing_read(sig_cmd2all_doing_read),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .\sig_data_reg_out_reg[31] (sig_wrskid2wdc_wready),
        .\sig_dbeat_cntr_reg[3]_0 (sig_xfer_len_reg),
        .sig_inhibit_rdy_n(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_last_dbeat_reg_0(I_WR_DATA_CNTL_n_6),
        .sig_last_dbeat_reg_1(I_MSTR_PCC_n_9),
        .sig_last_dbeat_reg_2(I_WR_STATUS_CNTLR_n_6),
        .sig_last_mmap_dbeat_reg_reg_0(sig_wrskid2wdc_tvalid),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_llink2rd_allow_addr_req(sig_llink2rd_allow_addr_req),
        .sig_llink2wr_allow_addr_req(sig_llink2wr_allow_addr_req),
        .sig_m_valid_out_reg(I_WR_DATA_CNTL_n_10),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0(sig_xfer_calc_err_reg),
        .\sig_next_last_strb_reg_reg[3]_0 ({I_MSTR_PCC_n_46,I_MSTR_PCC_n_47,I_MSTR_PCC_n_48,I_MSTR_PCC_n_49}),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_next_strt_strb_reg_reg[3]_1 (sig_xfer_strt_strb_reg),
        .sig_push_err2wsc_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .\sig_strb_reg_out_reg[3] (sig_strb_skid_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc2wrskid_wlast(sig_wdc2wrskid_wlast),
        .sig_wrskid2wdc_tlast(sig_wrskid2wdc_tlast),
        .sig_xfer_cmd_cmplt_reg(sig_xfer_cmd_cmplt_reg),
        .sig_xfer_eof_reg(sig_xfer_eof_reg),
        .sig_xfer_is_seq_reg(sig_xfer_is_seq_reg),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in({sig_wdc2wsc_calc_err,sig_wdc2wsc_last_err,sig_wdc2wsc_cmd_cmplt}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_cmd2all_doing_write(sig_cmd2all_doing_write),
        .sig_coelsc_tag_reg0(sig_coelsc_tag_reg0),
        .sig_inhibit_rdy_n(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_muxed_status(sig_muxed_status),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_pcc2data_cmd_valid(sig_pcc2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status[4]),
        .sig_status_reg_empty(sig_status_reg_empty),
        .sig_status_reg_empty_reg(I_WR_STATUS_CNTLR_n_6),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sys_clk(sys_clk));
  FDRE #(
    .INIT(1'b0)) 
    sig_doing_read_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd2all_doing_read),
        .Q(sig_doing_read_reg),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_doing_write_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd2all_doing_write),
        .Q(sig_doing_write_reg),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_rddata_cntl" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl
   (sig_rdc2pcc_cmd_ready,
    sig_rdc2rsc_valid,
    sig_next_eof_reg,
    \sig_addr_posted_cntr_reg[0]_0 ,
    m_axi_rvalid_0,
    sig_rdc2rdskid_tlast,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_xfer_cmd_cmplt_reg,
    sys_clk,
    sig_next_calc_error_reg_reg_0,
    sig_ld_new_cmd_reg_reg_0,
    sig_xfer_is_seq_reg,
    sig_xfer_eof_reg,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_rsc2rdc_ready,
    out,
    m_axi_rvalid,
    m_axi_rlast,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_rsc2stat_status_valid,
    sig_status_reg_empty,
    sig_pcc2data_cmd_valid,
    sig_cmd2all_doing_read,
    m_axi_rresp,
    sig_rsc2stat_status,
    sig_last_dbeat_reg_0,
    \sig_addr_posted_cntr_reg[2]_0 );
  output sig_rdc2pcc_cmd_ready;
  output sig_rdc2rsc_valid;
  output sig_next_eof_reg;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output m_axi_rvalid_0;
  output sig_rdc2rdskid_tlast;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_rd_sts_slverr_reg0;
  input sig_xfer_cmd_cmplt_reg;
  input sys_clk;
  input sig_next_calc_error_reg_reg_0;
  input sig_ld_new_cmd_reg_reg_0;
  input sig_xfer_is_seq_reg;
  input sig_xfer_eof_reg;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_rsc2rdc_ready;
  input out;
  input m_axi_rvalid;
  input m_axi_rlast;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_rsc2stat_status_valid;
  input sig_status_reg_empty;
  input sig_pcc2data_cmd_valid;
  input sig_cmd2all_doing_read;
  input [1:0]m_axi_rresp;
  input [2:0]sig_rsc2stat_status;
  input sig_last_dbeat_reg_0;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_rvalid_0;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd2all_doing_read;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[0]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_i_1_n_0;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire sig_ld_new_cmd_reg_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_eof_reg;
  wire sig_next_sequential_reg;
  wire sig_pcc2data_cmd_valid;
  wire sig_push_coelsc_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2pcc_cmd_ready;
  wire sig_rdc2rdskid_tlast;
  wire sig_rdc2rsc_calc_err;
  wire sig_rdc2rsc_decerr;
  wire sig_rdc2rsc_slverr;
  wire sig_rdc2rsc_valid;
  wire sig_rsc2rdc_ready;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_status_reg_empty;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_eof_reg;
  wire sig_xfer_is_seq_reg;
  wire sys_clk;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    m_axi_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_rdc2rsc_valid),
        .O(\sig_addr_posted_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8F87878778787808)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_cmd2all_doing_read),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAADAA4AAA4AAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .I5(sig_cmd2all_doing_read),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCECC8CCC8CCC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .I5(sig_cmd2all_doing_read),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_ld_new_cmd_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF15FF00FF00FF00)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_ld_new_cmd_reg_reg_0),
        .I4(sig_rsc2rdc_ready),
        .I5(sig_rdc2rsc_valid),
        .O(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_rlast),
        .I2(m_axi_rvalid),
        .I3(sig_next_cmd_cmplt_reg),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_rdc2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_rdc2rsc_decerr),
        .I1(m_axi_rresp[0]),
        .I2(m_axi_rresp[1]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_rdc2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_rdc2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_rdc2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_rdc2rsc_slverr),
        .I1(m_axi_rresp[0]),
        .I2(m_axi_rresp[1]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_rdc2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[3]_0 [0]),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[3]_0 [1]),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[3]_0 [2]),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[3]_0 [3]),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .I5(sig_rdc2pcc_cmd_ready),
        .O(\sig_dbeat_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_rdc2pcc_cmd_ready),
        .O(\sig_dbeat_cntr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_rdc2pcc_cmd_ready),
        .O(\sig_dbeat_cntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_rdc2pcc_cmd_ready),
        .I1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I2(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I3(\sig_dbeat_cntr_reg[0]_0 ),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dbeat_cntr[5]),
        .I1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_rdc2pcc_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__0_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_ld_new_cmd_reg_reg_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(sig_rdc2pcc_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  LUT6 #(
    .INIT(64'h00E200FF00E20000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_ld_new_cmd_reg_reg_0),
        .I4(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .I5(sig_last_dbeat_reg_n_0),
        .O(sig_last_dbeat_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(sig_last_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_dbeat_i_1_n_0),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(\sig_addr_posted_cntr_reg[0]_0 ),
        .I1(out),
        .I2(m_axi_rvalid),
        .I3(m_axi_rlast),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_ld_new_cmd_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_last_skid_reg_i_1
       (.I0(sig_next_eof_reg),
        .I1(m_axi_rvalid),
        .I2(m_axi_rlast),
        .O(sig_rdc2rdskid_tlast));
  LUT2 #(
    .INIT(4'h2)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_rdc2pcc_cmd_ready),
        .I1(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(sig_ld_new_cmd_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_2
       (.I0(\sig_addr_posted_cntr_reg[0]_0 ),
        .I1(m_axi_rvalid),
        .O(m_axi_rvalid_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(sig_next_calc_error_reg_reg_0),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_ld_new_cmd_reg_reg_0),
        .I1(sig_rdc2pcc_cmd_ready),
        .I2(\sig_addr_posted_cntr_reg[0]_0 ),
        .I3(out),
        .I4(m_axi_rvalid),
        .I5(m_axi_rlast),
        .O(sig_clr_dqual_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_rdc2pcc_cmd_ready));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_status_reg_empty),
        .I3(sig_pcc2data_cmd_valid),
        .I4(sig_next_calc_error_reg),
        .I5(sig_cmd2all_doing_read),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(sig_xfer_cmd_cmplt_reg),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(sig_xfer_eof_reg),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(sys_clk),
        .CE(sig_rdc2pcc_cmd_ready),
        .D(sig_xfer_is_seq_reg),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rdc2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_rdc2rsc_calc_err),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rdc2rsc_slverr),
        .I1(sig_rsc2stat_status[2]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_reset" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_reset
   (out,
    sig_rdwr_reset_reg_reg_0,
    sig_llink_reset_reg_reg_0,
    sig_next_addr_reg0,
    sys_clk,
    reset,
    ip2bus_mst_reset,
    sig_wr_addr_valid_reg_reg);
  output out;
  output sig_rdwr_reset_reg_reg_0;
  output sig_llink_reset_reg_reg_0;
  output sig_next_addr_reg0;
  input sys_clk;
  input reset;
  input ip2bus_mst_reset;
  input sig_wr_addr_valid_reg_reg;

  wire ip2bus_mst_reset;
  wire reset;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por2rst_out_i_2_n_0;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_cmd_reset_reg;
  wire sig_cmd_reset_reg_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_llink_reset_reg;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_rdwr_reset_reg;
  wire sig_wr_addr_valid_reg_reg;
  wire sys_clk;

  assign out = sig_cmd_reset_reg;
  assign sig_llink_reset_reg_reg_0 = sig_llink_reset_reg;
  assign sig_rdwr_reset_reg_reg_0 = sig_rdwr_reset_reg;
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    sig_axi_por2rst_out_i_1
       (.I0(sig_axi_por_reg7),
        .I1(sig_axi_por_reg6),
        .I2(sig_axi_por_reg1),
        .I3(sig_axi_por_reg8),
        .I4(sig_axi_por2rst_out_i_2_n_0),
        .O(sig_axi_por2rst));
  LUT4 #(
    .INIT(16'h7FFF)) 
    sig_axi_por2rst_out_i_2
       (.I0(sig_axi_por_reg4),
        .I1(sig_axi_por_reg5),
        .I2(sig_axi_por_reg2),
        .I3(sig_axi_por_reg3),
        .O(sig_axi_por2rst_out_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por2rst_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg2_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg3_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg4_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg5_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg6_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg7_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg8_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFB)) 
    sig_cmd_reset_reg_i_1
       (.I0(sig_axi_por2rst_out),
        .I1(reset),
        .I2(ip2bus_mst_reset),
        .O(sig_cmd_reset_reg_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_reset_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd_reset_reg_i_1_n_0),
        .Q(sig_cmd_reset_reg),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_llink_reset_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd_reset_reg_i_1_n_0),
        .Q(sig_llink_reset_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_addr_valid_reg_i_1
       (.I0(sig_rdwr_reset_reg),
        .I1(sig_wr_addr_valid_reg_reg),
        .O(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_rdwr_reset_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_cmd_reset_reg_i_1_n_0),
        .Q(sig_rdwr_reset_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_skid2mm_buf" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    \sig_strb_skid_reg_reg[3]_0 ,
    m_axi_wstrb,
    sys_clk,
    sig_s_ready_out_reg_1,
    sig_wdc2wrskid_wlast,
    sig_last_skid_mux_out,
    m_axi_wready,
    sig_reset_reg,
    sig_m_valid_out_reg_0,
    Q,
    D,
    \sig_strb_reg_out_reg[3]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [31:0]m_axi_wdata;
  output [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  output [3:0]m_axi_wstrb;
  input sys_clk;
  input sig_s_ready_out_reg_1;
  input sig_wdc2wrskid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_wready;
  input sig_reset_reg;
  input sig_m_valid_out_reg_0;
  input [31:0]Q;
  input [3:0]D;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;

  wire [3:0]D;
  wire [31:0]Q;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire \sig_data_reg_out[0]_i_1__1_n_0 ;
  wire \sig_data_reg_out[10]_i_1__1_n_0 ;
  wire \sig_data_reg_out[11]_i_1__1_n_0 ;
  wire \sig_data_reg_out[12]_i_1__1_n_0 ;
  wire \sig_data_reg_out[13]_i_1__1_n_0 ;
  wire \sig_data_reg_out[14]_i_1__1_n_0 ;
  wire \sig_data_reg_out[15]_i_1__1_n_0 ;
  wire \sig_data_reg_out[16]_i_1__1_n_0 ;
  wire \sig_data_reg_out[17]_i_1__1_n_0 ;
  wire \sig_data_reg_out[18]_i_1__1_n_0 ;
  wire \sig_data_reg_out[19]_i_1__1_n_0 ;
  wire \sig_data_reg_out[1]_i_1__1_n_0 ;
  wire \sig_data_reg_out[20]_i_1__1_n_0 ;
  wire \sig_data_reg_out[21]_i_1__1_n_0 ;
  wire \sig_data_reg_out[22]_i_1__1_n_0 ;
  wire \sig_data_reg_out[23]_i_1__1_n_0 ;
  wire \sig_data_reg_out[24]_i_1__1_n_0 ;
  wire \sig_data_reg_out[25]_i_1__1_n_0 ;
  wire \sig_data_reg_out[26]_i_1__1_n_0 ;
  wire \sig_data_reg_out[27]_i_1__1_n_0 ;
  wire \sig_data_reg_out[28]_i_1__1_n_0 ;
  wire \sig_data_reg_out[29]_i_1__1_n_0 ;
  wire \sig_data_reg_out[2]_i_1__1_n_0 ;
  wire \sig_data_reg_out[30]_i_1__1_n_0 ;
  wire \sig_data_reg_out[31]_i_2__1_n_0 ;
  wire \sig_data_reg_out[3]_i_1__1_n_0 ;
  wire \sig_data_reg_out[4]_i_1__1_n_0 ;
  wire \sig_data_reg_out[5]_i_1__1_n_0 ;
  wire \sig_data_reg_out[6]_i_1__1_n_0 ;
  wire \sig_data_reg_out[7]_i_1__1_n_0 ;
  wire \sig_data_reg_out[8]_i_1__1_n_0 ;
  wire \sig_data_reg_out[9]_i_1__1_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  wire sig_wdc2wrskid_wlast;
  wire sys_clk;

  assign m_axi_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(Q[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(Q[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(Q[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(Q[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(Q[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(Q[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(Q[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(Q[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(Q[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(Q[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(Q[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(Q[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(Q[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(Q[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(Q[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(Q[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(Q[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(Q[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(Q[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(Q[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(Q[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(Q[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2__1 
       (.I0(Q[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(Q[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(Q[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(Q[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(Q[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(Q[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(Q[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(Q[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1__1_n_0 ),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1__1_n_0 ),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1__1_n_0 ),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1__1_n_0 ),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1__1_n_0 ),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1__1_n_0 ),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1__1_n_0 ),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1__1_n_0 ),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1__1_n_0 ),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1__1_n_0 ),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1__1_n_0 ),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1__1_n_0 ),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1__1_n_0 ),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1__1_n_0 ),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1__1_n_0 ),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1__1_n_0 ),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1__1_n_0 ),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1__1_n_0 ),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1__1_n_0 ),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1__1_n_0 ),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1__1_n_0 ),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1__1_n_0 ),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1__1_n_0 ),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1__1_n_0 ),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_2__1_n_0 ),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1__1_n_0 ),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1__1_n_0 ),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1__1_n_0 ),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1__1_n_0 ),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1__1_n_0 ),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1__1_n_0 ),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1__1_n_0 ),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(Q[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(sig_wdc2wrskid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_s_ready_out_reg_1));
  LUT6 #(
    .INIT(64'h0010101011111111)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_out_reg_1),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_wready),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__1
       (.I0(m_axi_wready),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_m_valid_out_reg_0),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_s_ready_out_reg_1));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [0]),
        .Q(m_axi_wstrb[0]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [1]),
        .Q(m_axi_wstrb[1]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [2]),
        .Q(m_axi_wstrb[2]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(sys_clk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [3]),
        .Q(m_axi_wstrb[3]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(\sig_strb_skid_reg_reg[3]_0 [0]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(\sig_strb_skid_reg_reg[3]_0 [1]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(\sig_strb_skid_reg_reg[3]_0 [2]),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(\sig_strb_skid_reg_reg[3]_0 [3]),
        .R(sig_s_ready_out_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_skid_buf" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_reset_reg,
    m_axi_rready,
    sig_s_ready_out_reg_1,
    sig_last_reg_out_reg_0,
    \sig_data_reg_out_reg[31]_0 ,
    sig_s_ready_out_reg_2,
    sys_clk,
    sig_rdc2rdskid_tlast,
    sig_llink2cmd_rd_busy,
    m_axi_rvalid,
    m_axi_rready_0,
    sig_m_valid_out_reg_1,
    m_axi_rlast,
    m_axi_rdata,
    sig_rd_llink_enable,
    sig_rd_discontinue,
    sig_llink_busy_reg,
    sig_next_eof_reg,
    E);
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_reset_reg;
  output m_axi_rready;
  output sig_s_ready_out_reg_1;
  output sig_last_reg_out_reg_0;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  input sig_s_ready_out_reg_2;
  input sys_clk;
  input sig_rdc2rdskid_tlast;
  input sig_llink2cmd_rd_busy;
  input m_axi_rvalid;
  input m_axi_rready_0;
  input sig_m_valid_out_reg_1;
  input m_axi_rlast;
  input [31:0]m_axi_rdata;
  input sig_rd_llink_enable;
  input sig_rd_discontinue;
  input sig_llink_busy_reg;
  input sig_next_eof_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rready_0;
  wire m_axi_rvalid;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_i_1__1_n_0;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_reg;
  wire sig_llink2cmd_rd_busy;
  wire sig_llink_busy_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_next_eof_reg;
  wire sig_rd2llink_strm_tlast;
  wire sig_rd_discontinue;
  wire sig_rd_llink_enable;
  wire sig_rdc2rdskid_tlast;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sys_clk;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_rready_INST_0
       (.I0(sig_s_ready_out),
        .I1(m_axi_rready_0),
        .O(m_axi_rready));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axi_rdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(sys_clk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_next_eof_reg),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .I4(E),
        .I5(sig_rd2llink_strm_tlast),
        .O(sig_last_reg_out_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    sig_last_reg_out_i_2
       (.I0(m_axi_rlast),
        .I1(m_axi_rvalid),
        .O(sig_last_reg_out_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_1__1_n_0),
        .Q(sig_rd2llink_strm_tlast),
        .R(sig_s_ready_out_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(sig_rdc2rdskid_tlast),
        .Q(sig_last_skid_reg),
        .R(sig_s_ready_out_reg_2));
  LUT6 #(
    .INIT(64'h0000000000F0F7F0)) 
    sig_llink_busy_i_1
       (.I0(sig_rd2llink_strm_tlast),
        .I1(sig_m_valid_out),
        .I2(sig_rd_llink_enable),
        .I3(sig_llink2cmd_rd_busy),
        .I4(sig_rd_discontinue),
        .I5(sig_llink_busy_reg),
        .O(sig_last_reg_out_reg_0));
  LUT6 #(
    .INIT(64'h0010101011111111)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_out_reg_2),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(sig_llink2cmd_rd_busy),
        .I5(sig_m_valid_out_reg_1),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_s_ready_out),
        .I1(m_axi_rvalid),
        .I2(m_axi_rready_0),
        .O(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_out_reg_2),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEFEFEFE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_llink2cmd_rd_busy),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(m_axi_rvalid),
        .I5(m_axi_rready_0),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_s_ready_out_reg_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_s_ready_out_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_skid_buf" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_wrskid2wdc_tlast,
    Q,
    sys_clk,
    sig_s_ready_out_reg_1,
    sig_llink2wr_strm_tlast,
    sig_s_ready_dup_reg_0,
    sig_llink2cmd_wr_busy,
    ip2bus_mstwr_src_rdy_n,
    sig_reset_reg,
    sig_m_valid_out_reg_1,
    E,
    \sig_data_skid_reg_reg[31]_0 ,
    ip2bus_mstwr_eof_n);
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_wrskid2wdc_tlast;
  output [31:0]Q;
  input sys_clk;
  input sig_s_ready_out_reg_1;
  input sig_llink2wr_strm_tlast;
  input sig_s_ready_dup_reg_0;
  input sig_llink2cmd_wr_busy;
  input ip2bus_mstwr_src_rdy_n;
  input sig_reset_reg;
  input sig_m_valid_out_reg_1;
  input [0:0]E;
  input [31:0]\sig_data_skid_reg_reg[31]_0 ;
  input ip2bus_mstwr_eof_n;

  wire [0:0]E;
  wire [31:0]Q;
  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_src_rdy_n;
  wire \sig_data_reg_out[0]_i_1__0_n_0 ;
  wire \sig_data_reg_out[10]_i_1__0_n_0 ;
  wire \sig_data_reg_out[11]_i_1__0_n_0 ;
  wire \sig_data_reg_out[12]_i_1__0_n_0 ;
  wire \sig_data_reg_out[13]_i_1__0_n_0 ;
  wire \sig_data_reg_out[14]_i_1__0_n_0 ;
  wire \sig_data_reg_out[15]_i_1__0_n_0 ;
  wire \sig_data_reg_out[16]_i_1__0_n_0 ;
  wire \sig_data_reg_out[17]_i_1__0_n_0 ;
  wire \sig_data_reg_out[18]_i_1__0_n_0 ;
  wire \sig_data_reg_out[19]_i_1__0_n_0 ;
  wire \sig_data_reg_out[1]_i_1__0_n_0 ;
  wire \sig_data_reg_out[20]_i_1__0_n_0 ;
  wire \sig_data_reg_out[21]_i_1__0_n_0 ;
  wire \sig_data_reg_out[22]_i_1__0_n_0 ;
  wire \sig_data_reg_out[23]_i_1__0_n_0 ;
  wire \sig_data_reg_out[24]_i_1__0_n_0 ;
  wire \sig_data_reg_out[25]_i_1__0_n_0 ;
  wire \sig_data_reg_out[26]_i_1__0_n_0 ;
  wire \sig_data_reg_out[27]_i_1__0_n_0 ;
  wire \sig_data_reg_out[28]_i_1__0_n_0 ;
  wire \sig_data_reg_out[29]_i_1__0_n_0 ;
  wire \sig_data_reg_out[2]_i_1__0_n_0 ;
  wire \sig_data_reg_out[30]_i_1__0_n_0 ;
  wire \sig_data_reg_out[31]_i_2__0_n_0 ;
  wire \sig_data_reg_out[3]_i_1__0_n_0 ;
  wire \sig_data_reg_out[4]_i_1__0_n_0 ;
  wire \sig_data_reg_out[5]_i_1__0_n_0 ;
  wire \sig_data_reg_out[6]_i_1__0_n_0 ;
  wire \sig_data_reg_out[7]_i_1__0_n_0 ;
  wire \sig_data_reg_out[8]_i_1__0_n_0 ;
  wire \sig_data_reg_out[9]_i_1__0_n_0 ;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_last_reg_out_i_1__0_n_0;
  wire sig_last_skid_reg;
  wire sig_llink2cmd_wr_busy;
  wire sig_llink2wr_strm_tlast;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire sig_wrskid2wdc_tlast;
  wire sys_clk;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(\sig_data_skid_reg_reg[31]_0 [9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(sys_clk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    sig_last_reg_out_i_1__0
       (.I0(ip2bus_mstwr_eof_n),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .I3(E),
        .I4(sig_wrskid2wdc_tlast),
        .O(sig_last_reg_out_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_1__0_n_0),
        .Q(sig_wrskid2wdc_tlast),
        .R(sig_s_ready_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(sys_clk),
        .CE(sig_s_ready_dup),
        .D(sig_llink2wr_strm_tlast),
        .Q(sig_last_skid_reg),
        .R(sig_s_ready_out_reg_1));
  LUT6 #(
    .INIT(64'h1011101011111111)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_out_reg_1),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(E),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAEEEEE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_s_ready_dup_reg_0),
        .I1(sig_s_ready_dup),
        .I2(sig_llink2cmd_wr_busy),
        .I3(ip2bus_mstwr_src_rdy_n),
        .I4(sig_m_valid_dup),
        .I5(sig_reset_reg),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_s_ready_out_reg_1));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_s_ready_out_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_strb_gen" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0
   (D,
    Q);
  output [0:0]D;
  input [1:0]Q;

  wire [0:0]D;
  wire [1:0]Q;

  LUT2 #(
    .INIT(4'h9)) 
    \GEN_ADDR_MODE.sig_end_addr_us 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_wr_llink" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink
   (sig_llink2cmd_wr_busy,
    sig_llink2wr_allow_addr_req,
    ip2bus_mstwr_src_rdy_n_i_reg,
    sig_llink_busy_reg_0,
    sys_clk,
    sig_llink_busy_reg_1,
    ip2bus_mstwr_src_rdy_n,
    sig_llink_busy_reg_2,
    ip2bus_mstwr_eof_n,
    sig_doing_write_reg,
    sig_cmd2all_doing_write,
    sig_rdwr2llink_int_err,
    sig_wr_error_reg);
  output sig_llink2cmd_wr_busy;
  output sig_llink2wr_allow_addr_req;
  output ip2bus_mstwr_src_rdy_n_i_reg;
  output sig_llink_busy_reg_0;
  input sys_clk;
  input sig_llink_busy_reg_1;
  input ip2bus_mstwr_src_rdy_n;
  input sig_llink_busy_reg_2;
  input ip2bus_mstwr_eof_n;
  input sig_doing_write_reg;
  input sig_cmd2all_doing_write;
  input sig_rdwr2llink_int_err;
  input sig_wr_error_reg;

  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_src_rdy_n;
  wire ip2bus_mstwr_src_rdy_n_i_reg;
  wire sig_allow_wr_requests_i_1_n_0;
  wire sig_cmd2all_doing_write;
  wire sig_doing_write_reg;
  wire sig_llink2cmd_wr_busy;
  wire sig_llink2wr_allow_addr_req;
  wire sig_llink_busy_i_1__0_n_0;
  wire sig_llink_busy_reg_0;
  wire sig_llink_busy_reg_1;
  wire sig_llink_busy_reg_2;
  wire sig_rdwr2llink_int_err;
  wire sig_wr_dsc_in_prog;
  wire sig_wr_dsc_in_prog_i_1_n_0;
  wire sig_wr_dsc_in_prog_i_2_n_0;
  wire sig_wr_error_reg;
  wire sys_clk;

  LUT4 #(
    .INIT(16'h4440)) 
    ip2bus_mstwr_src_rdy_n_i_i_2
       (.I0(ip2bus_mstwr_src_rdy_n),
        .I1(sig_llink2cmd_wr_busy),
        .I2(sig_llink_busy_reg_2),
        .I3(sig_wr_dsc_in_prog),
        .O(ip2bus_mstwr_src_rdy_n_i_reg));
  LUT6 #(
    .INIT(64'h5510000055105510)) 
    sig_allow_wr_requests_i_1
       (.I0(sig_llink_busy_reg_1),
        .I1(ip2bus_mstwr_src_rdy_n),
        .I2(sig_llink2cmd_wr_busy),
        .I3(sig_llink2wr_allow_addr_req),
        .I4(sig_doing_write_reg),
        .I5(sig_cmd2all_doing_write),
        .O(sig_allow_wr_requests_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_allow_wr_requests_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_allow_wr_requests_i_1_n_0),
        .Q(sig_llink2wr_allow_addr_req),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    sig_llink_busy_i_1__0
       (.I0(sig_doing_write_reg),
        .I1(sig_cmd2all_doing_write),
        .I2(ip2bus_mstwr_eof_n),
        .I3(ip2bus_mstwr_src_rdy_n_i_reg),
        .I4(sig_llink2cmd_wr_busy),
        .O(sig_llink_busy_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_llink_busy_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_llink_busy_i_1__0_n_0),
        .Q(sig_llink2cmd_wr_busy),
        .R(sig_llink_busy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_m_valid_dup_i_2__1
       (.I0(sig_llink2cmd_wr_busy),
        .I1(ip2bus_mstwr_src_rdy_n),
        .O(sig_llink_busy_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    sig_wr_dsc_in_prog_i_1
       (.I0(sig_wr_dsc_in_prog),
        .I1(ip2bus_mstwr_eof_n),
        .I2(sig_llink2cmd_wr_busy),
        .I3(ip2bus_mstwr_src_rdy_n),
        .I4(sig_wr_dsc_in_prog_i_2_n_0),
        .O(sig_wr_dsc_in_prog_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBBBABBB)) 
    sig_wr_dsc_in_prog_i_2
       (.I0(sig_llink_busy_reg_1),
        .I1(sig_wr_dsc_in_prog),
        .I2(sig_rdwr2llink_int_err),
        .I3(sig_llink2cmd_wr_busy),
        .I4(sig_wr_error_reg),
        .O(sig_wr_dsc_in_prog_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_wr_dsc_in_prog_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_wr_dsc_in_prog_i_1_n_0),
        .Q(sig_wr_dsc_in_prog),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_wr_status_cntl" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_wsc2stat_status,
    sig_inhibit_rdy_n,
    sig_status_reg_empty_reg,
    m_axi_bready,
    sig_muxed_status,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    sig_reset_reg,
    sig_coelsc_tag_reg0,
    sig_status_reg_empty,
    sig_next_calc_error_reg,
    sig_pcc2data_cmd_valid,
    sig_cmd2all_doing_write,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    m_axi_bvalid,
    sig_rsc2stat_status,
    m_axi_bresp,
    in);
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [2:0]sig_wsc2stat_status;
  output sig_inhibit_rdy_n;
  output sig_status_reg_empty_reg;
  output m_axi_bready;
  output [0:0]sig_muxed_status;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input sig_reset_reg;
  input sig_coelsc_tag_reg0;
  input sig_status_reg_empty;
  input sig_next_calc_error_reg;
  input sig_pcc2data_cmd_valid;
  input sig_cmd2all_doing_write;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input m_axi_bvalid;
  input [0:0]sig_rsc2stat_status;
  input [1:0]m_axi_bresp;
  input [2:0]in;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire [2:0]\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_0;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_rd_empty_0 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire sig_cmd2all_doing_write;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_coelsc_tag_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire [0:0]sig_muxed_status;
  wire sig_next_calc_error_reg;
  wire sig_pcc2data_cmd_valid;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_reset_reg;
  wire [0:0]sig_rsc2stat_status;
  wire sig_statcnt_gt_eq_thres;
  wire sig_status_reg_empty;
  wire sig_status_reg_empty_reg;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire [2:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0 \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\USE_SRL_FIFO.sig_rd_empty_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .out({\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out [2],\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out [0]}),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status(sig_wsc2stat_status[0]),
        .sys_clk(sys_clk));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg 
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_wsc2stat_status[1]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_interr_reg_reg 
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_wsc2stat_status[0]),
        .R(sig_coelsc_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg 
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(sig_coelsc_reg_empty),
        .S(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg 
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out [0]),
        .Q(sig_wsc2stat_status_valid),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg 
       (.C(sys_clk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_wsc2stat_status[2]),
        .R(sig_coelsc_tag_reg0));
  design_1_audio_interface_wrap_0_0_axi_master_burst_fifo I_WRESP_STATUS_FIFO
       (.\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_2),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\USE_SRL_FIFO.sig_rd_empty ),
        .Q(\USE_SRL_FIFO.sig_rd_empty_0 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out [2]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_reset_reg(sig_reset_reg),
        .sig_reset_reg_reg(I_WRESP_STATUS_FIFO_n_0),
        .sig_wsc2stat_status(sig_wsc2stat_status[2:1]),
        .sys_clk(sys_clk));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_int_error_pulse_reg_i_3
       (.I0(sig_wsc2stat_status[0]),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_rsc2stat_status),
        .O(sig_muxed_status));
  LUT6 #(
    .INIT(64'hFFFFF4FFFFFFFFFF)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_status_reg_empty),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_next_calc_error_reg),
        .I3(sig_pcc2data_cmd_valid),
        .I4(sig_wdc_status_going_full),
        .I5(sig_cmd2all_doing_write),
        .O(sig_status_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h5DAAAA54)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h7FA0FA04)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h4CCCCCC8)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[0]),
        .I2(sig_wdc_statcnt[1]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_master_burst_wrdata_cntl" *) 
module design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl
   (sig_next_calc_error_reg,
    sig_push_to_wsc,
    in,
    sig_tlast_err_stop,
    sig_last_dbeat_reg_0,
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0 ,
    E,
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1 ,
    sig_m_valid_out_reg,
    sig_last_skid_mux_out,
    sig_wdc2wrskid_wlast,
    \sig_next_strt_strb_reg_reg[3]_0 ,
    D,
    sig_next_calc_error_reg_reg_0,
    sys_clk,
    sig_push_err2wsc_reg_0,
    sig_xfer_is_seq_reg,
    sig_xfer_eof_reg,
    sig_xfer_cmd_cmplt_reg,
    sig_last_dbeat_reg_1,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_last_dbeat_reg_2,
    sig_addr2stat_cmd_fifo_empty,
    sig_llink2wr_allow_addr_req,
    sig_cmd2all_doing_write,
    sig_cmd2all_doing_read,
    sig_llink2rd_allow_addr_req,
    \sig_data_reg_out_reg[31] ,
    out,
    sig_wrskid2wdc_tlast,
    sig_inhibit_rdy_n,
    \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 ,
    sig_last_mmap_dbeat_reg_reg_0,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    \sig_strb_reg_out_reg[3] ,
    \sig_next_last_strb_reg_reg[3]_0 ,
    \sig_next_strt_strb_reg_reg[3]_1 );
  output sig_next_calc_error_reg;
  output sig_push_to_wsc;
  output [2:0]in;
  output sig_tlast_err_stop;
  output sig_last_dbeat_reg_0;
  output \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0 ;
  output [0:0]E;
  output \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1 ;
  output sig_m_valid_out_reg;
  output sig_last_skid_mux_out;
  output sig_wdc2wrskid_wlast;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  output [3:0]D;
  input sig_next_calc_error_reg_reg_0;
  input sys_clk;
  input sig_push_err2wsc_reg_0;
  input sig_xfer_is_seq_reg;
  input sig_xfer_eof_reg;
  input sig_xfer_cmd_cmplt_reg;
  input sig_last_dbeat_reg_1;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_last_dbeat_reg_2;
  input sig_addr2stat_cmd_fifo_empty;
  input sig_llink2wr_allow_addr_req;
  input sig_cmd2all_doing_write;
  input sig_cmd2all_doing_read;
  input sig_llink2rd_allow_addr_req;
  input \sig_data_reg_out_reg[31] ;
  input out;
  input sig_wrskid2wdc_tlast;
  input sig_inhibit_rdy_n;
  input \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 ;
  input sig_last_mmap_dbeat_reg_reg_0;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [3:0]\sig_next_last_strb_reg_reg[3]_0 ;
  input [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1 ;
  wire \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ;
  wire [2:0]in;
  wire out;
  wire sig_addr2stat_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd2all_doing_read;
  wire sig_cmd2all_doing_write;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_cmd_cmplt_i_2_n_0;
  wire sig_data2wsc_last_err0;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_dbeat_cntr[0]_i_1_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire \sig_dbeat_cntr_reg_n_0_[0] ;
  wire \sig_dbeat_cntr_reg_n_0_[1] ;
  wire \sig_dbeat_cntr_reg_n_0_[2] ;
  wire \sig_dbeat_cntr_reg_n_0_[3] ;
  wire \sig_dbeat_cntr_reg_n_0_[4] ;
  wire \sig_dbeat_cntr_reg_n_0_[5] ;
  wire \sig_dbeat_cntr_reg_n_0_[6] ;
  wire \sig_dbeat_cntr_reg_n_0_[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_i_1_n_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_i_1__0_n_0;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_last_reg_out_i_2__0_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_llink2rd_allow_addr_req;
  wire sig_llink2wr_allow_addr_req;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire [3:0]\sig_next_last_strb_reg_reg[3]_0 ;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_err2wsc_reg_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_tlast_err_stop;
  wire sig_wdc2pcc_cmd_ready;
  wire sig_wdc2wrskid_wlast;
  wire sig_wrskid2wdc_tlast;
  wire sig_xfer_cmd_cmplt_reg;
  wire sig_xfer_eof_reg;
  wire sig_xfer_is_seq_reg;
  wire sys_clk;

  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n),
        .I2(\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 ),
        .I3(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I4(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I5(sig_tlast_err_stop),
        .O(\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_push_err2wsc_reg_0));
  LUT5 #(
    .INIT(32'hFFFFA600)) 
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1 
       (.I0(sig_wrskid2wdc_tlast),
        .I1(sig_next_eof_reg),
        .I2(sig_last_reg_out_i_2__0_n_0),
        .I3(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I4(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .O(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .R(sig_push_err2wsc_reg_0));
  LUT6 #(
    .INIT(64'hF0008FFF0EEEF000)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_cmd2all_doing_write),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBF4040D5D52A00)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_cmd2all_doing_write),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FF00FF00D500)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_cmd2all_doing_write),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(sys_clk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I2(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .O(sig_data2wsc_cmd_cmplt0));
  LUT6 #(
    .INIT(64'h00000070000000FF)) 
    sig_data2wsc_cmd_cmplt_i_2
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_cmd2all_doing_write),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(sig_data2wsc_cmd_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(sys_clk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hEEBEAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I1(sig_wrskid2wdc_tlast),
        .I2(sig_next_eof_reg),
        .I3(sig_last_reg_out_i_2__0_n_0),
        .I4(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(sys_clk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I3(\sig_data_reg_out_reg[31] ),
        .I4(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I5(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I1(sig_last_dbeat_reg_0),
        .I2(\sig_dbeat_cntr_reg[3]_0 [0]),
        .O(\sig_dbeat_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I2(sig_last_dbeat_reg_0),
        .I3(\sig_dbeat_cntr_reg[3]_0 [1]),
        .O(\sig_dbeat_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I3(sig_last_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg[3]_0 [2]),
        .O(\sig_dbeat_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I4(sig_last_dbeat_reg_0),
        .I5(\sig_dbeat_cntr_reg[3]_0 [3]),
        .O(\sig_dbeat_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_last_dbeat_reg_0),
        .I1(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I5(\sig_dbeat_cntr_reg_n_0_[4] ),
        .O(\sig_dbeat_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_last_dbeat_reg_0),
        .I1(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I2(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I3(\sig_dbeat_cntr_reg_n_0_[5] ),
        .O(\sig_dbeat_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_last_dbeat_reg_0),
        .I1(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I2(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[6] ),
        .O(\sig_dbeat_cntr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_reg_out_i_2__0_n_0),
        .I1(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I2(sig_last_dbeat_reg_0),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_last_dbeat_reg_0),
        .I1(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I4(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I5(\sig_dbeat_cntr_reg_n_0_[7] ),
        .O(\sig_dbeat_cntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000800080000)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_data_reg_out_reg[31] ),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I4(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I5(sig_last_mmap_dbeat_reg_reg_0),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[0] ),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[0] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[1] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[2] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[3] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[4] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[5] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[6] ),
        .R(sig_push_err2wsc_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(sys_clk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2_n_0 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[7] ),
        .R(sig_push_err2wsc_reg_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  LUT6 #(
    .INIT(64'h00000000700070FF)) 
    sig_first_dbeat_i_1
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(sig_last_reg_out_i_2__0_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_last_dbeat_reg_1),
        .I5(sig_push_err2wsc_reg_0),
        .O(sig_first_dbeat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_first_dbeat_i_1_n_0),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h005C00FF005C0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_last_dbeat_reg_1),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_push_err2wsc_reg_0),
        .I4(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .I5(sig_last_dbeat_reg_n_0),
        .O(sig_last_dbeat_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    sig_last_dbeat_i_2__0
       (.I0(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I4(sig_last_dbeat_i_3__0_n_0),
        .I5(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .O(sig_last_dbeat_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3__0
       (.I0(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[5] ),
        .O(sig_last_dbeat_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_dbeat_i_1__0_n_0),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(sig_last_reg_out_i_2__0_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_push_err2wsc_reg_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2__0_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2__0
       (.I0(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I1(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[6] ),
        .O(sig_last_reg_out_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_wdc2wrskid_wlast));
  LUT3 #(
    .INIT(8'h01)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_err2wsc_reg_0),
        .I2(sig_last_dbeat_reg_0),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF1FFFF)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I2(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .O(sig_m_valid_out_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_push_err2wsc_reg_0),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_last_dbeat_reg_0),
        .O(sig_clr_dqual_reg));
  LUT1 #(
    .INIT(2'h1)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_last_dbeat_reg_0),
        .O(sig_wdc2pcc_cmd_ready));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFFFFFFF)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_last_dbeat_reg_2),
        .I1(sig_next_calc_error_reg_i_5_n_0),
        .I2(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_next_sequential_reg),
        .I5(sig_dqual_reg_empty),
        .O(sig_last_dbeat_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(sig_next_calc_error_reg_reg_0),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(sig_xfer_cmd_cmplt_reg),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(sig_xfer_eof_reg),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_last_strb_reg_reg[3]_0 [0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_last_strb_reg_reg[3]_0 [1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_last_strb_reg_reg[3]_0 [2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_last_strb_reg_reg[3]_0 [3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(sig_xfer_is_seq_reg),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_strt_strb_reg_reg[3]_1 [0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_strt_strb_reg_reg[3]_1 [1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_strt_strb_reg_reg[3]_1 [2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(sys_clk),
        .CE(sig_wdc2pcc_cmd_ready),
        .D(\sig_next_strt_strb_reg_reg[3]_1 [3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  LUT3 #(
    .INIT(8'h08)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(sig_push_err2wsc_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc_reg_0),
        .I1(sig_push_to_wsc),
        .I2(sig_inhibit_rdy_n),
        .I3(\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0 ),
        .I4(sig_push_err2wsc),
        .I5(sig_last_mmap_dbeat),
        .O(sig_push_to_wsc0));
  LUT3 #(
    .INIT(8'h54)) 
    sig_push_to_wsc_i_2
       (.I0(sig_tlast_err_stop),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(sys_clk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
  LUT6 #(
    .INIT(64'hBBBBBFFFFFFFBFFF)) 
    sig_rd_addr_valid_reg_i_5
       (.I0(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I1(sig_addr2stat_cmd_fifo_empty),
        .I2(sig_llink2wr_allow_addr_req),
        .I3(sig_cmd2all_doing_write),
        .I4(sig_cmd2all_doing_read),
        .I5(sig_llink2rd_allow_addr_req),
        .O(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    sig_s_ready_dup_i_2
       (.I0(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0 ),
        .I1(\sig_data_reg_out_reg[31] ),
        .I2(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .O(\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[3] [0]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[3] [1]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[3] [2]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[3] [3]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    out,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sys_clk);
  output fifo_full_p1;
  output [2:0]Q;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input [0:0]out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sys_clk;

  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i[1]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sys_clk;

  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h01122000)) 
    FIFO_Full_i_1__0
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    FIFO_Full_i_2
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(out),
        .O(\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'hEE1EEEEE11E11111)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(Q[2]),
        .I2(m_axi_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(m_axi_bvalid),
        .I4(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(\INFERRED_GEN.cnt_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7F7F8001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    sel,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    out,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    sys_clk);
  output fifo_full_p1;
  output [2:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input sel;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]out;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input sys_clk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:0]out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sys_clk;

  LUT5 #(
    .INIT(32'h01122000)) 
    FIFO_Full_i_1
       (.I0(FIFO_Full_reg),
        .I1(Q[2]),
        .I2(sel),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_push_to_wsc),
        .I4(sig_tlast_err_stop),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT4 #(
    .INIT(16'h7E81)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sel),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h005DFF00FF00FFA2)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_coelsc_reg_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I2(out),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h0040FFFF00000040)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[0]),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(Q[2]),
        .I1(out),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "countdown" *) 
module design_1_audio_interface_wrap_0_0_countdown
   (dly_in_ready,
    dly_trigger_store,
    E,
    trigger_store_reg_0,
    sys_clk,
    is_trigger_store_reg_0,
    dly_in_valid,
    ss_can_store,
    local_set,
    Q);
  output dly_in_ready;
  output dly_trigger_store;
  output [0:0]E;
  output trigger_store_reg_0;
  input sys_clk;
  input is_trigger_store_reg_0;
  input dly_in_valid;
  input ss_can_store;
  input local_set;
  input [0:0]Q;

  wire [0:0]E;
  wire [0:0]Q;
  wire dly_in_ready;
  wire dly_in_valid;
  wire dly_trigger_store;
  wire is_ready;
  wire is_ready_i_2_n_0;
  wire is_ready_reg_n_0;
  wire is_trigger_store3_out;
  wire is_trigger_store_i_10_n_0;
  wire is_trigger_store_i_11_n_0;
  wire is_trigger_store_i_12_n_0;
  wire is_trigger_store_i_13_n_0;
  wire is_trigger_store_i_2_n_0;
  wire is_trigger_store_i_3__0_n_0;
  wire is_trigger_store_i_4_n_0;
  wire is_trigger_store_i_5_n_0;
  wire is_trigger_store_i_6_n_0;
  wire is_trigger_store_i_7_n_0;
  wire is_trigger_store_i_8_n_0;
  wire is_trigger_store_i_9_n_0;
  wire is_trigger_store_reg_0;
  wire is_trigger_store_reg_n_0;
  wire local_counter0;
  wire local_counter0_carry__0_i_1_n_0;
  wire local_counter0_carry__0_i_2_n_0;
  wire local_counter0_carry__0_i_3_n_0;
  wire local_counter0_carry__0_i_4_n_0;
  wire local_counter0_carry__0_i_5_n_0;
  wire local_counter0_carry__0_i_6_n_0;
  wire local_counter0_carry__0_i_7_n_0;
  wire local_counter0_carry__0_i_8_n_0;
  wire local_counter0_carry__0_n_0;
  wire local_counter0_carry__0_n_1;
  wire local_counter0_carry__0_n_2;
  wire local_counter0_carry__0_n_3;
  wire local_counter0_carry__1_i_1_n_0;
  wire local_counter0_carry__1_i_2_n_0;
  wire local_counter0_carry__1_i_3_n_0;
  wire local_counter0_carry__1_i_4_n_0;
  wire local_counter0_carry__1_i_5_n_0;
  wire local_counter0_carry__1_i_6__0_n_0;
  wire local_counter0_carry__1_i_7_n_0;
  wire local_counter0_carry__1_i_8_n_0;
  wire local_counter0_carry__1_n_0;
  wire local_counter0_carry__1_n_1;
  wire local_counter0_carry__1_n_2;
  wire local_counter0_carry__1_n_3;
  wire local_counter0_carry__2_i_1_n_0;
  wire local_counter0_carry__2_i_2_n_0;
  wire local_counter0_carry__2_i_3_n_0;
  wire local_counter0_carry__2_i_4_n_0;
  wire local_counter0_carry__2_i_5_n_0;
  wire local_counter0_carry__2_i_6_n_0;
  wire local_counter0_carry__2_i_7_n_0;
  wire local_counter0_carry__2_i_8_n_0;
  wire local_counter0_carry__2_n_1;
  wire local_counter0_carry__2_n_2;
  wire local_counter0_carry__2_n_3;
  wire local_counter0_carry_i_1_n_0;
  wire local_counter0_carry_i_2_n_0;
  wire local_counter0_carry_i_3_n_0;
  wire local_counter0_carry_i_4_n_0;
  wire local_counter0_carry_i_5_n_0;
  wire local_counter0_carry_i_6_n_0;
  wire local_counter0_carry_i_7_n_0;
  wire local_counter0_carry_i_8_n_0;
  wire local_counter0_carry_n_0;
  wire local_counter0_carry_n_1;
  wire local_counter0_carry_n_2;
  wire local_counter0_carry_n_3;
  wire \local_counter[0]_i_1_n_0 ;
  wire \local_counter[0]_i_3_n_0 ;
  wire \local_counter[0]_i_4_n_0 ;
  wire \local_counter[0]_i_5_n_0 ;
  wire \local_counter[0]_i_6_n_0 ;
  wire \local_counter[0]_i_7_n_0 ;
  wire \local_counter[12]_i_2_n_0 ;
  wire \local_counter[12]_i_3_n_0 ;
  wire \local_counter[12]_i_4_n_0 ;
  wire \local_counter[12]_i_5_n_0 ;
  wire \local_counter[16]_i_2_n_0 ;
  wire \local_counter[16]_i_3_n_0 ;
  wire \local_counter[16]_i_4_n_0 ;
  wire \local_counter[16]_i_5_n_0 ;
  wire \local_counter[20]_i_2_n_0 ;
  wire \local_counter[20]_i_3_n_0 ;
  wire \local_counter[20]_i_4_n_0 ;
  wire \local_counter[20]_i_5_n_0 ;
  wire \local_counter[24]_i_2_n_0 ;
  wire \local_counter[24]_i_3_n_0 ;
  wire \local_counter[24]_i_4_n_0 ;
  wire \local_counter[24]_i_5_n_0 ;
  wire \local_counter[28]_i_2_n_0 ;
  wire \local_counter[28]_i_3_n_0 ;
  wire \local_counter[28]_i_4_n_0 ;
  wire \local_counter[28]_i_5_n_0 ;
  wire \local_counter[4]_i_2_n_0 ;
  wire \local_counter[4]_i_3_n_0 ;
  wire \local_counter[4]_i_4_n_0 ;
  wire \local_counter[4]_i_5_n_0 ;
  wire \local_counter[8]_i_2_n_0 ;
  wire \local_counter[8]_i_3_n_0 ;
  wire \local_counter[8]_i_4_n_0 ;
  wire \local_counter[8]_i_5_n_0 ;
  wire [31:0]local_counter_reg;
  wire \local_counter_reg[0]_i_2_n_0 ;
  wire \local_counter_reg[0]_i_2_n_1 ;
  wire \local_counter_reg[0]_i_2_n_2 ;
  wire \local_counter_reg[0]_i_2_n_3 ;
  wire \local_counter_reg[0]_i_2_n_4 ;
  wire \local_counter_reg[0]_i_2_n_5 ;
  wire \local_counter_reg[0]_i_2_n_6 ;
  wire \local_counter_reg[0]_i_2_n_7 ;
  wire \local_counter_reg[12]_i_1_n_0 ;
  wire \local_counter_reg[12]_i_1_n_1 ;
  wire \local_counter_reg[12]_i_1_n_2 ;
  wire \local_counter_reg[12]_i_1_n_3 ;
  wire \local_counter_reg[12]_i_1_n_4 ;
  wire \local_counter_reg[12]_i_1_n_5 ;
  wire \local_counter_reg[12]_i_1_n_6 ;
  wire \local_counter_reg[12]_i_1_n_7 ;
  wire \local_counter_reg[16]_i_1_n_0 ;
  wire \local_counter_reg[16]_i_1_n_1 ;
  wire \local_counter_reg[16]_i_1_n_2 ;
  wire \local_counter_reg[16]_i_1_n_3 ;
  wire \local_counter_reg[16]_i_1_n_4 ;
  wire \local_counter_reg[16]_i_1_n_5 ;
  wire \local_counter_reg[16]_i_1_n_6 ;
  wire \local_counter_reg[16]_i_1_n_7 ;
  wire \local_counter_reg[20]_i_1_n_0 ;
  wire \local_counter_reg[20]_i_1_n_1 ;
  wire \local_counter_reg[20]_i_1_n_2 ;
  wire \local_counter_reg[20]_i_1_n_3 ;
  wire \local_counter_reg[20]_i_1_n_4 ;
  wire \local_counter_reg[20]_i_1_n_5 ;
  wire \local_counter_reg[20]_i_1_n_6 ;
  wire \local_counter_reg[20]_i_1_n_7 ;
  wire \local_counter_reg[24]_i_1_n_0 ;
  wire \local_counter_reg[24]_i_1_n_1 ;
  wire \local_counter_reg[24]_i_1_n_2 ;
  wire \local_counter_reg[24]_i_1_n_3 ;
  wire \local_counter_reg[24]_i_1_n_4 ;
  wire \local_counter_reg[24]_i_1_n_5 ;
  wire \local_counter_reg[24]_i_1_n_6 ;
  wire \local_counter_reg[24]_i_1_n_7 ;
  wire \local_counter_reg[28]_i_1_n_1 ;
  wire \local_counter_reg[28]_i_1_n_2 ;
  wire \local_counter_reg[28]_i_1_n_3 ;
  wire \local_counter_reg[28]_i_1_n_4 ;
  wire \local_counter_reg[28]_i_1_n_5 ;
  wire \local_counter_reg[28]_i_1_n_6 ;
  wire \local_counter_reg[28]_i_1_n_7 ;
  wire \local_counter_reg[4]_i_1_n_0 ;
  wire \local_counter_reg[4]_i_1_n_1 ;
  wire \local_counter_reg[4]_i_1_n_2 ;
  wire \local_counter_reg[4]_i_1_n_3 ;
  wire \local_counter_reg[4]_i_1_n_4 ;
  wire \local_counter_reg[4]_i_1_n_5 ;
  wire \local_counter_reg[4]_i_1_n_6 ;
  wire \local_counter_reg[4]_i_1_n_7 ;
  wire \local_counter_reg[8]_i_1_n_0 ;
  wire \local_counter_reg[8]_i_1_n_1 ;
  wire \local_counter_reg[8]_i_1_n_2 ;
  wire \local_counter_reg[8]_i_1_n_3 ;
  wire \local_counter_reg[8]_i_1_n_4 ;
  wire \local_counter_reg[8]_i_1_n_5 ;
  wire \local_counter_reg[8]_i_1_n_6 ;
  wire \local_counter_reg[8]_i_1_n_7 ;
  wire local_set;
  wire ss_can_store;
  wire sys_clk;
  wire trigger_store_reg_0;
  wire [3:0]NLW_local_counter0_carry_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_local_counter_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE in_ready_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_ready_reg_n_0),
        .Q(dly_in_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000700)) 
    is_ready_i_1
       (.I0(dly_in_valid),
        .I1(is_ready_reg_n_0),
        .I2(local_counter0),
        .I3(ss_can_store),
        .I4(is_ready_i_2_n_0),
        .O(is_ready));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    is_ready_i_2
       (.I0(is_trigger_store_reg_n_0),
        .I1(local_counter_reg[1]),
        .I2(local_counter_reg[0]),
        .I3(is_trigger_store_i_3__0_n_0),
        .I4(is_trigger_store_i_2_n_0),
        .O(is_ready_i_2_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    is_ready_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(is_trigger_store_reg_0),
        .D(is_ready),
        .Q(is_ready_reg_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    is_trigger_store_i_1
       (.I0(is_trigger_store_i_2_n_0),
        .I1(local_counter_reg[0]),
        .I2(local_counter_reg[1]),
        .I3(local_counter0),
        .I4(is_trigger_store_i_3__0_n_0),
        .O(is_trigger_store3_out));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_10
       (.I0(local_counter_reg[18]),
        .I1(local_counter_reg[19]),
        .O(is_trigger_store_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_11
       (.I0(local_counter_reg[16]),
        .I1(local_counter_reg[17]),
        .O(is_trigger_store_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_12
       (.I0(local_counter_reg[26]),
        .I1(local_counter_reg[27]),
        .O(is_trigger_store_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_13
       (.I0(local_counter_reg[28]),
        .I1(local_counter_reg[29]),
        .O(is_trigger_store_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    is_trigger_store_i_2
       (.I0(is_trigger_store_i_4_n_0),
        .I1(is_trigger_store_i_5_n_0),
        .I2(is_trigger_store_i_6_n_0),
        .I3(is_trigger_store_i_7_n_0),
        .I4(is_trigger_store_i_8_n_0),
        .I5(is_trigger_store_i_9_n_0),
        .O(is_trigger_store_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_trigger_store_i_3__0
       (.I0(local_counter_reg[2]),
        .I1(local_counter_reg[3]),
        .I2(local_counter_reg[4]),
        .I3(local_counter_reg[5]),
        .I4(local_counter_reg[7]),
        .I5(local_counter_reg[6]),
        .O(is_trigger_store_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_4
       (.I0(local_counter_reg[8]),
        .I1(local_counter_reg[9]),
        .O(is_trigger_store_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_5
       (.I0(local_counter_reg[24]),
        .I1(local_counter_reg[25]),
        .O(is_trigger_store_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_6
       (.I0(local_counter_reg[22]),
        .I1(local_counter_reg[23]),
        .O(is_trigger_store_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_7
       (.I0(local_counter_reg[20]),
        .I1(local_counter_reg[21]),
        .O(is_trigger_store_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    is_trigger_store_i_8
       (.I0(local_counter_reg[12]),
        .I1(local_counter_reg[13]),
        .I2(local_counter_reg[10]),
        .I3(local_counter_reg[11]),
        .I4(is_trigger_store_i_10_n_0),
        .I5(is_trigger_store_i_11_n_0),
        .O(is_trigger_store_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    is_trigger_store_i_9
       (.I0(local_counter_reg[14]),
        .I1(local_counter_reg[15]),
        .I2(local_counter_reg[30]),
        .I3(local_counter_reg[31]),
        .I4(is_trigger_store_i_12_n_0),
        .I5(is_trigger_store_i_13_n_0),
        .O(is_trigger_store_i_9_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    is_trigger_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(is_trigger_store_reg_0),
        .D(is_trigger_store3_out),
        .Q(is_trigger_store_reg_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry
       (.CI(1'b0),
        .CO({local_counter0_carry_n_0,local_counter0_carry_n_1,local_counter0_carry_n_2,local_counter0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry_i_1_n_0,local_counter0_carry_i_2_n_0,local_counter0_carry_i_3_n_0,local_counter0_carry_i_4_n_0}),
        .O(NLW_local_counter0_carry_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry_i_5_n_0,local_counter0_carry_i_6_n_0,local_counter0_carry_i_7_n_0,local_counter0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__0
       (.CI(local_counter0_carry_n_0),
        .CO({local_counter0_carry__0_n_0,local_counter0_carry__0_n_1,local_counter0_carry__0_n_2,local_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__0_i_1_n_0,local_counter0_carry__0_i_2_n_0,local_counter0_carry__0_i_3_n_0,local_counter0_carry__0_i_4_n_0}),
        .O(NLW_local_counter0_carry__0_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__0_i_5_n_0,local_counter0_carry__0_i_6_n_0,local_counter0_carry__0_i_7_n_0,local_counter0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_1
       (.I0(local_counter_reg[15]),
        .I1(local_counter_reg[14]),
        .O(local_counter0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_2
       (.I0(local_counter_reg[13]),
        .I1(local_counter_reg[12]),
        .O(local_counter0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_3
       (.I0(local_counter_reg[11]),
        .I1(local_counter_reg[10]),
        .O(local_counter0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_4
       (.I0(local_counter_reg[9]),
        .I1(local_counter_reg[8]),
        .O(local_counter0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_5
       (.I0(local_counter_reg[14]),
        .I1(local_counter_reg[15]),
        .O(local_counter0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_6
       (.I0(local_counter_reg[12]),
        .I1(local_counter_reg[13]),
        .O(local_counter0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_7
       (.I0(local_counter_reg[10]),
        .I1(local_counter_reg[11]),
        .O(local_counter0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_8
       (.I0(local_counter_reg[8]),
        .I1(local_counter_reg[9]),
        .O(local_counter0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__1
       (.CI(local_counter0_carry__0_n_0),
        .CO({local_counter0_carry__1_n_0,local_counter0_carry__1_n_1,local_counter0_carry__1_n_2,local_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__1_i_1_n_0,local_counter0_carry__1_i_2_n_0,local_counter0_carry__1_i_3_n_0,local_counter0_carry__1_i_4_n_0}),
        .O(NLW_local_counter0_carry__1_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__1_i_5_n_0,local_counter0_carry__1_i_6__0_n_0,local_counter0_carry__1_i_7_n_0,local_counter0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_1
       (.I0(local_counter_reg[23]),
        .I1(local_counter_reg[22]),
        .O(local_counter0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_2
       (.I0(local_counter_reg[21]),
        .I1(local_counter_reg[20]),
        .O(local_counter0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_3
       (.I0(local_counter_reg[19]),
        .I1(local_counter_reg[18]),
        .O(local_counter0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_4
       (.I0(local_counter_reg[17]),
        .I1(local_counter_reg[16]),
        .O(local_counter0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_5
       (.I0(local_counter_reg[22]),
        .I1(local_counter_reg[23]),
        .O(local_counter0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_6__0
       (.I0(local_counter_reg[20]),
        .I1(local_counter_reg[21]),
        .O(local_counter0_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_7
       (.I0(local_counter_reg[18]),
        .I1(local_counter_reg[19]),
        .O(local_counter0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_8
       (.I0(local_counter_reg[16]),
        .I1(local_counter_reg[17]),
        .O(local_counter0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__2
       (.CI(local_counter0_carry__1_n_0),
        .CO({local_counter0,local_counter0_carry__2_n_1,local_counter0_carry__2_n_2,local_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__2_i_1_n_0,local_counter0_carry__2_i_2_n_0,local_counter0_carry__2_i_3_n_0,local_counter0_carry__2_i_4_n_0}),
        .O(NLW_local_counter0_carry__2_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__2_i_5_n_0,local_counter0_carry__2_i_6_n_0,local_counter0_carry__2_i_7_n_0,local_counter0_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    local_counter0_carry__2_i_1
       (.I0(local_counter_reg[30]),
        .I1(local_counter_reg[31]),
        .O(local_counter0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_2
       (.I0(local_counter_reg[29]),
        .I1(local_counter_reg[28]),
        .O(local_counter0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_3
       (.I0(local_counter_reg[27]),
        .I1(local_counter_reg[26]),
        .O(local_counter0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_4
       (.I0(local_counter_reg[25]),
        .I1(local_counter_reg[24]),
        .O(local_counter0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_5
       (.I0(local_counter_reg[30]),
        .I1(local_counter_reg[31]),
        .O(local_counter0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_6
       (.I0(local_counter_reg[28]),
        .I1(local_counter_reg[29]),
        .O(local_counter0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_7
       (.I0(local_counter_reg[26]),
        .I1(local_counter_reg[27]),
        .O(local_counter0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_8
       (.I0(local_counter_reg[24]),
        .I1(local_counter_reg[25]),
        .O(local_counter0_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_1
       (.I0(local_counter_reg[7]),
        .I1(local_counter_reg[6]),
        .O(local_counter0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_2
       (.I0(local_counter_reg[5]),
        .I1(local_counter_reg[4]),
        .O(local_counter0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_3
       (.I0(local_counter_reg[3]),
        .I1(local_counter_reg[2]),
        .O(local_counter0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_4
       (.I0(local_counter_reg[1]),
        .I1(local_counter_reg[0]),
        .O(local_counter0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_5
       (.I0(local_counter_reg[6]),
        .I1(local_counter_reg[7]),
        .O(local_counter0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_6
       (.I0(local_counter_reg[4]),
        .I1(local_counter_reg[5]),
        .O(local_counter0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_7
       (.I0(local_counter_reg[2]),
        .I1(local_counter_reg[3]),
        .O(local_counter0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_8
       (.I0(local_counter_reg[0]),
        .I1(local_counter_reg[1]),
        .O(local_counter0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \local_counter[0]_i_1 
       (.I0(is_ready_i_2_n_0),
        .I1(dly_in_valid),
        .I2(is_ready_reg_n_0),
        .I3(local_counter0),
        .O(\local_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \local_counter[0]_i_3 
       (.I0(local_counter_reg[0]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_4 
       (.I0(local_counter_reg[3]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_5 
       (.I0(local_counter_reg[2]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_6 
       (.I0(local_counter_reg[1]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h55D5)) 
    \local_counter[0]_i_7 
       (.I0(local_counter_reg[0]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_2 
       (.I0(local_counter_reg[15]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_3 
       (.I0(local_counter_reg[14]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_4 
       (.I0(local_counter_reg[13]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_5 
       (.I0(local_counter_reg[12]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_2 
       (.I0(local_counter_reg[19]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_3 
       (.I0(local_counter_reg[18]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_4 
       (.I0(local_counter_reg[17]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_5 
       (.I0(local_counter_reg[16]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_2 
       (.I0(local_counter_reg[23]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_3 
       (.I0(local_counter_reg[22]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_4 
       (.I0(local_counter_reg[21]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_5 
       (.I0(local_counter_reg[20]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_2 
       (.I0(local_counter_reg[27]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_3 
       (.I0(local_counter_reg[26]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_4 
       (.I0(local_counter_reg[25]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_5 
       (.I0(local_counter_reg[24]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \local_counter[28]_i_2 
       (.I0(local_counter_reg[31]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_3 
       (.I0(local_counter_reg[30]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_4 
       (.I0(local_counter_reg[29]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_5 
       (.I0(local_counter_reg[28]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_2 
       (.I0(local_counter_reg[7]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_3 
       (.I0(local_counter_reg[6]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_4 
       (.I0(local_counter_reg[5]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_5 
       (.I0(local_counter_reg[4]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_2 
       (.I0(local_counter_reg[11]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_3 
       (.I0(local_counter_reg[10]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_4 
       (.I0(local_counter_reg[9]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_5 
       (.I0(local_counter_reg[8]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2_n_0),
        .O(\local_counter[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[0] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2_n_7 ),
        .Q(local_counter_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\local_counter_reg[0]_i_2_n_0 ,\local_counter_reg[0]_i_2_n_1 ,\local_counter_reg[0]_i_2_n_2 ,\local_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({local_counter_reg[3:1],\local_counter[0]_i_3_n_0 }),
        .O({\local_counter_reg[0]_i_2_n_4 ,\local_counter_reg[0]_i_2_n_5 ,\local_counter_reg[0]_i_2_n_6 ,\local_counter_reg[0]_i_2_n_7 }),
        .S({\local_counter[0]_i_4_n_0 ,\local_counter[0]_i_5_n_0 ,\local_counter[0]_i_6_n_0 ,\local_counter[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[10] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1_n_5 ),
        .Q(local_counter_reg[10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[11] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1_n_4 ),
        .Q(local_counter_reg[11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[12] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1_n_7 ),
        .Q(local_counter_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[12]_i_1 
       (.CI(\local_counter_reg[8]_i_1_n_0 ),
        .CO({\local_counter_reg[12]_i_1_n_0 ,\local_counter_reg[12]_i_1_n_1 ,\local_counter_reg[12]_i_1_n_2 ,\local_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[15:12]),
        .O({\local_counter_reg[12]_i_1_n_4 ,\local_counter_reg[12]_i_1_n_5 ,\local_counter_reg[12]_i_1_n_6 ,\local_counter_reg[12]_i_1_n_7 }),
        .S({\local_counter[12]_i_2_n_0 ,\local_counter[12]_i_3_n_0 ,\local_counter[12]_i_4_n_0 ,\local_counter[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[13] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1_n_6 ),
        .Q(local_counter_reg[13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[14] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1_n_5 ),
        .Q(local_counter_reg[14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[15] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1_n_4 ),
        .Q(local_counter_reg[15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[16] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1_n_7 ),
        .Q(local_counter_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[16]_i_1 
       (.CI(\local_counter_reg[12]_i_1_n_0 ),
        .CO({\local_counter_reg[16]_i_1_n_0 ,\local_counter_reg[16]_i_1_n_1 ,\local_counter_reg[16]_i_1_n_2 ,\local_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[19:16]),
        .O({\local_counter_reg[16]_i_1_n_4 ,\local_counter_reg[16]_i_1_n_5 ,\local_counter_reg[16]_i_1_n_6 ,\local_counter_reg[16]_i_1_n_7 }),
        .S({\local_counter[16]_i_2_n_0 ,\local_counter[16]_i_3_n_0 ,\local_counter[16]_i_4_n_0 ,\local_counter[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[17] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1_n_6 ),
        .Q(local_counter_reg[17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[18] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1_n_5 ),
        .Q(local_counter_reg[18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[19] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1_n_4 ),
        .Q(local_counter_reg[19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[1] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2_n_6 ),
        .Q(local_counter_reg[1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[20] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1_n_7 ),
        .Q(local_counter_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[20]_i_1 
       (.CI(\local_counter_reg[16]_i_1_n_0 ),
        .CO({\local_counter_reg[20]_i_1_n_0 ,\local_counter_reg[20]_i_1_n_1 ,\local_counter_reg[20]_i_1_n_2 ,\local_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[23:20]),
        .O({\local_counter_reg[20]_i_1_n_4 ,\local_counter_reg[20]_i_1_n_5 ,\local_counter_reg[20]_i_1_n_6 ,\local_counter_reg[20]_i_1_n_7 }),
        .S({\local_counter[20]_i_2_n_0 ,\local_counter[20]_i_3_n_0 ,\local_counter[20]_i_4_n_0 ,\local_counter[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[21] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1_n_6 ),
        .Q(local_counter_reg[21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[22] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1_n_5 ),
        .Q(local_counter_reg[22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[23] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1_n_4 ),
        .Q(local_counter_reg[23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[24] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1_n_7 ),
        .Q(local_counter_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[24]_i_1 
       (.CI(\local_counter_reg[20]_i_1_n_0 ),
        .CO({\local_counter_reg[24]_i_1_n_0 ,\local_counter_reg[24]_i_1_n_1 ,\local_counter_reg[24]_i_1_n_2 ,\local_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[27:24]),
        .O({\local_counter_reg[24]_i_1_n_4 ,\local_counter_reg[24]_i_1_n_5 ,\local_counter_reg[24]_i_1_n_6 ,\local_counter_reg[24]_i_1_n_7 }),
        .S({\local_counter[24]_i_2_n_0 ,\local_counter[24]_i_3_n_0 ,\local_counter[24]_i_4_n_0 ,\local_counter[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[25] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1_n_6 ),
        .Q(local_counter_reg[25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[26] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1_n_5 ),
        .Q(local_counter_reg[26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[27] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1_n_4 ),
        .Q(local_counter_reg[27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[28] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1_n_7 ),
        .Q(local_counter_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[28]_i_1 
       (.CI(\local_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_local_counter_reg[28]_i_1_CO_UNCONNECTED [3],\local_counter_reg[28]_i_1_n_1 ,\local_counter_reg[28]_i_1_n_2 ,\local_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,local_counter_reg[30:28]}),
        .O({\local_counter_reg[28]_i_1_n_4 ,\local_counter_reg[28]_i_1_n_5 ,\local_counter_reg[28]_i_1_n_6 ,\local_counter_reg[28]_i_1_n_7 }),
        .S({\local_counter[28]_i_2_n_0 ,\local_counter[28]_i_3_n_0 ,\local_counter[28]_i_4_n_0 ,\local_counter[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[29] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1_n_6 ),
        .Q(local_counter_reg[29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[2] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2_n_5 ),
        .Q(local_counter_reg[2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[30] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1_n_5 ),
        .Q(local_counter_reg[30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[31] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1_n_4 ),
        .Q(local_counter_reg[31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[3] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2_n_4 ),
        .Q(local_counter_reg[3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[4] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1_n_7 ),
        .Q(local_counter_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[4]_i_1 
       (.CI(\local_counter_reg[0]_i_2_n_0 ),
        .CO({\local_counter_reg[4]_i_1_n_0 ,\local_counter_reg[4]_i_1_n_1 ,\local_counter_reg[4]_i_1_n_2 ,\local_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[7:4]),
        .O({\local_counter_reg[4]_i_1_n_4 ,\local_counter_reg[4]_i_1_n_5 ,\local_counter_reg[4]_i_1_n_6 ,\local_counter_reg[4]_i_1_n_7 }),
        .S({\local_counter[4]_i_2_n_0 ,\local_counter[4]_i_3_n_0 ,\local_counter[4]_i_4_n_0 ,\local_counter[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[5] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1_n_6 ),
        .Q(local_counter_reg[5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[6] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1_n_5 ),
        .Q(local_counter_reg[6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[7] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1_n_4 ),
        .Q(local_counter_reg[7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[8] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1_n_7 ),
        .Q(local_counter_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[8]_i_1 
       (.CI(\local_counter_reg[4]_i_1_n_0 ),
        .CO({\local_counter_reg[8]_i_1_n_0 ,\local_counter_reg[8]_i_1_n_1 ,\local_counter_reg[8]_i_1_n_2 ,\local_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[11:8]),
        .O({\local_counter_reg[8]_i_1_n_4 ,\local_counter_reg[8]_i_1_n_5 ,\local_counter_reg[8]_i_1_n_6 ,\local_counter_reg[8]_i_1_n_7 }),
        .S({\local_counter[8]_i_2_n_0 ,\local_counter[8]_i_3_n_0 ,\local_counter[8]_i_4_n_0 ,\local_counter[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[9] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1_n_6 ),
        .Q(local_counter_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    local_set_i_1
       (.I0(dly_trigger_store),
        .I1(local_set),
        .I2(Q),
        .O(trigger_store_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \local_storage[33]_i_1 
       (.I0(dly_trigger_store),
        .I1(local_set),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    trigger_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_trigger_store_reg_n_0),
        .Q(dly_trigger_store),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "countdown" *) 
module design_1_audio_interface_wrap_0_0_countdown_2
   (dly_in_ready,
    dly_trigger_store,
    is_out_valid16_out,
    trigger_store_reg_0,
    sys_clk,
    is_trigger_store_reg_0,
    dly_in_valid,
    ss_can_store,
    local_set,
    local_set_reg,
    local_set_reg_0);
  output dly_in_ready;
  output dly_trigger_store;
  output is_out_valid16_out;
  output trigger_store_reg_0;
  input sys_clk;
  input is_trigger_store_reg_0;
  input dly_in_valid;
  input ss_can_store;
  input local_set;
  input local_set_reg;
  input local_set_reg_0;

  wire dly_in_ready;
  wire dly_in_valid;
  wire dly_trigger_store;
  wire is_out_valid16_out;
  wire is_ready;
  wire is_ready_i_2__0_n_0;
  wire is_ready_reg_n_0;
  wire is_trigger_store3_out;
  wire is_trigger_store_i_10__0_n_0;
  wire is_trigger_store_i_11__0_n_0;
  wire is_trigger_store_i_12__0_n_0;
  wire is_trigger_store_i_13__0_n_0;
  wire is_trigger_store_i_14_n_0;
  wire is_trigger_store_i_2__0_n_0;
  wire is_trigger_store_i_3_n_0;
  wire is_trigger_store_i_4__0_n_0;
  wire is_trigger_store_i_5__0_n_0;
  wire is_trigger_store_i_6__0_n_0;
  wire is_trigger_store_i_7__0_n_0;
  wire is_trigger_store_i_8__0_n_0;
  wire is_trigger_store_i_9__0_n_0;
  wire is_trigger_store_reg_0;
  wire is_trigger_store_reg_n_0;
  wire local_counter0;
  wire local_counter0_carry__0_i_1__0_n_0;
  wire local_counter0_carry__0_i_2__0_n_0;
  wire local_counter0_carry__0_i_3__0_n_0;
  wire local_counter0_carry__0_i_4__0_n_0;
  wire local_counter0_carry__0_i_5__0_n_0;
  wire local_counter0_carry__0_i_6__0_n_0;
  wire local_counter0_carry__0_i_7__0_n_0;
  wire local_counter0_carry__0_i_8__0_n_0;
  wire local_counter0_carry__0_n_0;
  wire local_counter0_carry__0_n_1;
  wire local_counter0_carry__0_n_2;
  wire local_counter0_carry__0_n_3;
  wire local_counter0_carry__1_i_1__0_n_0;
  wire local_counter0_carry__1_i_2__0_n_0;
  wire local_counter0_carry__1_i_3__0_n_0;
  wire local_counter0_carry__1_i_4__0_n_0;
  wire local_counter0_carry__1_i_5__0_n_0;
  wire local_counter0_carry__1_i_6_n_0;
  wire local_counter0_carry__1_i_7__0_n_0;
  wire local_counter0_carry__1_i_8__0_n_0;
  wire local_counter0_carry__1_n_0;
  wire local_counter0_carry__1_n_1;
  wire local_counter0_carry__1_n_2;
  wire local_counter0_carry__1_n_3;
  wire local_counter0_carry__2_i_1__0_n_0;
  wire local_counter0_carry__2_i_2__0_n_0;
  wire local_counter0_carry__2_i_3__0_n_0;
  wire local_counter0_carry__2_i_4__0_n_0;
  wire local_counter0_carry__2_i_5__0_n_0;
  wire local_counter0_carry__2_i_6__0_n_0;
  wire local_counter0_carry__2_i_7__0_n_0;
  wire local_counter0_carry__2_i_8__0_n_0;
  wire local_counter0_carry__2_n_1;
  wire local_counter0_carry__2_n_2;
  wire local_counter0_carry__2_n_3;
  wire local_counter0_carry_i_1__0_n_0;
  wire local_counter0_carry_i_2__0_n_0;
  wire local_counter0_carry_i_3__0_n_0;
  wire local_counter0_carry_i_4__0_n_0;
  wire local_counter0_carry_i_5__0_n_0;
  wire local_counter0_carry_i_6__0_n_0;
  wire local_counter0_carry_i_7__0_n_0;
  wire local_counter0_carry_i_8__0_n_0;
  wire local_counter0_carry_n_0;
  wire local_counter0_carry_n_1;
  wire local_counter0_carry_n_2;
  wire local_counter0_carry_n_3;
  wire \local_counter[0]_i_1__0_n_0 ;
  wire \local_counter[0]_i_3__0_n_0 ;
  wire \local_counter[0]_i_4__0_n_0 ;
  wire \local_counter[0]_i_5__0_n_0 ;
  wire \local_counter[0]_i_6__0_n_0 ;
  wire \local_counter[0]_i_7__0_n_0 ;
  wire \local_counter[12]_i_2__0_n_0 ;
  wire \local_counter[12]_i_3__0_n_0 ;
  wire \local_counter[12]_i_4__0_n_0 ;
  wire \local_counter[12]_i_5__0_n_0 ;
  wire \local_counter[16]_i_2__0_n_0 ;
  wire \local_counter[16]_i_3__0_n_0 ;
  wire \local_counter[16]_i_4__0_n_0 ;
  wire \local_counter[16]_i_5__0_n_0 ;
  wire \local_counter[20]_i_2__0_n_0 ;
  wire \local_counter[20]_i_3__0_n_0 ;
  wire \local_counter[20]_i_4__0_n_0 ;
  wire \local_counter[20]_i_5__0_n_0 ;
  wire \local_counter[24]_i_2__0_n_0 ;
  wire \local_counter[24]_i_3__0_n_0 ;
  wire \local_counter[24]_i_4__0_n_0 ;
  wire \local_counter[24]_i_5__0_n_0 ;
  wire \local_counter[28]_i_2__0_n_0 ;
  wire \local_counter[28]_i_3__0_n_0 ;
  wire \local_counter[28]_i_4__0_n_0 ;
  wire \local_counter[28]_i_5__0_n_0 ;
  wire \local_counter[4]_i_2__0_n_0 ;
  wire \local_counter[4]_i_3__0_n_0 ;
  wire \local_counter[4]_i_4__0_n_0 ;
  wire \local_counter[4]_i_5__0_n_0 ;
  wire \local_counter[8]_i_2__0_n_0 ;
  wire \local_counter[8]_i_3__0_n_0 ;
  wire \local_counter[8]_i_4__0_n_0 ;
  wire \local_counter[8]_i_5__0_n_0 ;
  wire [31:0]local_counter_reg;
  wire \local_counter_reg[0]_i_2__0_n_0 ;
  wire \local_counter_reg[0]_i_2__0_n_1 ;
  wire \local_counter_reg[0]_i_2__0_n_2 ;
  wire \local_counter_reg[0]_i_2__0_n_3 ;
  wire \local_counter_reg[0]_i_2__0_n_4 ;
  wire \local_counter_reg[0]_i_2__0_n_5 ;
  wire \local_counter_reg[0]_i_2__0_n_6 ;
  wire \local_counter_reg[0]_i_2__0_n_7 ;
  wire \local_counter_reg[12]_i_1__0_n_0 ;
  wire \local_counter_reg[12]_i_1__0_n_1 ;
  wire \local_counter_reg[12]_i_1__0_n_2 ;
  wire \local_counter_reg[12]_i_1__0_n_3 ;
  wire \local_counter_reg[12]_i_1__0_n_4 ;
  wire \local_counter_reg[12]_i_1__0_n_5 ;
  wire \local_counter_reg[12]_i_1__0_n_6 ;
  wire \local_counter_reg[12]_i_1__0_n_7 ;
  wire \local_counter_reg[16]_i_1__0_n_0 ;
  wire \local_counter_reg[16]_i_1__0_n_1 ;
  wire \local_counter_reg[16]_i_1__0_n_2 ;
  wire \local_counter_reg[16]_i_1__0_n_3 ;
  wire \local_counter_reg[16]_i_1__0_n_4 ;
  wire \local_counter_reg[16]_i_1__0_n_5 ;
  wire \local_counter_reg[16]_i_1__0_n_6 ;
  wire \local_counter_reg[16]_i_1__0_n_7 ;
  wire \local_counter_reg[20]_i_1__0_n_0 ;
  wire \local_counter_reg[20]_i_1__0_n_1 ;
  wire \local_counter_reg[20]_i_1__0_n_2 ;
  wire \local_counter_reg[20]_i_1__0_n_3 ;
  wire \local_counter_reg[20]_i_1__0_n_4 ;
  wire \local_counter_reg[20]_i_1__0_n_5 ;
  wire \local_counter_reg[20]_i_1__0_n_6 ;
  wire \local_counter_reg[20]_i_1__0_n_7 ;
  wire \local_counter_reg[24]_i_1__0_n_0 ;
  wire \local_counter_reg[24]_i_1__0_n_1 ;
  wire \local_counter_reg[24]_i_1__0_n_2 ;
  wire \local_counter_reg[24]_i_1__0_n_3 ;
  wire \local_counter_reg[24]_i_1__0_n_4 ;
  wire \local_counter_reg[24]_i_1__0_n_5 ;
  wire \local_counter_reg[24]_i_1__0_n_6 ;
  wire \local_counter_reg[24]_i_1__0_n_7 ;
  wire \local_counter_reg[28]_i_1__0_n_1 ;
  wire \local_counter_reg[28]_i_1__0_n_2 ;
  wire \local_counter_reg[28]_i_1__0_n_3 ;
  wire \local_counter_reg[28]_i_1__0_n_4 ;
  wire \local_counter_reg[28]_i_1__0_n_5 ;
  wire \local_counter_reg[28]_i_1__0_n_6 ;
  wire \local_counter_reg[28]_i_1__0_n_7 ;
  wire \local_counter_reg[4]_i_1__0_n_0 ;
  wire \local_counter_reg[4]_i_1__0_n_1 ;
  wire \local_counter_reg[4]_i_1__0_n_2 ;
  wire \local_counter_reg[4]_i_1__0_n_3 ;
  wire \local_counter_reg[4]_i_1__0_n_4 ;
  wire \local_counter_reg[4]_i_1__0_n_5 ;
  wire \local_counter_reg[4]_i_1__0_n_6 ;
  wire \local_counter_reg[4]_i_1__0_n_7 ;
  wire \local_counter_reg[8]_i_1__0_n_0 ;
  wire \local_counter_reg[8]_i_1__0_n_1 ;
  wire \local_counter_reg[8]_i_1__0_n_2 ;
  wire \local_counter_reg[8]_i_1__0_n_3 ;
  wire \local_counter_reg[8]_i_1__0_n_4 ;
  wire \local_counter_reg[8]_i_1__0_n_5 ;
  wire \local_counter_reg[8]_i_1__0_n_6 ;
  wire \local_counter_reg[8]_i_1__0_n_7 ;
  wire local_set;
  wire local_set_reg;
  wire local_set_reg_0;
  wire ss_can_store;
  wire sys_clk;
  wire trigger_store_reg_0;
  wire [3:0]NLW_local_counter0_carry_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_local_counter0_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_local_counter_reg[28]_i_1__0_CO_UNCONNECTED ;

  FDRE in_ready_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_ready_reg_n_0),
        .Q(dly_in_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000700)) 
    is_ready_i_1__0
       (.I0(dly_in_valid),
        .I1(is_ready_reg_n_0),
        .I2(local_counter0),
        .I3(ss_can_store),
        .I4(is_ready_i_2__0_n_0),
        .O(is_ready));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_ready_i_2__0
       (.I0(local_counter_reg[1]),
        .I1(local_counter_reg[0]),
        .I2(is_trigger_store_reg_n_0),
        .I3(is_trigger_store_i_2__0_n_0),
        .O(is_ready_i_2__0_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    is_ready_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(is_trigger_store_reg_0),
        .D(is_ready),
        .Q(is_ready_reg_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_10__0
       (.I0(local_counter_reg[9]),
        .I1(local_counter_reg[8]),
        .O(is_trigger_store_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_trigger_store_i_11__0
       (.I0(local_counter_reg[21]),
        .I1(local_counter_reg[20]),
        .I2(local_counter_reg[7]),
        .I3(local_counter_reg[6]),
        .I4(local_counter_reg[14]),
        .I5(local_counter_reg[15]),
        .O(is_trigger_store_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_12__0
       (.I0(local_counter_reg[19]),
        .I1(local_counter_reg[18]),
        .O(is_trigger_store_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_13__0
       (.I0(local_counter_reg[25]),
        .I1(local_counter_reg[24]),
        .O(is_trigger_store_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_14
       (.I0(local_counter_reg[27]),
        .I1(local_counter_reg[26]),
        .O(is_trigger_store_i_14_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    is_trigger_store_i_1__0
       (.I0(is_trigger_store_i_2__0_n_0),
        .I1(local_counter0),
        .I2(local_counter_reg[1]),
        .I3(local_counter_reg[0]),
        .O(is_trigger_store3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    is_trigger_store_i_2__0
       (.I0(is_trigger_store_i_3_n_0),
        .I1(is_trigger_store_i_4__0_n_0),
        .I2(is_trigger_store_i_5__0_n_0),
        .I3(is_trigger_store_i_6__0_n_0),
        .I4(is_trigger_store_i_7__0_n_0),
        .I5(is_trigger_store_i_8__0_n_0),
        .O(is_trigger_store_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_3
       (.I0(local_counter_reg[29]),
        .I1(local_counter_reg[28]),
        .O(is_trigger_store_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_4__0
       (.I0(local_counter_reg[11]),
        .I1(local_counter_reg[10]),
        .O(is_trigger_store_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_5__0
       (.I0(local_counter_reg[13]),
        .I1(local_counter_reg[12]),
        .O(is_trigger_store_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_6__0
       (.I0(local_counter_reg[22]),
        .I1(local_counter_reg[23]),
        .O(is_trigger_store_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    is_trigger_store_i_7__0
       (.I0(is_trigger_store_i_9__0_n_0),
        .I1(local_counter_reg[5]),
        .I2(local_counter_reg[4]),
        .I3(local_counter_reg[30]),
        .I4(local_counter_reg[31]),
        .I5(is_trigger_store_i_10__0_n_0),
        .O(is_trigger_store_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    is_trigger_store_i_8__0
       (.I0(is_trigger_store_i_11__0_n_0),
        .I1(is_trigger_store_i_12__0_n_0),
        .I2(is_trigger_store_i_13__0_n_0),
        .I3(local_counter_reg[2]),
        .I4(local_counter_reg[3]),
        .I5(is_trigger_store_i_14_n_0),
        .O(is_trigger_store_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_trigger_store_i_9__0
       (.I0(local_counter_reg[17]),
        .I1(local_counter_reg[16]),
        .O(is_trigger_store_i_9__0_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    is_trigger_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(is_trigger_store_reg_0),
        .D(is_trigger_store3_out),
        .Q(is_trigger_store_reg_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry
       (.CI(1'b0),
        .CO({local_counter0_carry_n_0,local_counter0_carry_n_1,local_counter0_carry_n_2,local_counter0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry_i_1__0_n_0,local_counter0_carry_i_2__0_n_0,local_counter0_carry_i_3__0_n_0,local_counter0_carry_i_4__0_n_0}),
        .O(NLW_local_counter0_carry_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry_i_5__0_n_0,local_counter0_carry_i_6__0_n_0,local_counter0_carry_i_7__0_n_0,local_counter0_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__0
       (.CI(local_counter0_carry_n_0),
        .CO({local_counter0_carry__0_n_0,local_counter0_carry__0_n_1,local_counter0_carry__0_n_2,local_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__0_i_1__0_n_0,local_counter0_carry__0_i_2__0_n_0,local_counter0_carry__0_i_3__0_n_0,local_counter0_carry__0_i_4__0_n_0}),
        .O(NLW_local_counter0_carry__0_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__0_i_5__0_n_0,local_counter0_carry__0_i_6__0_n_0,local_counter0_carry__0_i_7__0_n_0,local_counter0_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_1__0
       (.I0(local_counter_reg[14]),
        .I1(local_counter_reg[15]),
        .O(local_counter0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_2__0
       (.I0(local_counter_reg[12]),
        .I1(local_counter_reg[13]),
        .O(local_counter0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_3__0
       (.I0(local_counter_reg[10]),
        .I1(local_counter_reg[11]),
        .O(local_counter0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__0_i_4__0
       (.I0(local_counter_reg[8]),
        .I1(local_counter_reg[9]),
        .O(local_counter0_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_5__0
       (.I0(local_counter_reg[15]),
        .I1(local_counter_reg[14]),
        .O(local_counter0_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_6__0
       (.I0(local_counter_reg[13]),
        .I1(local_counter_reg[12]),
        .O(local_counter0_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_7__0
       (.I0(local_counter_reg[11]),
        .I1(local_counter_reg[10]),
        .O(local_counter0_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__0_i_8__0
       (.I0(local_counter_reg[9]),
        .I1(local_counter_reg[8]),
        .O(local_counter0_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__1
       (.CI(local_counter0_carry__0_n_0),
        .CO({local_counter0_carry__1_n_0,local_counter0_carry__1_n_1,local_counter0_carry__1_n_2,local_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__1_i_1__0_n_0,local_counter0_carry__1_i_2__0_n_0,local_counter0_carry__1_i_3__0_n_0,local_counter0_carry__1_i_4__0_n_0}),
        .O(NLW_local_counter0_carry__1_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__1_i_5__0_n_0,local_counter0_carry__1_i_6_n_0,local_counter0_carry__1_i_7__0_n_0,local_counter0_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_1__0
       (.I0(local_counter_reg[23]),
        .I1(local_counter_reg[22]),
        .O(local_counter0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_2__0
       (.I0(local_counter_reg[20]),
        .I1(local_counter_reg[21]),
        .O(local_counter0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_3__0
       (.I0(local_counter_reg[18]),
        .I1(local_counter_reg[19]),
        .O(local_counter0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__1_i_4__0
       (.I0(local_counter_reg[16]),
        .I1(local_counter_reg[17]),
        .O(local_counter0_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_5__0
       (.I0(local_counter_reg[22]),
        .I1(local_counter_reg[23]),
        .O(local_counter0_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_6
       (.I0(local_counter_reg[21]),
        .I1(local_counter_reg[20]),
        .O(local_counter0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_7__0
       (.I0(local_counter_reg[19]),
        .I1(local_counter_reg[18]),
        .O(local_counter0_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__1_i_8__0
       (.I0(local_counter_reg[17]),
        .I1(local_counter_reg[16]),
        .O(local_counter0_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 local_counter0_carry__2
       (.CI(local_counter0_carry__1_n_0),
        .CO({local_counter0,local_counter0_carry__2_n_1,local_counter0_carry__2_n_2,local_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({local_counter0_carry__2_i_1__0_n_0,local_counter0_carry__2_i_2__0_n_0,local_counter0_carry__2_i_3__0_n_0,local_counter0_carry__2_i_4__0_n_0}),
        .O(NLW_local_counter0_carry__2_O_UNCONNECTED[3:0]),
        .S({local_counter0_carry__2_i_5__0_n_0,local_counter0_carry__2_i_6__0_n_0,local_counter0_carry__2_i_7__0_n_0,local_counter0_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    local_counter0_carry__2_i_1__0
       (.I0(local_counter_reg[30]),
        .I1(local_counter_reg[31]),
        .O(local_counter0_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_2__0
       (.I0(local_counter_reg[28]),
        .I1(local_counter_reg[29]),
        .O(local_counter0_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_3__0
       (.I0(local_counter_reg[26]),
        .I1(local_counter_reg[27]),
        .O(local_counter0_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry__2_i_4__0
       (.I0(local_counter_reg[24]),
        .I1(local_counter_reg[25]),
        .O(local_counter0_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_5__0
       (.I0(local_counter_reg[30]),
        .I1(local_counter_reg[31]),
        .O(local_counter0_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_6__0
       (.I0(local_counter_reg[29]),
        .I1(local_counter_reg[28]),
        .O(local_counter0_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_7__0
       (.I0(local_counter_reg[27]),
        .I1(local_counter_reg[26]),
        .O(local_counter0_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry__2_i_8__0
       (.I0(local_counter_reg[25]),
        .I1(local_counter_reg[24]),
        .O(local_counter0_carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_1__0
       (.I0(local_counter_reg[6]),
        .I1(local_counter_reg[7]),
        .O(local_counter0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_2__0
       (.I0(local_counter_reg[4]),
        .I1(local_counter_reg[5]),
        .O(local_counter0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_3__0
       (.I0(local_counter_reg[2]),
        .I1(local_counter_reg[3]),
        .O(local_counter0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    local_counter0_carry_i_4__0
       (.I0(local_counter_reg[0]),
        .I1(local_counter_reg[1]),
        .O(local_counter0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_5__0
       (.I0(local_counter_reg[7]),
        .I1(local_counter_reg[6]),
        .O(local_counter0_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_6__0
       (.I0(local_counter_reg[5]),
        .I1(local_counter_reg[4]),
        .O(local_counter0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_7__0
       (.I0(local_counter_reg[3]),
        .I1(local_counter_reg[2]),
        .O(local_counter0_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    local_counter0_carry_i_8__0
       (.I0(local_counter_reg[1]),
        .I1(local_counter_reg[0]),
        .O(local_counter0_carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \local_counter[0]_i_1__0 
       (.I0(is_ready_i_2__0_n_0),
        .I1(dly_in_valid),
        .I2(is_ready_reg_n_0),
        .I3(local_counter0),
        .O(\local_counter[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \local_counter[0]_i_3__0 
       (.I0(local_counter_reg[0]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_4__0 
       (.I0(local_counter_reg[3]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_5__0 
       (.I0(local_counter_reg[2]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[0]_i_6__0 
       (.I0(local_counter_reg[1]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h55D5)) 
    \local_counter[0]_i_7__0 
       (.I0(local_counter_reg[0]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_2__0 
       (.I0(local_counter_reg[15]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[12]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_3__0 
       (.I0(local_counter_reg[14]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_4__0 
       (.I0(local_counter_reg[13]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[12]_i_5__0 
       (.I0(local_counter_reg[12]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[12]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_2__0 
       (.I0(local_counter_reg[19]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[16]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_3__0 
       (.I0(local_counter_reg[18]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[16]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_4__0 
       (.I0(local_counter_reg[17]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[16]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[16]_i_5__0 
       (.I0(local_counter_reg[16]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[16]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_2__0 
       (.I0(local_counter_reg[23]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[20]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_3__0 
       (.I0(local_counter_reg[22]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[20]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_4__0 
       (.I0(local_counter_reg[21]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[20]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[20]_i_5__0 
       (.I0(local_counter_reg[20]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[20]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_2__0 
       (.I0(local_counter_reg[27]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[24]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_3__0 
       (.I0(local_counter_reg[26]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[24]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_4__0 
       (.I0(local_counter_reg[25]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[24]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[24]_i_5__0 
       (.I0(local_counter_reg[24]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[24]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \local_counter[28]_i_2__0 
       (.I0(local_counter_reg[31]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[28]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_3__0 
       (.I0(local_counter_reg[30]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[28]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_4__0 
       (.I0(local_counter_reg[29]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[28]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[28]_i_5__0 
       (.I0(local_counter_reg[28]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[28]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_2__0 
       (.I0(local_counter_reg[7]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_3__0 
       (.I0(local_counter_reg[6]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_4__0 
       (.I0(local_counter_reg[5]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[4]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[4]_i_5__0 
       (.I0(local_counter_reg[4]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_2__0 
       (.I0(local_counter_reg[11]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_3__0 
       (.I0(local_counter_reg[10]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[8]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_4__0 
       (.I0(local_counter_reg[9]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5595)) 
    \local_counter[8]_i_5__0 
       (.I0(local_counter_reg[8]),
        .I1(is_ready_reg_n_0),
        .I2(dly_in_valid),
        .I3(is_ready_i_2__0_n_0),
        .O(\local_counter[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[0] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2__0_n_7 ),
        .Q(local_counter_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\local_counter_reg[0]_i_2__0_n_0 ,\local_counter_reg[0]_i_2__0_n_1 ,\local_counter_reg[0]_i_2__0_n_2 ,\local_counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({local_counter_reg[3:1],\local_counter[0]_i_3__0_n_0 }),
        .O({\local_counter_reg[0]_i_2__0_n_4 ,\local_counter_reg[0]_i_2__0_n_5 ,\local_counter_reg[0]_i_2__0_n_6 ,\local_counter_reg[0]_i_2__0_n_7 }),
        .S({\local_counter[0]_i_4__0_n_0 ,\local_counter[0]_i_5__0_n_0 ,\local_counter[0]_i_6__0_n_0 ,\local_counter[0]_i_7__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[10] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1__0_n_5 ),
        .Q(local_counter_reg[10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[11] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1__0_n_4 ),
        .Q(local_counter_reg[11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[12] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1__0_n_7 ),
        .Q(local_counter_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[12]_i_1__0 
       (.CI(\local_counter_reg[8]_i_1__0_n_0 ),
        .CO({\local_counter_reg[12]_i_1__0_n_0 ,\local_counter_reg[12]_i_1__0_n_1 ,\local_counter_reg[12]_i_1__0_n_2 ,\local_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[15:12]),
        .O({\local_counter_reg[12]_i_1__0_n_4 ,\local_counter_reg[12]_i_1__0_n_5 ,\local_counter_reg[12]_i_1__0_n_6 ,\local_counter_reg[12]_i_1__0_n_7 }),
        .S({\local_counter[12]_i_2__0_n_0 ,\local_counter[12]_i_3__0_n_0 ,\local_counter[12]_i_4__0_n_0 ,\local_counter[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[13] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1__0_n_6 ),
        .Q(local_counter_reg[13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[14] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1__0_n_5 ),
        .Q(local_counter_reg[14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[15] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[12]_i_1__0_n_4 ),
        .Q(local_counter_reg[15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[16] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1__0_n_7 ),
        .Q(local_counter_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[16]_i_1__0 
       (.CI(\local_counter_reg[12]_i_1__0_n_0 ),
        .CO({\local_counter_reg[16]_i_1__0_n_0 ,\local_counter_reg[16]_i_1__0_n_1 ,\local_counter_reg[16]_i_1__0_n_2 ,\local_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[19:16]),
        .O({\local_counter_reg[16]_i_1__0_n_4 ,\local_counter_reg[16]_i_1__0_n_5 ,\local_counter_reg[16]_i_1__0_n_6 ,\local_counter_reg[16]_i_1__0_n_7 }),
        .S({\local_counter[16]_i_2__0_n_0 ,\local_counter[16]_i_3__0_n_0 ,\local_counter[16]_i_4__0_n_0 ,\local_counter[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[17] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1__0_n_6 ),
        .Q(local_counter_reg[17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[18] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1__0_n_5 ),
        .Q(local_counter_reg[18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[19] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[16]_i_1__0_n_4 ),
        .Q(local_counter_reg[19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[1] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2__0_n_6 ),
        .Q(local_counter_reg[1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[20] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1__0_n_7 ),
        .Q(local_counter_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[20]_i_1__0 
       (.CI(\local_counter_reg[16]_i_1__0_n_0 ),
        .CO({\local_counter_reg[20]_i_1__0_n_0 ,\local_counter_reg[20]_i_1__0_n_1 ,\local_counter_reg[20]_i_1__0_n_2 ,\local_counter_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[23:20]),
        .O({\local_counter_reg[20]_i_1__0_n_4 ,\local_counter_reg[20]_i_1__0_n_5 ,\local_counter_reg[20]_i_1__0_n_6 ,\local_counter_reg[20]_i_1__0_n_7 }),
        .S({\local_counter[20]_i_2__0_n_0 ,\local_counter[20]_i_3__0_n_0 ,\local_counter[20]_i_4__0_n_0 ,\local_counter[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[21] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1__0_n_6 ),
        .Q(local_counter_reg[21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[22] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1__0_n_5 ),
        .Q(local_counter_reg[22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[23] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[20]_i_1__0_n_4 ),
        .Q(local_counter_reg[23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[24] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1__0_n_7 ),
        .Q(local_counter_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[24]_i_1__0 
       (.CI(\local_counter_reg[20]_i_1__0_n_0 ),
        .CO({\local_counter_reg[24]_i_1__0_n_0 ,\local_counter_reg[24]_i_1__0_n_1 ,\local_counter_reg[24]_i_1__0_n_2 ,\local_counter_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[27:24]),
        .O({\local_counter_reg[24]_i_1__0_n_4 ,\local_counter_reg[24]_i_1__0_n_5 ,\local_counter_reg[24]_i_1__0_n_6 ,\local_counter_reg[24]_i_1__0_n_7 }),
        .S({\local_counter[24]_i_2__0_n_0 ,\local_counter[24]_i_3__0_n_0 ,\local_counter[24]_i_4__0_n_0 ,\local_counter[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[25] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1__0_n_6 ),
        .Q(local_counter_reg[25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[26] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1__0_n_5 ),
        .Q(local_counter_reg[26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[27] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[24]_i_1__0_n_4 ),
        .Q(local_counter_reg[27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[28] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1__0_n_7 ),
        .Q(local_counter_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[28]_i_1__0 
       (.CI(\local_counter_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_local_counter_reg[28]_i_1__0_CO_UNCONNECTED [3],\local_counter_reg[28]_i_1__0_n_1 ,\local_counter_reg[28]_i_1__0_n_2 ,\local_counter_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,local_counter_reg[30:28]}),
        .O({\local_counter_reg[28]_i_1__0_n_4 ,\local_counter_reg[28]_i_1__0_n_5 ,\local_counter_reg[28]_i_1__0_n_6 ,\local_counter_reg[28]_i_1__0_n_7 }),
        .S({\local_counter[28]_i_2__0_n_0 ,\local_counter[28]_i_3__0_n_0 ,\local_counter[28]_i_4__0_n_0 ,\local_counter[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[29] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1__0_n_6 ),
        .Q(local_counter_reg[29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[2] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2__0_n_5 ),
        .Q(local_counter_reg[2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[30] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1__0_n_5 ),
        .Q(local_counter_reg[30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[31] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[28]_i_1__0_n_4 ),
        .Q(local_counter_reg[31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[3] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[0]_i_2__0_n_4 ),
        .Q(local_counter_reg[3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[4] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1__0_n_7 ),
        .Q(local_counter_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[4]_i_1__0 
       (.CI(\local_counter_reg[0]_i_2__0_n_0 ),
        .CO({\local_counter_reg[4]_i_1__0_n_0 ,\local_counter_reg[4]_i_1__0_n_1 ,\local_counter_reg[4]_i_1__0_n_2 ,\local_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[7:4]),
        .O({\local_counter_reg[4]_i_1__0_n_4 ,\local_counter_reg[4]_i_1__0_n_5 ,\local_counter_reg[4]_i_1__0_n_6 ,\local_counter_reg[4]_i_1__0_n_7 }),
        .S({\local_counter[4]_i_2__0_n_0 ,\local_counter[4]_i_3__0_n_0 ,\local_counter[4]_i_4__0_n_0 ,\local_counter[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[5] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1__0_n_6 ),
        .Q(local_counter_reg[5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[6] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1__0_n_5 ),
        .Q(local_counter_reg[6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[7] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[4]_i_1__0_n_4 ),
        .Q(local_counter_reg[7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[8] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1__0_n_7 ),
        .Q(local_counter_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \local_counter_reg[8]_i_1__0 
       (.CI(\local_counter_reg[4]_i_1__0_n_0 ),
        .CO({\local_counter_reg[8]_i_1__0_n_0 ,\local_counter_reg[8]_i_1__0_n_1 ,\local_counter_reg[8]_i_1__0_n_2 ,\local_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(local_counter_reg[11:8]),
        .O({\local_counter_reg[8]_i_1__0_n_4 ,\local_counter_reg[8]_i_1__0_n_5 ,\local_counter_reg[8]_i_1__0_n_6 ,\local_counter_reg[8]_i_1__0_n_7 }),
        .S({\local_counter[8]_i_2__0_n_0 ,\local_counter[8]_i_3__0_n_0 ,\local_counter[8]_i_4__0_n_0 ,\local_counter[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \local_counter_reg[9] 
       (.C(sys_clk),
        .CE(\local_counter[0]_i_1__0_n_0 ),
        .CLR(is_trigger_store_reg_0),
        .D(\local_counter_reg[8]_i_1__0_n_6 ),
        .Q(local_counter_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    local_set_i_1__0
       (.I0(dly_trigger_store),
        .I1(local_set),
        .I2(local_set_reg),
        .I3(local_set_reg_0),
        .O(trigger_store_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \local_storage[22]_i_2 
       (.I0(dly_trigger_store),
        .I1(local_set),
        .O(is_out_valid16_out));
  FDRE #(
    .INIT(1'b0)) 
    trigger_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_trigger_store_reg_n_0),
        .Q(dly_trigger_store),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_interface_wrap_0_0_dynshreg_f
   (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    sel,
    out,
    sig_wsc2stat_status,
    m_axi_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_bresp,
    addr,
    sys_clk);
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  output sel;
  input [0:0]out;
  input [1:0]sig_wsc2stat_status;
  input m_axi_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_bresp;
  input [0:1]addr;
  input sys_clk;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_wresp_sfifo_out;
  wire [1:0]sig_wsc2stat_status;
  wire sys_clk;

  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(sig_wsc2stat_status[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(sig_wsc2stat_status[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(sys_clk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(sys_clk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(m_axi_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0
   (sel,
    sig_push_coelsc_reg,
    out,
    sig_coelsc_interr_reg0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    Q,
    sig_wsc2stat_status,
    in,
    sys_clk);
  output sel;
  output sig_push_coelsc_reg;
  output [1:0]out;
  output sig_coelsc_interr_reg0;
  output sig_data2wsc_cmd_cmplt_reg;
  input \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg ;
  input \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  input [2:0]Q;
  input [0:0]sig_wsc2stat_status;
  input [2:0]in;
  input sys_clk;

  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0 ;
  wire [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire [1:1]\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out ;
  wire [2:0]Q;
  wire [2:0]in;
  wire [1:0]out;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [0:0]sig_wsc2stat_status;
  wire sys_clk;

  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status),
        .I1(\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out ),
        .I2(out[1]),
        .O(sig_coelsc_interr_reg0));
  LUT4 #(
    .INIT(16'h00A2)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .I2(out[1]),
        .I3(Q[2]),
        .O(sig_push_coelsc_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_3 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* srl_bus_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(sys_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(sys_clk),
        .D(in[1]),
        .Q(\GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out ));
  (* srl_bus_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(sys_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg ),
        .I1(\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0 ),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "fix2fp_and_scaledown" *) 
module design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown
   (CO,
    D,
    O,
    sys_clk,
    Q,
    count3_d1_reg,
    zeroInput,
    count4_d1_reg,
    S,
    plusOp_carry__0,
    plusOp_carry__1,
    plusOp_carry__2,
    plusOp_carry__3,
    plusOp_carry__4,
    zeroInput_d1_reg,
    \level3_d1_reg[22] ,
    \level3_d1_reg[7] );
  output [0:0]CO;
  output [33:0]D;
  output [0:0]O;
  input sys_clk;
  input [23:0]Q;
  input count3_d1_reg;
  input zeroInput;
  input [3:0]count4_d1_reg;
  input [1:0]S;
  input [3:0]plusOp_carry__0;
  input [3:0]plusOp_carry__1;
  input [3:0]plusOp_carry__2;
  input [3:0]plusOp_carry__3;
  input [3:0]plusOp_carry__4;
  input [2:0]zeroInput_d1_reg;
  input [14:0]\level3_d1_reg[22] ;
  input [7:0]\level3_d1_reg[7] ;

  wire [0:0]CO;
  wire [33:0]D;
  wire [0:0]O;
  wire [23:0]Q;
  wire [1:0]S;
  wire [22:1]X;
  wire [7:0]convertedExponentAfterRounding;
  wire count3_d1_reg;
  wire [3:0]count4_d1_reg;
  wire [33:31]i2s_to_fp;
  wire [14:0]\level3_d1_reg[22] ;
  wire [7:0]\level3_d1_reg[7] ;
  wire [3:0]plusOp_carry__0;
  wire [3:0]plusOp_carry__1;
  wire [3:0]plusOp_carry__2;
  wire [3:0]plusOp_carry__3;
  wire [3:0]plusOp_carry__4;
  wire sys_clk;
  wire zeroInput;
  wire [2:0]zeroInput_d1_reg;

  design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250 fp_prod
       (.D(D),
        .X(X),
        .convertedExponentAfterRounding(convertedExponentAfterRounding),
        .i2s_to_fp(i2s_to_fp),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250 i2s_to_fp_convertor
       (.CO(CO),
        .O(O),
        .Q(Q),
        .S(S),
        .X(X),
        .convertedExponentAfterRounding(convertedExponentAfterRounding),
        .count3_d1_reg(count3_d1_reg),
        .count4_d1_reg(count4_d1_reg),
        .i2s_to_fp(i2s_to_fp),
        .\level3_d1_reg[22] (\level3_d1_reg[22] ),
        .\level3_d1_reg[7] (\level3_d1_reg[7] ),
        .plusOp_carry__0(plusOp_carry__0),
        .plusOp_carry__1(plusOp_carry__1),
        .plusOp_carry__2(plusOp_carry__2),
        .plusOp_carry__3(plusOp_carry__3),
        .plusOp_carry__4(plusOp_carry__4),
        .sys_clk(sys_clk),
        .zeroInput(zeroInput),
        .zeroInput_d1_reg_0(zeroInput_d1_reg));
endmodule

(* ORIG_REF_NAME = "fix2fp_flopoco_f250" *) 
module design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250
   (i2s_to_fp,
    CO,
    O,
    X,
    convertedExponentAfterRounding,
    Q,
    sys_clk,
    count3_d1_reg,
    zeroInput,
    count4_d1_reg,
    S,
    plusOp_carry__0,
    plusOp_carry__1,
    plusOp_carry__2,
    plusOp_carry__3,
    plusOp_carry__4,
    zeroInput_d1_reg_0,
    \level3_d1_reg[22] ,
    \level3_d1_reg[7] );
  output [2:0]i2s_to_fp;
  output [0:0]CO;
  output [0:0]O;
  output [21:0]X;
  output [7:0]convertedExponentAfterRounding;
  input [23:0]Q;
  input sys_clk;
  input count3_d1_reg;
  input zeroInput;
  input [3:0]count4_d1_reg;
  input [1:0]S;
  input [3:0]plusOp_carry__0;
  input [3:0]plusOp_carry__1;
  input [3:0]plusOp_carry__2;
  input [3:0]plusOp_carry__3;
  input [3:0]plusOp_carry__4;
  input [2:0]zeroInput_d1_reg_0;
  input [14:0]\level3_d1_reg[22] ;
  input [7:0]\level3_d1_reg[7] ;

  wire [0:0]CO;
  wire LZOC_component_n_10;
  wire LZOC_component_n_11;
  wire LZOC_component_n_12;
  wire LZOC_component_n_13;
  wire LZOC_component_n_14;
  wire LZOC_component_n_15;
  wire LZOC_component_n_16;
  wire LZOC_component_n_17;
  wire LZOC_component_n_18;
  wire LZOC_component_n_19;
  wire LZOC_component_n_20;
  wire LZOC_component_n_21;
  wire LZOC_component_n_22;
  wire LZOC_component_n_23;
  wire LZOC_component_n_24;
  wire LZOC_component_n_25;
  wire LZOC_component_n_26;
  wire LZOC_component_n_27;
  wire LZOC_component_n_4;
  wire LZOC_component_n_5;
  wire LZOC_component_n_6;
  wire LZOC_component_n_7;
  wire LZOC_component_n_8;
  wire LZOC_component_n_9;
  wire [0:0]O;
  wire [23:0]Q;
  wire [1:0]S;
  wire [21:0]X;
  wire [7:0]convertedExponentAfterRounding;
  wire count3_d1_reg;
  wire [3:0]count4_d1_reg;
  wire [2:0]i2s_to_fp;
  wire [1:0]level3_d1;
  wire [14:0]\level3_d1_reg[22] ;
  wire [7:0]\level3_d1_reg[7] ;
  wire [3:0]plusOp_carry__0;
  wire [3:0]plusOp_carry__1;
  wire [3:0]plusOp_carry__2;
  wire [3:0]plusOp_carry__3;
  wire [3:0]plusOp_carry__4;
  wire [31:31]roundedResult;
  wire sys_clk;
  wire [26:4]tempConvert0;
  wire zeroInput;
  wire zeroInput_d1;
  wire [2:0]zeroInput_d1_reg_0;

  design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS LZOC_component
       (.CO(CO),
        .Q(Q[23]),
        .S(S),
        .X(X),
        .\X_1_d1_reg[31]_i_2_0 (roundedResult),
        .convertedExponentAfterRounding(convertedExponentAfterRounding),
        .count3_d1_reg_0(count3_d1_reg),
        .count4_d1_reg_0(count4_d1_reg),
        .\level3_d1_reg[10]_0 (LZOC_component_n_15),
        .\level3_d1_reg[11]_0 (LZOC_component_n_16),
        .\level3_d1_reg[12]_0 (LZOC_component_n_17),
        .\level3_d1_reg[13]_0 (LZOC_component_n_18),
        .\level3_d1_reg[14]_0 (LZOC_component_n_19),
        .\level3_d1_reg[15]_0 (LZOC_component_n_20),
        .\level3_d1_reg[16]_0 (LZOC_component_n_21),
        .\level3_d1_reg[17]_0 (LZOC_component_n_22),
        .\level3_d1_reg[18]_0 (LZOC_component_n_23),
        .\level3_d1_reg[19]_0 (LZOC_component_n_4),
        .\level3_d1_reg[19]_1 (LZOC_component_n_24),
        .\level3_d1_reg[1]_0 (level3_d1),
        .\level3_d1_reg[20]_0 (LZOC_component_n_25),
        .\level3_d1_reg[20]_1 (LZOC_component_n_27),
        .\level3_d1_reg[21]_0 (LZOC_component_n_26),
        .\level3_d1_reg[22]_0 (LZOC_component_n_7),
        .\level3_d1_reg[22]_1 (\level3_d1_reg[22] ),
        .\level3_d1_reg[2]_0 (LZOC_component_n_6),
        .\level3_d1_reg[3]_0 (LZOC_component_n_8),
        .\level3_d1_reg[4]_0 (LZOC_component_n_9),
        .\level3_d1_reg[5]_0 (LZOC_component_n_10),
        .\level3_d1_reg[6]_0 (LZOC_component_n_11),
        .\level3_d1_reg[7]_0 (LZOC_component_n_12),
        .\level3_d1_reg[7]_1 (\level3_d1_reg[7] ),
        .\level3_d1_reg[8]_0 (LZOC_component_n_13),
        .\level3_d1_reg[9]_0 (LZOC_component_n_14),
        .sozb_d1_reg_0(i2s_to_fp[0]),
        .sozb_d1_reg_1(LZOC_component_n_5),
        .sys_clk(sys_clk),
        .tempConvert0(tempConvert0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_10__0
       (.I0(LZOC_component_n_14),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_15),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[14]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_11__0
       (.I0(LZOC_component_n_13),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_14),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_12__0
       (.I0(LZOC_component_n_12),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_13),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[12]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_13__0
       (.I0(LZOC_component_n_11),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_12),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[11]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_14__0
       (.I0(LZOC_component_n_10),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_11),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[10]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_15__0
       (.I0(LZOC_component_n_9),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_10),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[9]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_16__0
       (.I0(LZOC_component_n_8),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_9),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[8]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_17
       (.I0(LZOC_component_n_6),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_8),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[7]));
  LUT6 #(
    .INIT(64'h007FFF7FFF800080)) 
    Mint_i_18
       (.I0(level3_d1[1]),
        .I1(LZOC_component_n_4),
        .I2(LZOC_component_n_7),
        .I3(LZOC_component_n_5),
        .I4(LZOC_component_n_6),
        .I5(i2s_to_fp[0]),
        .O(tempConvert0[6]));
  LUT6 #(
    .INIT(64'h3F7FFF7FC0800080)) 
    Mint_i_19
       (.I0(level3_d1[0]),
        .I1(LZOC_component_n_4),
        .I2(LZOC_component_n_7),
        .I3(LZOC_component_n_5),
        .I4(level3_d1[1]),
        .I5(i2s_to_fp[0]),
        .O(tempConvert0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    Mint_i_20
       (.I0(LZOC_component_n_5),
        .I1(LZOC_component_n_7),
        .I2(LZOC_component_n_4),
        .I3(level3_d1[0]),
        .I4(i2s_to_fp[0]),
        .O(tempConvert0[4]));
  LUT3 #(
    .INIT(8'hDB)) 
    Mint_i_3__0
       (.I0(LZOC_component_n_26),
        .I1(LZOC_component_n_27),
        .I2(i2s_to_fp[0]),
        .O(tempConvert0[26]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_4__0
       (.I0(LZOC_component_n_25),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_26),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[25]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_5
       (.I0(LZOC_component_n_19),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_20),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[19]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_5__0
       (.I0(LZOC_component_n_24),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_25),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[24]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_6
       (.I0(LZOC_component_n_18),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_19),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[18]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_6__0
       (.I0(LZOC_component_n_23),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_24),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[23]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_7
       (.I0(LZOC_component_n_17),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_18),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[17]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_7__0
       (.I0(LZOC_component_n_22),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_23),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[22]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_8
       (.I0(LZOC_component_n_16),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_17),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[16]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_8__0
       (.I0(LZOC_component_n_21),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_22),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[21]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_9
       (.I0(LZOC_component_n_15),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_16),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[15]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    Mint_i_9__0
       (.I0(LZOC_component_n_20),
        .I1(LZOC_component_n_5),
        .I2(LZOC_component_n_21),
        .I3(i2s_to_fp[0]),
        .O(tempConvert0[20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exc_d1[0]_i_1 
       (.I0(zeroInput_d1),
        .O(i2s_to_fp[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exc_d1[1]_i_1 
       (.I0(roundedResult),
        .I1(zeroInput_d1),
        .O(i2s_to_fp[2]));
  design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD zeroD
       (.O(O),
        .Q(Q[22:0]),
        .plusOp_carry__0_0(plusOp_carry__0),
        .plusOp_carry__1_0(plusOp_carry__1),
        .plusOp_carry__2_0(plusOp_carry__2),
        .plusOp_carry__3_0(plusOp_carry__3),
        .plusOp_carry__4_0(plusOp_carry__4),
        .zeroInput_d1_reg(zeroInput_d1_reg_0));
  FDRE zeroInput_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(zeroInput),
        .Q(zeroInput_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fp2fix_and_scaleup" *) 
module design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup
   (p_0_in0,
    local_set_reg,
    \fA4_d1_reg[0] ,
    Q,
    \fA4_d1_reg[1] ,
    \fA4_d1_reg[2] ,
    \fA4_d1_reg[3] ,
    \fA4_d1_reg[4] ,
    \fA4_d1_reg[5] ,
    \fA4_d1_reg[6] ,
    \fA4_d1_reg[7] ,
    \fA4_d1_reg[8] ,
    \fA4_d1_reg[9] ,
    \fA4_d1_reg[10] ,
    \fA4_d1_reg[11] ,
    \fA4_d1_reg[12] ,
    \fA4_d1_reg[13] ,
    \fA4_d1_reg[14] ,
    \fA4_d1_reg[15] ,
    \fA4_d1_reg[16] ,
    \fA4_d1_reg[17] ,
    \fA4_d1_reg[18] ,
    \fA4_d1_reg[19] ,
    \fA4_d1_reg[20] ,
    \fA4_d1_reg[21] ,
    \fA4_d1_reg[22] ,
    eTest,
    O,
    sys_clk,
    is_stored,
    Mint,
    \exc_d1_reg[1] ,
    local_set,
    dly_trigger_store,
    D);
  output p_0_in0;
  output local_set_reg;
  output \fA4_d1_reg[0] ;
  output [0:0]Q;
  output \fA4_d1_reg[1] ;
  output \fA4_d1_reg[2] ;
  output \fA4_d1_reg[3] ;
  output \fA4_d1_reg[4] ;
  output \fA4_d1_reg[5] ;
  output \fA4_d1_reg[6] ;
  output \fA4_d1_reg[7] ;
  output \fA4_d1_reg[8] ;
  output \fA4_d1_reg[9] ;
  output \fA4_d1_reg[10] ;
  output \fA4_d1_reg[11] ;
  output \fA4_d1_reg[12] ;
  output \fA4_d1_reg[13] ;
  output \fA4_d1_reg[14] ;
  output \fA4_d1_reg[15] ;
  output \fA4_d1_reg[16] ;
  output \fA4_d1_reg[17] ;
  output \fA4_d1_reg[18] ;
  output \fA4_d1_reg[19] ;
  output \fA4_d1_reg[20] ;
  output \fA4_d1_reg[21] ;
  output \fA4_d1_reg[22] ;
  output eTest;
  output [0:0]O;
  input sys_clk;
  input is_stored;
  input [16:0]Mint;
  input [8:0]\exc_d1_reg[1] ;
  input local_set;
  input dly_trigger_store;
  input [8:0]D;

  wire [8:0]D;
  wire [16:0]Mint;
  wire [0:0]O;
  wire [0:0]Q;
  wire dly_trigger_store;
  wire [4:1]eA0;
  wire eTest;
  wire [8:0]\exc_d1_reg[1] ;
  wire [14:0]fA2;
  wire \fA4_d1_reg[0] ;
  wire \fA4_d1_reg[10] ;
  wire \fA4_d1_reg[11] ;
  wire \fA4_d1_reg[12] ;
  wire \fA4_d1_reg[13] ;
  wire \fA4_d1_reg[14] ;
  wire \fA4_d1_reg[15] ;
  wire \fA4_d1_reg[16] ;
  wire \fA4_d1_reg[17] ;
  wire \fA4_d1_reg[18] ;
  wire \fA4_d1_reg[19] ;
  wire \fA4_d1_reg[1] ;
  wire \fA4_d1_reg[20] ;
  wire \fA4_d1_reg[21] ;
  wire \fA4_d1_reg[22] ;
  wire \fA4_d1_reg[2] ;
  wire \fA4_d1_reg[3] ;
  wire \fA4_d1_reg[4] ;
  wire \fA4_d1_reg[5] ;
  wire \fA4_d1_reg[6] ;
  wire \fA4_d1_reg[7] ;
  wire \fA4_d1_reg[8] ;
  wire \fA4_d1_reg[9] ;
  wire fp_prod_n_0;
  wire fp_prod_n_2;
  wire fp_prod_n_22;
  wire fp_prod_n_23;
  wire fp_prod_n_24;
  wire fp_prod_n_25;
  wire fp_prod_n_26;
  wire fp_prod_n_27;
  wire fp_prod_n_28;
  wire fp_prod_n_29;
  wire fp_prod_n_30;
  wire is_stored;
  wire local_set;
  wire local_set_reg;
  wire p_0_in0;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3 fp_prod
       (.D(D),
        .Mint(Mint),
        .O(O),
        .\X_1_d1_reg[23] (fp_prod_n_29),
        .\X_1_d1_reg[27] (eA0),
        .\X_1_d1_reg[27]_0 (fp_prod_n_22),
        .\X_1_d1_reg[27]_1 (fp_prod_n_23),
        .\X_1_d1_reg[27]_2 (fp_prod_n_24),
        .\X_1_d1_reg[27]_3 (fp_prod_n_25),
        .\X_1_d1_reg[27]_4 (fp_prod_n_26),
        .\X_1_d1_reg[27]_5 (fp_prod_n_27),
        .\X_1_d1_reg[27]_6 (fp_prod_n_28),
        .\X_1_d1_reg[27]_7 (fp_prod_n_30),
        .\X_1_d1_reg[31] (fp_prod_n_2),
        .\exc_d1_reg[1]_0 (\exc_d1_reg[1] ),
        .\fA2_d1[14]_i_7 (fA2),
        .is_stored(is_stored),
        .sign_d1_reg_0(fp_prod_n_0),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250 fp_to_i2s_convertor
       (.D(fA2),
        .\I_d1_reg[31]_0 (fp_prod_n_0),
        .Q(Q),
        .dly_trigger_store(dly_trigger_store),
        .eTest(eTest),
        .\fA2_d1_reg[15]_0 (fp_prod_n_22),
        .\fA2_d1_reg[15]_1 (eA0),
        .\fA2_d1_reg[16]_0 (fp_prod_n_23),
        .\fA2_d1_reg[17]_0 (fp_prod_n_24),
        .\fA2_d1_reg[18]_0 (fp_prod_n_25),
        .\fA2_d1_reg[19]_0 (fp_prod_n_26),
        .\fA2_d1_reg[20]_0 (fp_prod_n_27),
        .\fA2_d1_reg[21]_0 (fp_prod_n_28),
        .\fA2_d1_reg[22]_0 (fp_prod_n_29),
        .\fA2_d1_reg[23]_0 (fp_prod_n_30),
        .\fA4_d1_reg[0]_0 (\fA4_d1_reg[0] ),
        .\fA4_d1_reg[10]_0 (\fA4_d1_reg[10] ),
        .\fA4_d1_reg[11]_0 (\fA4_d1_reg[11] ),
        .\fA4_d1_reg[12]_0 (\fA4_d1_reg[12] ),
        .\fA4_d1_reg[13]_0 (\fA4_d1_reg[13] ),
        .\fA4_d1_reg[14]_0 (\fA4_d1_reg[14] ),
        .\fA4_d1_reg[15]_0 (\fA4_d1_reg[15] ),
        .\fA4_d1_reg[16]_0 (\fA4_d1_reg[16] ),
        .\fA4_d1_reg[17]_0 (\fA4_d1_reg[17] ),
        .\fA4_d1_reg[18]_0 (\fA4_d1_reg[18] ),
        .\fA4_d1_reg[19]_0 (\fA4_d1_reg[19] ),
        .\fA4_d1_reg[1]_0 (\fA4_d1_reg[1] ),
        .\fA4_d1_reg[20]_0 (\fA4_d1_reg[20] ),
        .\fA4_d1_reg[21]_0 (\fA4_d1_reg[21] ),
        .\fA4_d1_reg[22]_0 (\fA4_d1_reg[22] ),
        .\fA4_d1_reg[2]_0 (\fA4_d1_reg[2] ),
        .\fA4_d1_reg[3]_0 (\fA4_d1_reg[3] ),
        .\fA4_d1_reg[4]_0 (\fA4_d1_reg[4] ),
        .\fA4_d1_reg[5]_0 (\fA4_d1_reg[5] ),
        .\fA4_d1_reg[6]_0 (\fA4_d1_reg[6] ),
        .\fA4_d1_reg[7]_0 (\fA4_d1_reg[7] ),
        .\fA4_d1_reg[8]_0 (\fA4_d1_reg[8] ),
        .\fA4_d1_reg[9]_0 (\fA4_d1_reg[9] ),
        .local_set(local_set),
        .local_set_reg(local_set_reg),
        .overFl0_d1_reg_0(fp_prod_n_2),
        .p_0_in0(p_0_in0),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "fp2fix_flopoco_f250" *) 
module design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250
   (p_0_in0,
    local_set_reg,
    \fA4_d1_reg[0]_0 ,
    \fA4_d1_reg[1]_0 ,
    \fA4_d1_reg[2]_0 ,
    \fA4_d1_reg[3]_0 ,
    \fA4_d1_reg[4]_0 ,
    \fA4_d1_reg[5]_0 ,
    \fA4_d1_reg[6]_0 ,
    \fA4_d1_reg[7]_0 ,
    \fA4_d1_reg[8]_0 ,
    \fA4_d1_reg[9]_0 ,
    \fA4_d1_reg[10]_0 ,
    \fA4_d1_reg[11]_0 ,
    \fA4_d1_reg[12]_0 ,
    \fA4_d1_reg[13]_0 ,
    \fA4_d1_reg[14]_0 ,
    \fA4_d1_reg[15]_0 ,
    \fA4_d1_reg[16]_0 ,
    \fA4_d1_reg[17]_0 ,
    \fA4_d1_reg[18]_0 ,
    \fA4_d1_reg[19]_0 ,
    \fA4_d1_reg[20]_0 ,
    \fA4_d1_reg[21]_0 ,
    \fA4_d1_reg[22]_0 ,
    eTest,
    Q,
    \I_d1_reg[31]_0 ,
    sys_clk,
    overFl0_d1_reg_0,
    local_set,
    dly_trigger_store,
    D,
    \fA2_d1_reg[23]_0 ,
    \fA2_d1_reg[22]_0 ,
    \fA2_d1_reg[21]_0 ,
    \fA2_d1_reg[20]_0 ,
    \fA2_d1_reg[19]_0 ,
    \fA2_d1_reg[18]_0 ,
    \fA2_d1_reg[17]_0 ,
    \fA2_d1_reg[16]_0 ,
    \fA2_d1_reg[15]_0 ,
    \fA2_d1_reg[15]_1 );
  output p_0_in0;
  output local_set_reg;
  output \fA4_d1_reg[0]_0 ;
  output \fA4_d1_reg[1]_0 ;
  output \fA4_d1_reg[2]_0 ;
  output \fA4_d1_reg[3]_0 ;
  output \fA4_d1_reg[4]_0 ;
  output \fA4_d1_reg[5]_0 ;
  output \fA4_d1_reg[6]_0 ;
  output \fA4_d1_reg[7]_0 ;
  output \fA4_d1_reg[8]_0 ;
  output \fA4_d1_reg[9]_0 ;
  output \fA4_d1_reg[10]_0 ;
  output \fA4_d1_reg[11]_0 ;
  output \fA4_d1_reg[12]_0 ;
  output \fA4_d1_reg[13]_0 ;
  output \fA4_d1_reg[14]_0 ;
  output \fA4_d1_reg[15]_0 ;
  output \fA4_d1_reg[16]_0 ;
  output \fA4_d1_reg[17]_0 ;
  output \fA4_d1_reg[18]_0 ;
  output \fA4_d1_reg[19]_0 ;
  output \fA4_d1_reg[20]_0 ;
  output \fA4_d1_reg[21]_0 ;
  output \fA4_d1_reg[22]_0 ;
  output eTest;
  output [0:0]Q;
  input \I_d1_reg[31]_0 ;
  input sys_clk;
  input overFl0_d1_reg_0;
  input local_set;
  input dly_trigger_store;
  input [14:0]D;
  input \fA2_d1_reg[23]_0 ;
  input \fA2_d1_reg[22]_0 ;
  input \fA2_d1_reg[21]_0 ;
  input \fA2_d1_reg[20]_0 ;
  input \fA2_d1_reg[19]_0 ;
  input \fA2_d1_reg[18]_0 ;
  input \fA2_d1_reg[17]_0 ;
  input \fA2_d1_reg[16]_0 ;
  input \fA2_d1_reg[15]_0 ;
  input [3:0]\fA2_d1_reg[15]_1 ;

  wire [14:0]D;
  wire \I_d1_reg[31]_0 ;
  wire [0:0]Q;
  wire dly_trigger_store;
  wire eTest;
  wire [23:0]fA2_d1;
  wire \fA2_d1[23]_i_1_n_0 ;
  wire \fA2_d1_reg[15]_0 ;
  wire [3:0]\fA2_d1_reg[15]_1 ;
  wire \fA2_d1_reg[16]_0 ;
  wire \fA2_d1_reg[17]_0 ;
  wire \fA2_d1_reg[18]_0 ;
  wire \fA2_d1_reg[19]_0 ;
  wire \fA2_d1_reg[20]_0 ;
  wire \fA2_d1_reg[21]_0 ;
  wire \fA2_d1_reg[22]_0 ;
  wire \fA2_d1_reg[23]_0 ;
  wire [23:1]fA4;
  wire [23:1]fA40;
  wire [22:0]fA4_d1;
  wire \fA4_d1[12]_i_3_n_0 ;
  wire \fA4_d1[12]_i_4_n_0 ;
  wire \fA4_d1[12]_i_5_n_0 ;
  wire \fA4_d1[12]_i_6_n_0 ;
  wire \fA4_d1[16]_i_3_n_0 ;
  wire \fA4_d1[16]_i_4_n_0 ;
  wire \fA4_d1[16]_i_5_n_0 ;
  wire \fA4_d1[16]_i_6_n_0 ;
  wire \fA4_d1[20]_i_3_n_0 ;
  wire \fA4_d1[20]_i_4_n_0 ;
  wire \fA4_d1[20]_i_5_n_0 ;
  wire \fA4_d1[20]_i_6_n_0 ;
  wire \fA4_d1[23]_i_3_n_0 ;
  wire \fA4_d1[23]_i_4_n_0 ;
  wire \fA4_d1[23]_i_5_n_0 ;
  wire \fA4_d1[4]_i_3_n_0 ;
  wire \fA4_d1[4]_i_4_n_0 ;
  wire \fA4_d1[4]_i_5_n_0 ;
  wire \fA4_d1[4]_i_6_n_0 ;
  wire \fA4_d1[4]_i_7_n_0 ;
  wire \fA4_d1[8]_i_3_n_0 ;
  wire \fA4_d1[8]_i_4_n_0 ;
  wire \fA4_d1[8]_i_5_n_0 ;
  wire \fA4_d1[8]_i_6_n_0 ;
  wire \fA4_d1_reg[0]_0 ;
  wire \fA4_d1_reg[10]_0 ;
  wire \fA4_d1_reg[11]_0 ;
  wire \fA4_d1_reg[12]_0 ;
  wire \fA4_d1_reg[12]_i_2_n_0 ;
  wire \fA4_d1_reg[12]_i_2_n_1 ;
  wire \fA4_d1_reg[12]_i_2_n_2 ;
  wire \fA4_d1_reg[12]_i_2_n_3 ;
  wire \fA4_d1_reg[13]_0 ;
  wire \fA4_d1_reg[14]_0 ;
  wire \fA4_d1_reg[15]_0 ;
  wire \fA4_d1_reg[16]_0 ;
  wire \fA4_d1_reg[16]_i_2_n_0 ;
  wire \fA4_d1_reg[16]_i_2_n_1 ;
  wire \fA4_d1_reg[16]_i_2_n_2 ;
  wire \fA4_d1_reg[16]_i_2_n_3 ;
  wire \fA4_d1_reg[17]_0 ;
  wire \fA4_d1_reg[18]_0 ;
  wire \fA4_d1_reg[19]_0 ;
  wire \fA4_d1_reg[1]_0 ;
  wire \fA4_d1_reg[20]_0 ;
  wire \fA4_d1_reg[20]_i_2_n_0 ;
  wire \fA4_d1_reg[20]_i_2_n_1 ;
  wire \fA4_d1_reg[20]_i_2_n_2 ;
  wire \fA4_d1_reg[20]_i_2_n_3 ;
  wire \fA4_d1_reg[21]_0 ;
  wire \fA4_d1_reg[22]_0 ;
  wire \fA4_d1_reg[23]_i_2_n_2 ;
  wire \fA4_d1_reg[23]_i_2_n_3 ;
  wire \fA4_d1_reg[2]_0 ;
  wire \fA4_d1_reg[3]_0 ;
  wire \fA4_d1_reg[4]_0 ;
  wire \fA4_d1_reg[4]_i_2_n_0 ;
  wire \fA4_d1_reg[4]_i_2_n_1 ;
  wire \fA4_d1_reg[4]_i_2_n_2 ;
  wire \fA4_d1_reg[4]_i_2_n_3 ;
  wire \fA4_d1_reg[5]_0 ;
  wire \fA4_d1_reg[6]_0 ;
  wire \fA4_d1_reg[7]_0 ;
  wire \fA4_d1_reg[8]_0 ;
  wire \fA4_d1_reg[8]_i_2_n_0 ;
  wire \fA4_d1_reg[8]_i_2_n_1 ;
  wire \fA4_d1_reg[8]_i_2_n_2 ;
  wire \fA4_d1_reg[8]_i_2_n_3 ;
  wire \fA4_d1_reg[9]_0 ;
  wire local_set;
  wire local_set_reg;
  wire overFl0_d1;
  wire overFl0_d1_reg_0;
  wire overFl0_d2;
  wire overFl1;
  wire overFl1_d1;
  wire overFl1_d1_i_2_n_0;
  wire overFl1_d1_i_3_n_0;
  wire overFl1_d1_i_4_n_0;
  wire overFl1_d1_i_5_n_0;
  wire overFl1_d1_i_6_n_0;
  wire overFl1_d1_i_7_n_0;
  wire p_0_in;
  wire p_0_in0;
  wire sys_clk;
  wire [3:2]\NLW_fA4_d1_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_fA4_d1_reg[23]_i_2_O_UNCONNECTED ;

  FDRE \I_d1_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\I_d1_reg[31]_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \I_d2_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(p_0_in0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9555)) 
    \fA2_d1[23]_i_1 
       (.I0(\fA2_d1_reg[15]_1 [3]),
        .I1(\fA2_d1_reg[15]_1 [0]),
        .I2(\fA2_d1_reg[15]_1 [1]),
        .I3(\fA2_d1_reg[15]_1 [2]),
        .O(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(fA2_d1[0]),
        .R(1'b0));
  FDRE \fA2_d1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(fA2_d1[10]),
        .R(1'b0));
  FDRE \fA2_d1_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(fA2_d1[11]),
        .R(1'b0));
  FDRE \fA2_d1_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(fA2_d1[12]),
        .R(1'b0));
  FDRE \fA2_d1_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(fA2_d1[13]),
        .R(1'b0));
  FDRE \fA2_d1_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(fA2_d1[14]),
        .R(1'b0));
  FDRE \fA2_d1_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[15]_0 ),
        .Q(fA2_d1[15]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[16]_0 ),
        .Q(fA2_d1[16]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[17]_0 ),
        .Q(fA2_d1[17]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[18]_0 ),
        .Q(fA2_d1[18]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[19]_0 ),
        .Q(fA2_d1[19]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(fA2_d1[1]),
        .R(1'b0));
  FDRE \fA2_d1_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[20]_0 ),
        .Q(fA2_d1[20]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[21]_0 ),
        .Q(fA2_d1[21]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[22]_0 ),
        .Q(fA2_d1[22]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\fA2_d1_reg[23]_0 ),
        .Q(fA2_d1[23]),
        .R(\fA2_d1[23]_i_1_n_0 ));
  FDRE \fA2_d1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(fA2_d1[2]),
        .R(1'b0));
  FDRE \fA2_d1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(fA2_d1[3]),
        .R(1'b0));
  FDRE \fA2_d1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(fA2_d1[4]),
        .R(1'b0));
  FDRE \fA2_d1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(fA2_d1[5]),
        .R(1'b0));
  FDRE \fA2_d1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(fA2_d1[6]),
        .R(1'b0));
  FDRE \fA2_d1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(fA2_d1[7]),
        .R(1'b0));
  FDRE \fA2_d1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(fA2_d1[8]),
        .R(1'b0));
  FDRE \fA2_d1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(fA2_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[10]_i_1 
       (.I0(fA40[10]),
        .I1(p_0_in),
        .I2(fA2_d1[10]),
        .O(fA4[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[11]_i_1 
       (.I0(fA40[11]),
        .I1(p_0_in),
        .I2(fA2_d1[11]),
        .O(fA4[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[12]_i_1 
       (.I0(fA40[12]),
        .I1(p_0_in),
        .I2(fA2_d1[12]),
        .O(fA4[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[12]_i_3 
       (.I0(fA2_d1[12]),
        .O(\fA4_d1[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[12]_i_4 
       (.I0(fA2_d1[11]),
        .O(\fA4_d1[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[12]_i_5 
       (.I0(fA2_d1[10]),
        .O(\fA4_d1[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[12]_i_6 
       (.I0(fA2_d1[9]),
        .O(\fA4_d1[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[13]_i_1 
       (.I0(fA40[13]),
        .I1(p_0_in),
        .I2(fA2_d1[13]),
        .O(fA4[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[14]_i_1 
       (.I0(fA40[14]),
        .I1(p_0_in),
        .I2(fA2_d1[14]),
        .O(fA4[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[15]_i_1 
       (.I0(fA40[15]),
        .I1(p_0_in),
        .I2(fA2_d1[15]),
        .O(fA4[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[16]_i_1 
       (.I0(fA40[16]),
        .I1(p_0_in),
        .I2(fA2_d1[16]),
        .O(fA4[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[16]_i_3 
       (.I0(fA2_d1[16]),
        .O(\fA4_d1[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[16]_i_4 
       (.I0(fA2_d1[15]),
        .O(\fA4_d1[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[16]_i_5 
       (.I0(fA2_d1[14]),
        .O(\fA4_d1[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[16]_i_6 
       (.I0(fA2_d1[13]),
        .O(\fA4_d1[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[17]_i_1 
       (.I0(fA40[17]),
        .I1(p_0_in),
        .I2(fA2_d1[17]),
        .O(fA4[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[18]_i_1 
       (.I0(fA40[18]),
        .I1(p_0_in),
        .I2(fA2_d1[18]),
        .O(fA4[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[19]_i_1 
       (.I0(fA40[19]),
        .I1(p_0_in),
        .I2(fA2_d1[19]),
        .O(fA4[19]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[1]_i_1 
       (.I0(fA40[1]),
        .I1(p_0_in),
        .I2(fA2_d1[1]),
        .O(fA4[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[20]_i_1 
       (.I0(fA40[20]),
        .I1(p_0_in),
        .I2(fA2_d1[20]),
        .O(fA4[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[20]_i_3 
       (.I0(fA2_d1[20]),
        .O(\fA4_d1[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[20]_i_4 
       (.I0(fA2_d1[19]),
        .O(\fA4_d1[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[20]_i_5 
       (.I0(fA2_d1[18]),
        .O(\fA4_d1[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[20]_i_6 
       (.I0(fA2_d1[17]),
        .O(\fA4_d1[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[21]_i_1 
       (.I0(fA40[21]),
        .I1(p_0_in),
        .I2(fA2_d1[21]),
        .O(fA4[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[22]_i_1 
       (.I0(fA40[22]),
        .I1(p_0_in),
        .I2(fA2_d1[22]),
        .O(fA4[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[23]_i_1 
       (.I0(fA40[23]),
        .I1(p_0_in),
        .I2(fA2_d1[23]),
        .O(fA4[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[23]_i_3 
       (.I0(fA2_d1[23]),
        .O(\fA4_d1[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[23]_i_4 
       (.I0(fA2_d1[22]),
        .O(\fA4_d1[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[23]_i_5 
       (.I0(fA2_d1[21]),
        .O(\fA4_d1[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[2]_i_1 
       (.I0(fA40[2]),
        .I1(p_0_in),
        .I2(fA2_d1[2]),
        .O(fA4[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[3]_i_1 
       (.I0(fA40[3]),
        .I1(p_0_in),
        .I2(fA2_d1[3]),
        .O(fA4[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[4]_i_1 
       (.I0(fA40[4]),
        .I1(p_0_in),
        .I2(fA2_d1[4]),
        .O(fA4[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[4]_i_3 
       (.I0(fA2_d1[0]),
        .O(\fA4_d1[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[4]_i_4 
       (.I0(fA2_d1[4]),
        .O(\fA4_d1[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[4]_i_5 
       (.I0(fA2_d1[3]),
        .O(\fA4_d1[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[4]_i_6 
       (.I0(fA2_d1[2]),
        .O(\fA4_d1[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[4]_i_7 
       (.I0(fA2_d1[1]),
        .O(\fA4_d1[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[5]_i_1 
       (.I0(fA40[5]),
        .I1(p_0_in),
        .I2(fA2_d1[5]),
        .O(fA4[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[6]_i_1 
       (.I0(fA40[6]),
        .I1(p_0_in),
        .I2(fA2_d1[6]),
        .O(fA4[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[7]_i_1 
       (.I0(fA40[7]),
        .I1(p_0_in),
        .I2(fA2_d1[7]),
        .O(fA4[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[8]_i_1 
       (.I0(fA40[8]),
        .I1(p_0_in),
        .I2(fA2_d1[8]),
        .O(fA4[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[8]_i_3 
       (.I0(fA2_d1[8]),
        .O(\fA4_d1[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[8]_i_4 
       (.I0(fA2_d1[7]),
        .O(\fA4_d1[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[8]_i_5 
       (.I0(fA2_d1[6]),
        .O(\fA4_d1[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fA4_d1[8]_i_6 
       (.I0(fA2_d1[5]),
        .O(\fA4_d1[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fA4_d1[9]_i_1 
       (.I0(fA40[9]),
        .I1(p_0_in),
        .I2(fA2_d1[9]),
        .O(fA4[9]));
  FDRE \fA4_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA2_d1[0]),
        .Q(fA4_d1[0]),
        .R(1'b0));
  FDRE \fA4_d1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[10]),
        .Q(fA4_d1[10]),
        .R(1'b0));
  FDRE \fA4_d1_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[11]),
        .Q(fA4_d1[11]),
        .R(1'b0));
  FDRE \fA4_d1_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[12]),
        .Q(fA4_d1[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[12]_i_2 
       (.CI(\fA4_d1_reg[8]_i_2_n_0 ),
        .CO({\fA4_d1_reg[12]_i_2_n_0 ,\fA4_d1_reg[12]_i_2_n_1 ,\fA4_d1_reg[12]_i_2_n_2 ,\fA4_d1_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fA40[12:9]),
        .S({\fA4_d1[12]_i_3_n_0 ,\fA4_d1[12]_i_4_n_0 ,\fA4_d1[12]_i_5_n_0 ,\fA4_d1[12]_i_6_n_0 }));
  FDRE \fA4_d1_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[13]),
        .Q(fA4_d1[13]),
        .R(1'b0));
  FDRE \fA4_d1_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[14]),
        .Q(fA4_d1[14]),
        .R(1'b0));
  FDRE \fA4_d1_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[15]),
        .Q(fA4_d1[15]),
        .R(1'b0));
  FDRE \fA4_d1_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[16]),
        .Q(fA4_d1[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[16]_i_2 
       (.CI(\fA4_d1_reg[12]_i_2_n_0 ),
        .CO({\fA4_d1_reg[16]_i_2_n_0 ,\fA4_d1_reg[16]_i_2_n_1 ,\fA4_d1_reg[16]_i_2_n_2 ,\fA4_d1_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fA40[16:13]),
        .S({\fA4_d1[16]_i_3_n_0 ,\fA4_d1[16]_i_4_n_0 ,\fA4_d1[16]_i_5_n_0 ,\fA4_d1[16]_i_6_n_0 }));
  FDRE \fA4_d1_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[17]),
        .Q(fA4_d1[17]),
        .R(1'b0));
  FDRE \fA4_d1_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[18]),
        .Q(fA4_d1[18]),
        .R(1'b0));
  FDRE \fA4_d1_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[19]),
        .Q(fA4_d1[19]),
        .R(1'b0));
  FDRE \fA4_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[1]),
        .Q(fA4_d1[1]),
        .R(1'b0));
  FDRE \fA4_d1_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[20]),
        .Q(fA4_d1[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[20]_i_2 
       (.CI(\fA4_d1_reg[16]_i_2_n_0 ),
        .CO({\fA4_d1_reg[20]_i_2_n_0 ,\fA4_d1_reg[20]_i_2_n_1 ,\fA4_d1_reg[20]_i_2_n_2 ,\fA4_d1_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fA40[20:17]),
        .S({\fA4_d1[20]_i_3_n_0 ,\fA4_d1[20]_i_4_n_0 ,\fA4_d1[20]_i_5_n_0 ,\fA4_d1[20]_i_6_n_0 }));
  FDRE \fA4_d1_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[21]),
        .Q(fA4_d1[21]),
        .R(1'b0));
  FDRE \fA4_d1_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[22]),
        .Q(fA4_d1[22]),
        .R(1'b0));
  FDRE \fA4_d1_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[23]),
        .Q(Q),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[23]_i_2 
       (.CI(\fA4_d1_reg[20]_i_2_n_0 ),
        .CO({\NLW_fA4_d1_reg[23]_i_2_CO_UNCONNECTED [3:2],\fA4_d1_reg[23]_i_2_n_2 ,\fA4_d1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fA4_d1_reg[23]_i_2_O_UNCONNECTED [3],fA40[23:21]}),
        .S({1'b0,\fA4_d1[23]_i_3_n_0 ,\fA4_d1[23]_i_4_n_0 ,\fA4_d1[23]_i_5_n_0 }));
  FDRE \fA4_d1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[2]),
        .Q(fA4_d1[2]),
        .R(1'b0));
  FDRE \fA4_d1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[3]),
        .Q(fA4_d1[3]),
        .R(1'b0));
  FDRE \fA4_d1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[4]),
        .Q(fA4_d1[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\fA4_d1_reg[4]_i_2_n_0 ,\fA4_d1_reg[4]_i_2_n_1 ,\fA4_d1_reg[4]_i_2_n_2 ,\fA4_d1_reg[4]_i_2_n_3 }),
        .CYINIT(\fA4_d1[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fA40[4:1]),
        .S({\fA4_d1[4]_i_4_n_0 ,\fA4_d1[4]_i_5_n_0 ,\fA4_d1[4]_i_6_n_0 ,\fA4_d1[4]_i_7_n_0 }));
  FDRE \fA4_d1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[5]),
        .Q(fA4_d1[5]),
        .R(1'b0));
  FDRE \fA4_d1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[6]),
        .Q(fA4_d1[6]),
        .R(1'b0));
  FDRE \fA4_d1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[7]),
        .Q(fA4_d1[7]),
        .R(1'b0));
  FDRE \fA4_d1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[8]),
        .Q(fA4_d1[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fA4_d1_reg[8]_i_2 
       (.CI(\fA4_d1_reg[4]_i_2_n_0 ),
        .CO({\fA4_d1_reg[8]_i_2_n_0 ,\fA4_d1_reg[8]_i_2_n_1 ,\fA4_d1_reg[8]_i_2_n_2 ,\fA4_d1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fA40[8:5]),
        .S({\fA4_d1[8]_i_3_n_0 ,\fA4_d1[8]_i_4_n_0 ,\fA4_d1[8]_i_5_n_0 ,\fA4_d1[8]_i_6_n_0 }));
  FDRE \fA4_d1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(fA4[9]),
        .Q(fA4_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[0]_i_1 
       (.I0(fA4_d1[0]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[10]_i_1 
       (.I0(fA4_d1[10]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[11]_i_1 
       (.I0(fA4_d1[11]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[12]_i_1 
       (.I0(fA4_d1[12]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[13]_i_1 
       (.I0(fA4_d1[13]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[14]_i_1 
       (.I0(fA4_d1[14]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[15]_i_1 
       (.I0(fA4_d1[15]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[16]_i_1 
       (.I0(fA4_d1[16]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[17]_i_1 
       (.I0(fA4_d1[17]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[18]_i_1 
       (.I0(fA4_d1[18]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[19]_i_1 
       (.I0(fA4_d1[19]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[1]_i_1 
       (.I0(fA4_d1[1]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[20]_i_1 
       (.I0(fA4_d1[20]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[21]_i_1 
       (.I0(fA4_d1[21]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00004440)) 
    \local_storage[22]_i_1 
       (.I0(local_set),
        .I1(dly_trigger_store),
        .I2(overFl0_d2),
        .I3(overFl1_d1),
        .I4(p_0_in0),
        .O(local_set_reg));
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[22]_i_3 
       (.I0(fA4_d1[22]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \local_storage[23]_i_2 
       (.I0(overFl0_d2),
        .I1(overFl1_d1),
        .O(eTest));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[2]_i_1 
       (.I0(fA4_d1[2]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[3]_i_1 
       (.I0(fA4_d1[3]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[4]_i_1 
       (.I0(fA4_d1[4]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[5]_i_1 
       (.I0(fA4_d1[5]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[6]_i_1 
       (.I0(fA4_d1[6]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[7]_i_1 
       (.I0(fA4_d1[7]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[8]_i_1 
       (.I0(fA4_d1[8]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \local_storage[9]_i_1 
       (.I0(fA4_d1[9]),
        .I1(overFl1_d1),
        .I2(overFl0_d2),
        .O(\fA4_d1_reg[9]_0 ));
  FDRE overFl0_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(overFl0_d1_reg_0),
        .Q(overFl0_d1),
        .R(1'b0));
  FDRE overFl0_d2_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(overFl0_d1),
        .Q(overFl0_d2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    overFl1_d1_i_1
       (.I0(overFl1_d1_i_2_n_0),
        .I1(overFl1_d1_i_3_n_0),
        .I2(overFl1_d1_i_4_n_0),
        .I3(overFl1_d1_i_5_n_0),
        .I4(overFl1_d1_i_6_n_0),
        .O(overFl1));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    overFl1_d1_i_2
       (.I0(fA40[1]),
        .I1(fA40[4]),
        .I2(fA40[5]),
        .I3(fA40[3]),
        .I4(overFl1_d1_i_7_n_0),
        .I5(fA40[2]),
        .O(overFl1_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    overFl1_d1_i_3
       (.I0(fA40[16]),
        .I1(fA40[19]),
        .I2(fA40[20]),
        .I3(fA40[18]),
        .I4(overFl1_d1_i_7_n_0),
        .I5(fA40[17]),
        .O(overFl1_d1_i_3_n_0));
  LUT6 #(
    .INIT(64'h00F0FFF000F0EEF0)) 
    overFl1_d1_i_4
       (.I0(fA40[22]),
        .I1(fA40[21]),
        .I2(fA2_d1[23]),
        .I3(p_0_in),
        .I4(fA40[23]),
        .I5(fA2_d1[0]),
        .O(overFl1_d1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    overFl1_d1_i_5
       (.I0(fA40[11]),
        .I1(fA40[14]),
        .I2(fA40[15]),
        .I3(fA40[13]),
        .I4(overFl1_d1_i_7_n_0),
        .I5(fA40[12]),
        .O(overFl1_d1_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    overFl1_d1_i_6
       (.I0(fA40[6]),
        .I1(fA40[9]),
        .I2(fA40[10]),
        .I3(fA40[8]),
        .I4(overFl1_d1_i_7_n_0),
        .I5(fA40[7]),
        .O(overFl1_d1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    overFl1_d1_i_7
       (.I0(p_0_in),
        .I1(fA40[23]),
        .O(overFl1_d1_i_7_n_0));
  FDRE overFl1_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(overFl1),
        .Q(overFl1_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fp_prod_flopoco_f250" *) 
module design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250
   (D,
    sys_clk,
    X,
    i2s_to_fp,
    convertedExponentAfterRounding);
  output [33:0]D;
  input sys_clk;
  input [21:0]X;
  input [2:0]i2s_to_fp;
  input [7:0]convertedExponentAfterRounding;

  wire Cin;
  wire [33:0]D;
  wire RoundingAdder_n_31;
  wire RoundingAdder_n_32;
  wire [21:0]X;
  wire [7:0]convertedExponentAfterRounding;
  wire [1:0]exc_d1;
  wire [2:0]i2s_to_fp;
  wire [47:23]sigProd;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17 RoundingAdder
       (.Cin(Cin),
        .D(D[30:0]),
        .O(RoundingAdder_n_31),
        .\X_1_d1_reg[31]_0 (RoundingAdder_n_32),
        .convertedExponentAfterRounding(convertedExponentAfterRounding),
        .sigProd(sigProd),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5 SignificandMultiplication
       (.Cin(Cin),
        .Mint(sigProd),
        .X(X));
  FDRE \exc_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(i2s_to_fp[1]),
        .Q(exc_d1[0]),
        .R(1'b0));
  FDRE \exc_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(i2s_to_fp[2]),
        .Q(exc_d1[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF010)) 
    \local_storage[32]_i_1 
       (.I0(RoundingAdder_n_32),
        .I1(RoundingAdder_n_31),
        .I2(exc_d1[0]),
        .I3(exc_d1[1]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \local_storage[33]_i_2 
       (.I0(RoundingAdder_n_31),
        .I1(exc_d1[1]),
        .I2(exc_d1[0]),
        .I3(RoundingAdder_n_32),
        .O(D[33]));
  FDRE sign_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(i2s_to_fp[0]),
        .Q(D[31]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fp_prod_flopoco_f250" *) 
module design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3
   (sign_d1_reg_0,
    O,
    \X_1_d1_reg[31] ,
    \X_1_d1_reg[27] ,
    \fA2_d1[14]_i_7 ,
    \X_1_d1_reg[27]_0 ,
    \X_1_d1_reg[27]_1 ,
    \X_1_d1_reg[27]_2 ,
    \X_1_d1_reg[27]_3 ,
    \X_1_d1_reg[27]_4 ,
    \X_1_d1_reg[27]_5 ,
    \X_1_d1_reg[27]_6 ,
    \X_1_d1_reg[23] ,
    \X_1_d1_reg[27]_7 ,
    sys_clk,
    is_stored,
    Mint,
    \exc_d1_reg[1]_0 ,
    D);
  output sign_d1_reg_0;
  output [0:0]O;
  output \X_1_d1_reg[31] ;
  output [3:0]\X_1_d1_reg[27] ;
  output [14:0]\fA2_d1[14]_i_7 ;
  output \X_1_d1_reg[27]_0 ;
  output \X_1_d1_reg[27]_1 ;
  output \X_1_d1_reg[27]_2 ;
  output \X_1_d1_reg[27]_3 ;
  output \X_1_d1_reg[27]_4 ;
  output \X_1_d1_reg[27]_5 ;
  output \X_1_d1_reg[27]_6 ;
  output \X_1_d1_reg[23] ;
  output \X_1_d1_reg[27]_7 ;
  input sys_clk;
  input is_stored;
  input [16:0]Mint;
  input [8:0]\exc_d1_reg[1]_0 ;
  input [8:0]D;

  wire Cin;
  wire [8:0]D;
  wire [16:0]Mint;
  wire [0:0]O;
  wire SignificandMultiplication_n_1;
  wire SignificandMultiplication_n_10;
  wire SignificandMultiplication_n_11;
  wire SignificandMultiplication_n_12;
  wire SignificandMultiplication_n_13;
  wire SignificandMultiplication_n_14;
  wire SignificandMultiplication_n_15;
  wire SignificandMultiplication_n_16;
  wire SignificandMultiplication_n_17;
  wire SignificandMultiplication_n_18;
  wire SignificandMultiplication_n_19;
  wire SignificandMultiplication_n_2;
  wire SignificandMultiplication_n_20;
  wire SignificandMultiplication_n_21;
  wire SignificandMultiplication_n_22;
  wire SignificandMultiplication_n_23;
  wire SignificandMultiplication_n_24;
  wire SignificandMultiplication_n_25;
  wire SignificandMultiplication_n_4;
  wire SignificandMultiplication_n_5;
  wire SignificandMultiplication_n_6;
  wire SignificandMultiplication_n_7;
  wire SignificandMultiplication_n_8;
  wire SignificandMultiplication_n_9;
  wire \X_1_d1_reg[23] ;
  wire [3:0]\X_1_d1_reg[27] ;
  wire \X_1_d1_reg[27]_0 ;
  wire \X_1_d1_reg[27]_1 ;
  wire \X_1_d1_reg[27]_2 ;
  wire \X_1_d1_reg[27]_3 ;
  wire \X_1_d1_reg[27]_4 ;
  wire \X_1_d1_reg[27]_5 ;
  wire \X_1_d1_reg[27]_6 ;
  wire \X_1_d1_reg[27]_7 ;
  wire \X_1_d1_reg[31] ;
  wire [8:0]\exc_d1_reg[1]_0 ;
  wire \exc_d1_reg_n_0_[0] ;
  wire \exc_d1_reg_n_0_[1] ;
  wire [14:0]\fA2_d1[14]_i_7 ;
  wire is_stored;
  wire sign_d1_reg_0;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4 RoundingAdder
       (.Cin(Cin),
        .D(D),
        .O({O,SignificandMultiplication_n_4,SignificandMultiplication_n_5}),
        .Q({\exc_d1_reg_n_0_[1] ,\exc_d1_reg_n_0_[0] }),
        .\X_1_d1_reg[13]_0 ({SignificandMultiplication_n_14,SignificandMultiplication_n_15,SignificandMultiplication_n_16,SignificandMultiplication_n_17}),
        .\X_1_d1_reg[17]_0 ({SignificandMultiplication_n_18,SignificandMultiplication_n_19,SignificandMultiplication_n_20,SignificandMultiplication_n_21}),
        .\X_1_d1_reg[1]_0 ({SignificandMultiplication_n_1,SignificandMultiplication_n_2}),
        .\X_1_d1_reg[21]_0 ({SignificandMultiplication_n_22,SignificandMultiplication_n_23,SignificandMultiplication_n_24,SignificandMultiplication_n_25}),
        .\X_1_d1_reg[23]_0 (\X_1_d1_reg[23] ),
        .\X_1_d1_reg[27]_0 (\X_1_d1_reg[27] ),
        .\X_1_d1_reg[27]_1 (\X_1_d1_reg[27]_0 ),
        .\X_1_d1_reg[27]_2 (\X_1_d1_reg[27]_1 ),
        .\X_1_d1_reg[27]_3 (\X_1_d1_reg[27]_2 ),
        .\X_1_d1_reg[27]_4 (\X_1_d1_reg[27]_3 ),
        .\X_1_d1_reg[27]_5 (\X_1_d1_reg[27]_4 ),
        .\X_1_d1_reg[27]_6 (\X_1_d1_reg[27]_5 ),
        .\X_1_d1_reg[27]_7 (\X_1_d1_reg[27]_6 ),
        .\X_1_d1_reg[27]_8 (\X_1_d1_reg[27]_7 ),
        .\X_1_d1_reg[31]_0 (\X_1_d1_reg[31] ),
        .\X_1_d1_reg[5]_0 ({SignificandMultiplication_n_6,SignificandMultiplication_n_7,SignificandMultiplication_n_8,SignificandMultiplication_n_9}),
        .\X_1_d1_reg[9]_0 ({SignificandMultiplication_n_10,SignificandMultiplication_n_11,SignificandMultiplication_n_12,SignificandMultiplication_n_13}),
        .\fA2_d1[14]_i_7_0 (\fA2_d1[14]_i_7 ),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5 SignificandMultiplication
       (.Cin(Cin),
        .Mint({SignificandMultiplication_n_1,SignificandMultiplication_n_2}),
        .Mint_0({SignificandMultiplication_n_6,SignificandMultiplication_n_7,SignificandMultiplication_n_8,SignificandMultiplication_n_9}),
        .Mint_1({SignificandMultiplication_n_10,SignificandMultiplication_n_11,SignificandMultiplication_n_12,SignificandMultiplication_n_13}),
        .Mint_2({SignificandMultiplication_n_14,SignificandMultiplication_n_15,SignificandMultiplication_n_16,SignificandMultiplication_n_17}),
        .Mint_3({SignificandMultiplication_n_18,SignificandMultiplication_n_19,SignificandMultiplication_n_20,SignificandMultiplication_n_21}),
        .Mint_4({SignificandMultiplication_n_22,SignificandMultiplication_n_23,SignificandMultiplication_n_24,SignificandMultiplication_n_25}),
        .Mint_5(Mint),
        .Mint_6(\exc_d1_reg[1]_0 [5:0]),
        .O({O,SignificandMultiplication_n_4,SignificandMultiplication_n_5}),
        .is_stored(is_stored),
        .sys_clk(sys_clk));
  FDRE \exc_d1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\exc_d1_reg[1]_0 [7]),
        .Q(\exc_d1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exc_d1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\exc_d1_reg[1]_0 [8]),
        .Q(\exc_d1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE sign_d1_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(\exc_d1_reg[1]_0 [6]),
        .Q(sign_d1_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpc_to_i2s" *) 
module design_1_audio_interface_wrap_0_0_fpc_to_i2s
   (is_stored,
    in_ready_0_reg,
    is_in_ready_0_reg,
    fpc_to_i2s_0_op_out_valid_0,
    in_ready_0_reg_0,
    DI,
    \out_data_reg[23] ,
    sys_clk,
    local_set_reg,
    \data_count_reg[3] ,
    Q,
    is_stored_reg,
    reset,
    data_count_reg,
    is_out_valid_reg,
    is_out_valid_reg_0,
    E,
    debug_static_delay_out_data);
  output is_stored;
  output in_ready_0_reg;
  output is_in_ready_0_reg;
  output fpc_to_i2s_0_op_out_valid_0;
  output in_ready_0_reg_0;
  output [0:0]DI;
  output [23:0]\out_data_reg[23] ;
  input sys_clk;
  input local_set_reg;
  input \data_count_reg[3] ;
  input [0:0]Q;
  input is_stored_reg;
  input reset;
  input [0:0]data_count_reg;
  input is_out_valid_reg;
  input is_out_valid_reg_0;
  input [0:0]E;
  input [33:0]debug_static_delay_out_data;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]data_count_reg;
  wire \data_count_reg[3] ;
  wire [33:0]debug_static_delay_out_data;
  wire dly_in_ready;
  wire dly_in_valid;
  wire dly_n_3;
  wire dly_trigger_store;
  wire [23:23]fA4_d1;
  wire \fp_to_i2s_convertor/eTest ;
  wire fpc_to_i2s_0_op_out_valid_0;
  wire hsm_n_10;
  wire hsm_n_11;
  wire hsm_n_12;
  wire hsm_n_13;
  wire hsm_n_15;
  wire hsm_n_16;
  wire hsm_n_17;
  wire hsm_n_18;
  wire hsm_n_19;
  wire hsm_n_20;
  wire hsm_n_21;
  wire hsm_n_22;
  wire hsm_n_23;
  wire hsm_n_24;
  wire hsm_n_25;
  wire hsm_n_26;
  wire hsm_n_27;
  wire hsm_n_28;
  wire hsm_n_29;
  wire hsm_n_30;
  wire hsm_n_31;
  wire hsm_n_35;
  wire hsm_n_36;
  wire hsm_n_37;
  wire hsm_n_38;
  wire hsm_n_39;
  wire hsm_n_40;
  wire hsm_n_5;
  wire hsm_n_6;
  wire hsm_n_7;
  wire hsm_n_8;
  wire hsm_n_9;
  wire [33:31]hsm_out_data0;
  wire in_ready_0_reg;
  wire in_ready_0_reg_0;
  wire is_in_ready_0_reg;
  wire is_out_valid16_out;
  wire is_out_valid_reg;
  wire is_out_valid_reg_0;
  wire is_stored;
  wire is_stored_reg;
  wire local_set;
  wire local_set_reg;
  wire out_audio_n_1;
  wire out_audio_n_10;
  wire out_audio_n_11;
  wire out_audio_n_12;
  wire out_audio_n_13;
  wire out_audio_n_14;
  wire out_audio_n_15;
  wire out_audio_n_16;
  wire out_audio_n_17;
  wire out_audio_n_18;
  wire out_audio_n_19;
  wire out_audio_n_2;
  wire out_audio_n_20;
  wire out_audio_n_21;
  wire out_audio_n_22;
  wire out_audio_n_23;
  wire out_audio_n_24;
  wire out_audio_n_25;
  wire out_audio_n_27;
  wire out_audio_n_4;
  wire out_audio_n_5;
  wire out_audio_n_6;
  wire out_audio_n_7;
  wire out_audio_n_8;
  wire out_audio_n_9;
  wire [23:0]\out_data_reg[23] ;
  wire p_0_in0;
  wire reset;
  wire ss_can_store;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_countdown_2 dly
       (.dly_in_ready(dly_in_ready),
        .dly_in_valid(dly_in_valid),
        .dly_trigger_store(dly_trigger_store),
        .is_out_valid16_out(is_out_valid16_out),
        .is_trigger_store_reg_0(local_set_reg),
        .local_set(local_set),
        .local_set_reg(is_out_valid_reg),
        .local_set_reg_0(is_out_valid_reg_0),
        .ss_can_store(ss_can_store),
        .sys_clk(sys_clk),
        .trigger_store_reg_0(dly_n_3));
  design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1 hsm
       (.D({hsm_n_5,hsm_n_6,hsm_n_7,hsm_n_8,hsm_n_9,hsm_n_10,hsm_n_11,hsm_n_12,hsm_n_13}),
        .DI(DI),
        .E(is_stored),
        .O(out_audio_n_27),
        .Q(Q),
        .data_count_reg(data_count_reg),
        .\data_count_reg[3] (\data_count_reg[3] ),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .dly_in_ready(dly_in_ready),
        .dly_in_valid(dly_in_valid),
        .in_ready_0_reg_0(in_ready_0_reg),
        .in_ready_0_reg_1(in_ready_0_reg_0),
        .is_in_ready_0_reg_0(is_in_ready_0_reg),
        .is_stored_reg_0(is_stored_reg),
        .\out_data_reg[33]_0 ({hsm_out_data0,hsm_n_35,hsm_n_36,hsm_n_37,hsm_n_38,hsm_n_39,hsm_n_40}),
        .reset(reset),
        .sys_clk(sys_clk),
        .\temp_data_reg[16]_0 ({hsm_n_15,hsm_n_16,hsm_n_17,hsm_n_18,hsm_n_19,hsm_n_20,hsm_n_21,hsm_n_22,hsm_n_23,hsm_n_24,hsm_n_25,hsm_n_26,hsm_n_27,hsm_n_28,hsm_n_29,hsm_n_30,hsm_n_31}),
        .\temp_data_reg[33]_0 (E));
  design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup out_audio
       (.D({hsm_n_5,hsm_n_6,hsm_n_7,hsm_n_8,hsm_n_9,hsm_n_10,hsm_n_11,hsm_n_12,hsm_n_13}),
        .Mint({hsm_n_15,hsm_n_16,hsm_n_17,hsm_n_18,hsm_n_19,hsm_n_20,hsm_n_21,hsm_n_22,hsm_n_23,hsm_n_24,hsm_n_25,hsm_n_26,hsm_n_27,hsm_n_28,hsm_n_29,hsm_n_30,hsm_n_31}),
        .O(out_audio_n_27),
        .Q(fA4_d1),
        .dly_trigger_store(dly_trigger_store),
        .eTest(\fp_to_i2s_convertor/eTest ),
        .\exc_d1_reg[1] ({hsm_out_data0,hsm_n_35,hsm_n_36,hsm_n_37,hsm_n_38,hsm_n_39,hsm_n_40}),
        .\fA4_d1_reg[0] (out_audio_n_2),
        .\fA4_d1_reg[10] (out_audio_n_13),
        .\fA4_d1_reg[11] (out_audio_n_14),
        .\fA4_d1_reg[12] (out_audio_n_15),
        .\fA4_d1_reg[13] (out_audio_n_16),
        .\fA4_d1_reg[14] (out_audio_n_17),
        .\fA4_d1_reg[15] (out_audio_n_18),
        .\fA4_d1_reg[16] (out_audio_n_19),
        .\fA4_d1_reg[17] (out_audio_n_20),
        .\fA4_d1_reg[18] (out_audio_n_21),
        .\fA4_d1_reg[19] (out_audio_n_22),
        .\fA4_d1_reg[1] (out_audio_n_4),
        .\fA4_d1_reg[20] (out_audio_n_23),
        .\fA4_d1_reg[21] (out_audio_n_24),
        .\fA4_d1_reg[22] (out_audio_n_25),
        .\fA4_d1_reg[2] (out_audio_n_5),
        .\fA4_d1_reg[3] (out_audio_n_6),
        .\fA4_d1_reg[4] (out_audio_n_7),
        .\fA4_d1_reg[5] (out_audio_n_8),
        .\fA4_d1_reg[6] (out_audio_n_9),
        .\fA4_d1_reg[7] (out_audio_n_10),
        .\fA4_d1_reg[8] (out_audio_n_11),
        .\fA4_d1_reg[9] (out_audio_n_12),
        .is_stored(is_stored),
        .local_set(local_set),
        .local_set_reg(out_audio_n_1),
        .p_0_in0(p_0_in0),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_store_send__parameterized1 ss
       (.Q(fA4_d1),
        .dly_trigger_store(dly_trigger_store),
        .eTest(\fp_to_i2s_convertor/eTest ),
        .fpc_to_i2s_0_op_out_valid_0(fpc_to_i2s_0_op_out_valid_0),
        .is_out_valid16_out(is_out_valid16_out),
        .is_out_valid_reg_0(is_out_valid_reg_0),
        .is_out_valid_reg_1(is_out_valid_reg),
        .local_set(local_set),
        .local_set_reg_0(local_set_reg),
        .local_set_reg_1(dly_n_3),
        .\local_storage_reg[0]_0 (out_audio_n_1),
        .\local_storage_reg[0]_1 (out_audio_n_2),
        .\local_storage_reg[10]_0 (out_audio_n_13),
        .\local_storage_reg[11]_0 (out_audio_n_14),
        .\local_storage_reg[12]_0 (out_audio_n_15),
        .\local_storage_reg[13]_0 (out_audio_n_16),
        .\local_storage_reg[14]_0 (out_audio_n_17),
        .\local_storage_reg[15]_0 (out_audio_n_18),
        .\local_storage_reg[16]_0 (out_audio_n_19),
        .\local_storage_reg[17]_0 (out_audio_n_20),
        .\local_storage_reg[18]_0 (out_audio_n_21),
        .\local_storage_reg[19]_0 (out_audio_n_22),
        .\local_storage_reg[1]_0 (out_audio_n_4),
        .\local_storage_reg[20]_0 (out_audio_n_23),
        .\local_storage_reg[21]_0 (out_audio_n_24),
        .\local_storage_reg[22]_0 (out_audio_n_25),
        .\local_storage_reg[2]_0 (out_audio_n_5),
        .\local_storage_reg[3]_0 (out_audio_n_6),
        .\local_storage_reg[4]_0 (out_audio_n_7),
        .\local_storage_reg[5]_0 (out_audio_n_8),
        .\local_storage_reg[6]_0 (out_audio_n_9),
        .\local_storage_reg[7]_0 (out_audio_n_10),
        .\local_storage_reg[8]_0 (out_audio_n_11),
        .\local_storage_reg[9]_0 (out_audio_n_12),
        .\out_data_reg[23]_0 (\out_data_reg[23] ),
        .p_0_in0(p_0_in0),
        .ss_can_store(ss_can_store),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "hs_fifo" *) 
module design_1_audio_interface_wrap_0_0_hs_fifo
   (reset_0,
    m_axi_wvalid,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    \data_count_reg[0] ,
    md_error,
    Q,
    debug_static_delay_out_valid,
    cache_present_reg,
    E,
    m_axi_rready,
    m_axi_bready,
    debug_static_delay_out_data,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_wdata,
    m_axi_wstrb,
    sys_clk,
    DI,
    cache_present_reg_0,
    \data_count_reg[0]_0 ,
    m_axi_rvalid,
    m_axi_wready,
    reset,
    \temp_data_reg[33] ,
    is_stored,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_arready,
    m_axi_rdata,
    cache_fresh_reg,
    \write_segment_reg[0] ,
    debug_static_delay_in_data,
    m_axi_bresp);
  output reset_0;
  output m_axi_wvalid;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output \data_count_reg[0] ;
  output md_error;
  output [0:0]Q;
  output debug_static_delay_out_valid;
  output cache_present_reg;
  output [0:0]E;
  output m_axi_rready;
  output m_axi_bready;
  output [33:0]debug_static_delay_out_data;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sys_clk;
  input [0:0]DI;
  input cache_present_reg_0;
  input \data_count_reg[0]_0 ;
  input m_axi_rvalid;
  input m_axi_wready;
  input reset;
  input \temp_data_reg[33] ;
  input is_stored;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input m_axi_awready;
  input m_axi_arready;
  input [31:0]m_axi_rdata;
  input cache_fresh_reg;
  input \write_segment_reg[0] ;
  input [33:0]debug_static_delay_in_data;
  input [1:0]m_axi_bresp;

  wire [0:0]DI;
  wire [0:0]E;
  wire \I_CMD_STATUS_MODULE/sig_cmd_empty_reg ;
  wire \I_CMD_STATUS_MODULE/sig_push_cmd_reg ;
  wire [0:0]Q;
  wire [2:0]axiFSM_currentState;
  wire \axi_master_burst_real.axi_master_burst_0_n_12 ;
  wire \axi_master_burst_real.axi_master_burst_0_n_13 ;
  wire bus2ip_mst_cmdack;
  wire bus2ip_mst_cmplt;
  wire [31:0]bus2ip_mstrd_d;
  wire cache_fresh_reg;
  wire cache_present_reg;
  wire cache_present_reg_0;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire [33:0]debug_static_delay_in_data;
  wire [33:0]debug_static_delay_out_data;
  wire debug_static_delay_out_valid;
  wire \gen_fifo_n.DUT_n_10 ;
  wire \gen_fifo_n.DUT_n_100 ;
  wire \gen_fifo_n.DUT_n_101 ;
  wire \gen_fifo_n.DUT_n_102 ;
  wire \gen_fifo_n.DUT_n_103 ;
  wire \gen_fifo_n.DUT_n_104 ;
  wire \gen_fifo_n.DUT_n_105 ;
  wire \gen_fifo_n.DUT_n_106 ;
  wire \gen_fifo_n.DUT_n_107 ;
  wire \gen_fifo_n.DUT_n_108 ;
  wire \gen_fifo_n.DUT_n_109 ;
  wire \gen_fifo_n.DUT_n_11 ;
  wire \gen_fifo_n.DUT_n_110 ;
  wire \gen_fifo_n.DUT_n_111 ;
  wire \gen_fifo_n.DUT_n_112 ;
  wire \gen_fifo_n.DUT_n_113 ;
  wire \gen_fifo_n.DUT_n_114 ;
  wire \gen_fifo_n.DUT_n_115 ;
  wire \gen_fifo_n.DUT_n_116 ;
  wire \gen_fifo_n.DUT_n_117 ;
  wire \gen_fifo_n.DUT_n_118 ;
  wire \gen_fifo_n.DUT_n_119 ;
  wire \gen_fifo_n.DUT_n_12 ;
  wire \gen_fifo_n.DUT_n_120 ;
  wire \gen_fifo_n.DUT_n_121 ;
  wire \gen_fifo_n.DUT_n_122 ;
  wire \gen_fifo_n.DUT_n_123 ;
  wire \gen_fifo_n.DUT_n_124 ;
  wire \gen_fifo_n.DUT_n_125 ;
  wire \gen_fifo_n.DUT_n_126 ;
  wire \gen_fifo_n.DUT_n_127 ;
  wire \gen_fifo_n.DUT_n_128 ;
  wire \gen_fifo_n.DUT_n_129 ;
  wire \gen_fifo_n.DUT_n_13 ;
  wire \gen_fifo_n.DUT_n_130 ;
  wire \gen_fifo_n.DUT_n_131 ;
  wire \gen_fifo_n.DUT_n_132 ;
  wire \gen_fifo_n.DUT_n_133 ;
  wire \gen_fifo_n.DUT_n_14 ;
  wire \gen_fifo_n.DUT_n_15 ;
  wire \gen_fifo_n.DUT_n_16 ;
  wire \gen_fifo_n.DUT_n_17 ;
  wire \gen_fifo_n.DUT_n_18 ;
  wire \gen_fifo_n.DUT_n_19 ;
  wire \gen_fifo_n.DUT_n_20 ;
  wire \gen_fifo_n.DUT_n_21 ;
  wire \gen_fifo_n.DUT_n_22 ;
  wire \gen_fifo_n.DUT_n_23 ;
  wire \gen_fifo_n.DUT_n_24 ;
  wire \gen_fifo_n.DUT_n_25 ;
  wire \gen_fifo_n.DUT_n_26 ;
  wire \gen_fifo_n.DUT_n_27 ;
  wire \gen_fifo_n.DUT_n_28 ;
  wire \gen_fifo_n.DUT_n_29 ;
  wire \gen_fifo_n.DUT_n_30 ;
  wire \gen_fifo_n.DUT_n_31 ;
  wire \gen_fifo_n.DUT_n_32 ;
  wire \gen_fifo_n.DUT_n_33 ;
  wire \gen_fifo_n.DUT_n_34 ;
  wire \gen_fifo_n.DUT_n_35 ;
  wire \gen_fifo_n.DUT_n_36 ;
  wire \gen_fifo_n.DUT_n_37 ;
  wire \gen_fifo_n.DUT_n_44 ;
  wire \gen_fifo_n.DUT_n_45 ;
  wire \gen_fifo_n.DUT_n_46 ;
  wire \gen_fifo_n.DUT_n_47 ;
  wire \gen_fifo_n.DUT_n_48 ;
  wire \gen_fifo_n.DUT_n_49 ;
  wire \gen_fifo_n.DUT_n_50 ;
  wire \gen_fifo_n.DUT_n_51 ;
  wire \gen_fifo_n.DUT_n_52 ;
  wire \gen_fifo_n.DUT_n_53 ;
  wire \gen_fifo_n.DUT_n_54 ;
  wire \gen_fifo_n.DUT_n_55 ;
  wire \gen_fifo_n.DUT_n_56 ;
  wire \gen_fifo_n.DUT_n_57 ;
  wire \gen_fifo_n.DUT_n_58 ;
  wire \gen_fifo_n.DUT_n_59 ;
  wire \gen_fifo_n.DUT_n_60 ;
  wire \gen_fifo_n.DUT_n_61 ;
  wire \gen_fifo_n.DUT_n_62 ;
  wire \gen_fifo_n.DUT_n_63 ;
  wire \gen_fifo_n.DUT_n_64 ;
  wire \gen_fifo_n.DUT_n_65 ;
  wire \gen_fifo_n.DUT_n_66 ;
  wire \gen_fifo_n.DUT_n_67 ;
  wire \gen_fifo_n.DUT_n_68 ;
  wire \gen_fifo_n.DUT_n_69 ;
  wire \gen_fifo_n.DUT_n_7 ;
  wire \gen_fifo_n.DUT_n_70 ;
  wire \gen_fifo_n.DUT_n_71 ;
  wire \gen_fifo_n.DUT_n_72 ;
  wire \gen_fifo_n.DUT_n_74 ;
  wire \gen_fifo_n.DUT_n_75 ;
  wire \gen_fifo_n.DUT_n_76 ;
  wire \gen_fifo_n.DUT_n_77 ;
  wire \gen_fifo_n.DUT_n_78 ;
  wire \gen_fifo_n.DUT_n_79 ;
  wire \gen_fifo_n.DUT_n_8 ;
  wire \gen_fifo_n.DUT_n_80 ;
  wire \gen_fifo_n.DUT_n_81 ;
  wire \gen_fifo_n.DUT_n_82 ;
  wire \gen_fifo_n.DUT_n_83 ;
  wire \gen_fifo_n.DUT_n_84 ;
  wire \gen_fifo_n.DUT_n_85 ;
  wire \gen_fifo_n.DUT_n_86 ;
  wire \gen_fifo_n.DUT_n_87 ;
  wire \gen_fifo_n.DUT_n_88 ;
  wire \gen_fifo_n.DUT_n_89 ;
  wire \gen_fifo_n.DUT_n_9 ;
  wire \gen_fifo_n.DUT_n_90 ;
  wire \gen_fifo_n.DUT_n_91 ;
  wire \gen_fifo_n.DUT_n_92 ;
  wire \gen_fifo_n.DUT_n_93 ;
  wire \gen_fifo_n.DUT_n_94 ;
  wire \gen_fifo_n.DUT_n_95 ;
  wire \gen_fifo_n.DUT_n_96 ;
  wire \gen_fifo_n.DUT_n_97 ;
  wire \gen_fifo_n.DUT_n_98 ;
  wire \gen_fifo_n.DUT_n_99 ;
  wire \i_/i_/i___150_carry__0_n_0 ;
  wire \i_/i_/i___150_carry__0_n_1 ;
  wire \i_/i_/i___150_carry__0_n_2 ;
  wire \i_/i_/i___150_carry__0_n_3 ;
  wire \i_/i_/i___150_carry__0_n_4 ;
  wire \i_/i_/i___150_carry__0_n_5 ;
  wire \i_/i_/i___150_carry__0_n_6 ;
  wire \i_/i_/i___150_carry__0_n_7 ;
  wire \i_/i_/i___150_carry__1_n_0 ;
  wire \i_/i_/i___150_carry__1_n_1 ;
  wire \i_/i_/i___150_carry__1_n_2 ;
  wire \i_/i_/i___150_carry__1_n_3 ;
  wire \i_/i_/i___150_carry__1_n_4 ;
  wire \i_/i_/i___150_carry__1_n_5 ;
  wire \i_/i_/i___150_carry__1_n_6 ;
  wire \i_/i_/i___150_carry__1_n_7 ;
  wire \i_/i_/i___150_carry__2_n_0 ;
  wire \i_/i_/i___150_carry__2_n_1 ;
  wire \i_/i_/i___150_carry__2_n_2 ;
  wire \i_/i_/i___150_carry__2_n_3 ;
  wire \i_/i_/i___150_carry__2_n_4 ;
  wire \i_/i_/i___150_carry__2_n_5 ;
  wire \i_/i_/i___150_carry__2_n_6 ;
  wire \i_/i_/i___150_carry__2_n_7 ;
  wire \i_/i_/i___150_carry__3_n_0 ;
  wire \i_/i_/i___150_carry__3_n_1 ;
  wire \i_/i_/i___150_carry__3_n_2 ;
  wire \i_/i_/i___150_carry__3_n_3 ;
  wire \i_/i_/i___150_carry__3_n_4 ;
  wire \i_/i_/i___150_carry__3_n_5 ;
  wire \i_/i_/i___150_carry__3_n_6 ;
  wire \i_/i_/i___150_carry__3_n_7 ;
  wire \i_/i_/i___150_carry__4_n_0 ;
  wire \i_/i_/i___150_carry__4_n_1 ;
  wire \i_/i_/i___150_carry__4_n_2 ;
  wire \i_/i_/i___150_carry__4_n_3 ;
  wire \i_/i_/i___150_carry__4_n_4 ;
  wire \i_/i_/i___150_carry__4_n_5 ;
  wire \i_/i_/i___150_carry__4_n_6 ;
  wire \i_/i_/i___150_carry__4_n_7 ;
  wire \i_/i_/i___150_carry__5_n_0 ;
  wire \i_/i_/i___150_carry__5_n_1 ;
  wire \i_/i_/i___150_carry__5_n_2 ;
  wire \i_/i_/i___150_carry__5_n_3 ;
  wire \i_/i_/i___150_carry__5_n_4 ;
  wire \i_/i_/i___150_carry__5_n_5 ;
  wire \i_/i_/i___150_carry__5_n_6 ;
  wire \i_/i_/i___150_carry__5_n_7 ;
  wire \i_/i_/i___150_carry__6_n_3 ;
  wire \i_/i_/i___150_carry__6_n_6 ;
  wire \i_/i_/i___150_carry__6_n_7 ;
  wire \i_/i_/i___150_carry_n_0 ;
  wire \i_/i_/i___150_carry_n_1 ;
  wire \i_/i_/i___150_carry_n_2 ;
  wire \i_/i_/i___150_carry_n_3 ;
  wire \i_/i_/i___150_carry_n_4 ;
  wire \i_/i_/i___150_carry_n_5 ;
  wire \i_/i_/i___150_carry_n_6 ;
  wire \i_/i_/i___91_carry__0_n_0 ;
  wire \i_/i_/i___91_carry__0_n_1 ;
  wire \i_/i_/i___91_carry__0_n_2 ;
  wire \i_/i_/i___91_carry__0_n_3 ;
  wire \i_/i_/i___91_carry__0_n_4 ;
  wire \i_/i_/i___91_carry__0_n_5 ;
  wire \i_/i_/i___91_carry__0_n_6 ;
  wire \i_/i_/i___91_carry__0_n_7 ;
  wire \i_/i_/i___91_carry__1_n_0 ;
  wire \i_/i_/i___91_carry__1_n_1 ;
  wire \i_/i_/i___91_carry__1_n_2 ;
  wire \i_/i_/i___91_carry__1_n_3 ;
  wire \i_/i_/i___91_carry__1_n_4 ;
  wire \i_/i_/i___91_carry__1_n_5 ;
  wire \i_/i_/i___91_carry__1_n_6 ;
  wire \i_/i_/i___91_carry__1_n_7 ;
  wire \i_/i_/i___91_carry__2_n_0 ;
  wire \i_/i_/i___91_carry__2_n_1 ;
  wire \i_/i_/i___91_carry__2_n_2 ;
  wire \i_/i_/i___91_carry__2_n_3 ;
  wire \i_/i_/i___91_carry__2_n_4 ;
  wire \i_/i_/i___91_carry__2_n_5 ;
  wire \i_/i_/i___91_carry__2_n_6 ;
  wire \i_/i_/i___91_carry__2_n_7 ;
  wire \i_/i_/i___91_carry__3_n_0 ;
  wire \i_/i_/i___91_carry__3_n_1 ;
  wire \i_/i_/i___91_carry__3_n_2 ;
  wire \i_/i_/i___91_carry__3_n_3 ;
  wire \i_/i_/i___91_carry__3_n_4 ;
  wire \i_/i_/i___91_carry__3_n_5 ;
  wire \i_/i_/i___91_carry__3_n_6 ;
  wire \i_/i_/i___91_carry__3_n_7 ;
  wire \i_/i_/i___91_carry__4_n_0 ;
  wire \i_/i_/i___91_carry__4_n_1 ;
  wire \i_/i_/i___91_carry__4_n_2 ;
  wire \i_/i_/i___91_carry__4_n_3 ;
  wire \i_/i_/i___91_carry__4_n_4 ;
  wire \i_/i_/i___91_carry__4_n_5 ;
  wire \i_/i_/i___91_carry__4_n_6 ;
  wire \i_/i_/i___91_carry__4_n_7 ;
  wire \i_/i_/i___91_carry__5_n_0 ;
  wire \i_/i_/i___91_carry__5_n_1 ;
  wire \i_/i_/i___91_carry__5_n_2 ;
  wire \i_/i_/i___91_carry__5_n_3 ;
  wire \i_/i_/i___91_carry__5_n_4 ;
  wire \i_/i_/i___91_carry__5_n_5 ;
  wire \i_/i_/i___91_carry__5_n_6 ;
  wire \i_/i_/i___91_carry__5_n_7 ;
  wire \i_/i_/i___91_carry__6_n_3 ;
  wire \i_/i_/i___91_carry__6_n_6 ;
  wire \i_/i_/i___91_carry__6_n_7 ;
  wire \i_/i_/i___91_carry_n_0 ;
  wire \i_/i_/i___91_carry_n_1 ;
  wire \i_/i_/i___91_carry_n_2 ;
  wire \i_/i_/i___91_carry_n_3 ;
  wire \i_/i_/i___91_carry_n_4 ;
  wire \i_/i_/i___91_carry_n_5 ;
  wire \i_/i_/i___91_carry_n_6 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire [31:3]ip2bus_mst_addr;
  wire ip2bus_mst_reset;
  wire ip2bus_mstrd_req;
  wire [31:0]ip2bus_mstwr_d;
  wire ip2bus_mstwr_eof_n;
  wire ip2bus_mstwr_req;
  wire ip2bus_mstwr_src_rdy_n;
  wire is_stored;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire md_error;
  wire reset;
  wire reset_0;
  wire sig_llink2wr_strm_tlast;
  wire sys_clk;
  wire \temp_data_reg[33] ;
  wire \write_segment_reg[0] ;
  wire [0:0]\NLW_i_/i_/i___150_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_i_/i_/i___150_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i___150_carry__6_O_UNCONNECTED ;
  wire [0:0]\NLW_i_/i_/i___91_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_i_/i_/i___91_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i___91_carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i__carry__6_O_UNCONNECTED ;

  design_1_audio_interface_wrap_0_0_axi_master_burst \axi_master_burst_real.axi_master_burst_0 
       (.Q(axiFSM_currentState),
        .bus2ip_mst_cmdack(bus2ip_mst_cmdack),
        .bus2ip_mst_cmplt(bus2ip_mst_cmplt),
        .ip2bus_mst_reset(ip2bus_mst_reset),
        .ip2bus_mstrd_req(ip2bus_mstrd_req),
        .ip2bus_mstwr_eof_n(ip2bus_mstwr_eof_n),
        .ip2bus_mstwr_req(ip2bus_mstwr_req),
        .ip2bus_mstwr_src_rdy_n(ip2bus_mstwr_src_rdy_n),
        .ip2bus_mstwr_src_rdy_n_i_reg(\axi_master_burst_real.axi_master_burst_0_n_12 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .md_error(md_error),
        .reset(reset),
        .sig_cmd_empty_reg(\I_CMD_STATUS_MODULE/sig_cmd_empty_reg ),
        .\sig_cmd_mst_addr_reg[31] (ip2bus_mst_addr),
        .\sig_data_reg_out_reg[31] (bus2ip_mstrd_d),
        .\sig_data_skid_reg_reg[31] (ip2bus_mstwr_d),
        .sig_llink2wr_strm_tlast(sig_llink2wr_strm_tlast),
        .sig_llink_busy_reg(\axi_master_burst_real.axi_master_burst_0_n_13 ),
        .sig_push_cmd_reg(\I_CMD_STATUS_MODULE/sig_push_cmd_reg ),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_axi_fifo_n3 \gen_fifo_n.DUT 
       (.D(bus2ip_mstrd_d),
        .DI({\gen_fifo_n.DUT_n_44 ,\gen_fifo_n.DUT_n_45 ,\gen_fifo_n.DUT_n_46 }),
        .E(E),
        .\FSM_sequential_axiFSM_currentState_reg[2]_0 (axiFSM_currentState),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .Q(Q),
        .S({\gen_fifo_n.DUT_n_7 ,\gen_fifo_n.DUT_n_8 ,\gen_fifo_n.DUT_n_9 }),
        .bus2ip_mst_cmdack(bus2ip_mst_cmdack),
        .bus2ip_mst_cmplt(bus2ip_mst_cmplt),
        .cache_fresh_reg_0(cache_fresh_reg),
        .cache_present_reg_0(cache_present_reg),
        .cache_present_reg_1(cache_present_reg_0),
        .\data_count_reg[0]_0 (\data_count_reg[0] ),
        .\data_count_reg[0]_1 (\data_count_reg[0]_0 ),
        .\data_count_reg[11]_0 ({\gen_fifo_n.DUT_n_26 ,\gen_fifo_n.DUT_n_27 ,\gen_fifo_n.DUT_n_28 ,\gen_fifo_n.DUT_n_29 }),
        .\data_count_reg[11]_1 ({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .\data_count_reg[15]_0 ({\gen_fifo_n.DUT_n_22 ,\gen_fifo_n.DUT_n_23 ,\gen_fifo_n.DUT_n_24 ,\gen_fifo_n.DUT_n_25 }),
        .\data_count_reg[15]_1 ({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .\data_count_reg[19]_0 ({\gen_fifo_n.DUT_n_18 ,\gen_fifo_n.DUT_n_19 ,\gen_fifo_n.DUT_n_20 ,\gen_fifo_n.DUT_n_21 }),
        .\data_count_reg[19]_1 ({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .\data_count_reg[23]_0 ({\gen_fifo_n.DUT_n_14 ,\gen_fifo_n.DUT_n_15 ,\gen_fifo_n.DUT_n_16 ,\gen_fifo_n.DUT_n_17 }),
        .\data_count_reg[23]_1 ({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .\data_count_reg[27]_0 ({\gen_fifo_n.DUT_n_10 ,\gen_fifo_n.DUT_n_11 ,\gen_fifo_n.DUT_n_12 ,\gen_fifo_n.DUT_n_13 }),
        .\data_count_reg[27]_1 ({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .\data_count_reg[30]_0 ({\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .\data_count_reg[3]_0 ({\gen_fifo_n.DUT_n_34 ,\gen_fifo_n.DUT_n_35 ,\gen_fifo_n.DUT_n_36 ,\gen_fifo_n.DUT_n_37 }),
        .\data_count_reg[7]_0 ({\gen_fifo_n.DUT_n_30 ,\gen_fifo_n.DUT_n_31 ,\gen_fifo_n.DUT_n_32 ,\gen_fifo_n.DUT_n_33 }),
        .\data_count_reg[7]_1 ({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .debug_static_delay_out_valid(debug_static_delay_out_valid),
        .\ip2bus_mst_addr_reg[31]_0 (ip2bus_mst_addr),
        .ip2bus_mst_reset(ip2bus_mst_reset),
        .ip2bus_mstrd_req(ip2bus_mstrd_req),
        .\ip2bus_mstwr_d_reg[31]_0 (ip2bus_mstwr_d),
        .ip2bus_mstwr_eof_n(ip2bus_mstwr_eof_n),
        .ip2bus_mstwr_req(ip2bus_mstwr_req),
        .ip2bus_mstwr_src_rdy_n(ip2bus_mstwr_src_rdy_n),
        .ip2bus_mstwr_src_rdy_n_i_reg_0(\axi_master_burst_real.axi_master_burst_0_n_12 ),
        .is_stored(is_stored),
        .out_valid_reg({\gen_fifo_n.DUT_n_47 ,\gen_fifo_n.DUT_n_48 ,\gen_fifo_n.DUT_n_49 ,\gen_fifo_n.DUT_n_50 }),
        .out_valid_reg_0({\gen_fifo_n.DUT_n_51 ,\gen_fifo_n.DUT_n_52 ,\gen_fifo_n.DUT_n_53 ,\gen_fifo_n.DUT_n_54 }),
        .out_valid_reg_1({\gen_fifo_n.DUT_n_55 ,\gen_fifo_n.DUT_n_56 ,\gen_fifo_n.DUT_n_57 ,\gen_fifo_n.DUT_n_58 }),
        .out_valid_reg_2({\gen_fifo_n.DUT_n_59 ,\gen_fifo_n.DUT_n_60 ,\gen_fifo_n.DUT_n_61 ,\gen_fifo_n.DUT_n_62 }),
        .out_valid_reg_3({\gen_fifo_n.DUT_n_63 ,\gen_fifo_n.DUT_n_64 ,\gen_fifo_n.DUT_n_65 ,\gen_fifo_n.DUT_n_66 }),
        .out_valid_reg_4({\gen_fifo_n.DUT_n_67 ,\gen_fifo_n.DUT_n_68 ,\gen_fifo_n.DUT_n_69 ,\gen_fifo_n.DUT_n_70 }),
        .out_valid_reg_5({\gen_fifo_n.DUT_n_71 ,\gen_fifo_n.DUT_n_72 }),
        .\ram_out_reg[33]_0 (\axi_master_burst_real.axi_master_burst_0_n_13 ),
        .\read_address_reg[13]_0 ({\gen_fifo_n.DUT_n_111 ,\gen_fifo_n.DUT_n_112 ,\gen_fifo_n.DUT_n_113 ,\gen_fifo_n.DUT_n_114 }),
        .\read_address_reg[13]_1 (\gen_fifo_n.DUT_n_133 ),
        .\read_address_reg[13]_2 ({\i_/i_/i___150_carry__1_n_4 ,\i_/i_/i___150_carry__1_n_5 ,\i_/i_/i___150_carry__1_n_6 ,\i_/i_/i___150_carry__1_n_7 }),
        .\read_address_reg[17]_0 ({\gen_fifo_n.DUT_n_115 ,\gen_fifo_n.DUT_n_116 ,\gen_fifo_n.DUT_n_117 ,\gen_fifo_n.DUT_n_118 }),
        .\read_address_reg[17]_1 ({\i_/i_/i___150_carry__2_n_4 ,\i_/i_/i___150_carry__2_n_5 ,\i_/i_/i___150_carry__2_n_6 ,\i_/i_/i___150_carry__2_n_7 }),
        .\read_address_reg[21]_0 ({\gen_fifo_n.DUT_n_119 ,\gen_fifo_n.DUT_n_120 ,\gen_fifo_n.DUT_n_121 ,\gen_fifo_n.DUT_n_122 }),
        .\read_address_reg[21]_1 ({\i_/i_/i___150_carry__3_n_4 ,\i_/i_/i___150_carry__3_n_5 ,\i_/i_/i___150_carry__3_n_6 ,\i_/i_/i___150_carry__3_n_7 }),
        .\read_address_reg[25]_0 ({\gen_fifo_n.DUT_n_123 ,\gen_fifo_n.DUT_n_124 ,\gen_fifo_n.DUT_n_125 ,\gen_fifo_n.DUT_n_126 }),
        .\read_address_reg[25]_1 ({\i_/i_/i___150_carry__4_n_4 ,\i_/i_/i___150_carry__4_n_5 ,\i_/i_/i___150_carry__4_n_6 ,\i_/i_/i___150_carry__4_n_7 }),
        .\read_address_reg[29]_0 ({\gen_fifo_n.DUT_n_127 ,\gen_fifo_n.DUT_n_128 ,\gen_fifo_n.DUT_n_129 ,\gen_fifo_n.DUT_n_130 }),
        .\read_address_reg[29]_1 ({\i_/i_/i___150_carry__5_n_4 ,\i_/i_/i___150_carry__5_n_5 ,\i_/i_/i___150_carry__5_n_6 ,\i_/i_/i___150_carry__5_n_7 }),
        .\read_address_reg[31]_0 ({\gen_fifo_n.DUT_n_131 ,\gen_fifo_n.DUT_n_132 }),
        .\read_address_reg[31]_1 ({\i_/i_/i___150_carry__6_n_6 ,\i_/i_/i___150_carry__6_n_7 }),
        .\read_address_reg[5]_0 ({\gen_fifo_n.DUT_n_104 ,\gen_fifo_n.DUT_n_105 ,\gen_fifo_n.DUT_n_106 }),
        .\read_address_reg[5]_1 ({\i_/i_/i___150_carry_n_4 ,\i_/i_/i___150_carry_n_5 ,\i_/i_/i___150_carry_n_6 }),
        .\read_address_reg[9]_0 ({\gen_fifo_n.DUT_n_107 ,\gen_fifo_n.DUT_n_108 ,\gen_fifo_n.DUT_n_109 ,\gen_fifo_n.DUT_n_110 }),
        .\read_address_reg[9]_1 ({\i_/i_/i___150_carry__0_n_4 ,\i_/i_/i___150_carry__0_n_5 ,\i_/i_/i___150_carry__0_n_6 ,\i_/i_/i___150_carry__0_n_7 }),
        .reset(reset),
        .reset_0(reset_0),
        .sig_cmd_empty_reg(\I_CMD_STATUS_MODULE/sig_cmd_empty_reg ),
        .sig_llink2wr_strm_tlast(sig_llink2wr_strm_tlast),
        .sig_push_cmd_reg(\I_CMD_STATUS_MODULE/sig_push_cmd_reg ),
        .sys_clk(sys_clk),
        .\temp_data_reg[33] (\temp_data_reg[33] ),
        .\write_address_reg[13]_0 ({\gen_fifo_n.DUT_n_81 ,\gen_fifo_n.DUT_n_82 ,\gen_fifo_n.DUT_n_83 ,\gen_fifo_n.DUT_n_84 }),
        .\write_address_reg[13]_1 (\gen_fifo_n.DUT_n_103 ),
        .\write_address_reg[13]_2 ({\i_/i_/i___91_carry__1_n_4 ,\i_/i_/i___91_carry__1_n_5 ,\i_/i_/i___91_carry__1_n_6 ,\i_/i_/i___91_carry__1_n_7 }),
        .\write_address_reg[17]_0 ({\gen_fifo_n.DUT_n_85 ,\gen_fifo_n.DUT_n_86 ,\gen_fifo_n.DUT_n_87 ,\gen_fifo_n.DUT_n_88 }),
        .\write_address_reg[17]_1 ({\i_/i_/i___91_carry__2_n_4 ,\i_/i_/i___91_carry__2_n_5 ,\i_/i_/i___91_carry__2_n_6 ,\i_/i_/i___91_carry__2_n_7 }),
        .\write_address_reg[21]_0 ({\gen_fifo_n.DUT_n_89 ,\gen_fifo_n.DUT_n_90 ,\gen_fifo_n.DUT_n_91 ,\gen_fifo_n.DUT_n_92 }),
        .\write_address_reg[21]_1 ({\i_/i_/i___91_carry__3_n_4 ,\i_/i_/i___91_carry__3_n_5 ,\i_/i_/i___91_carry__3_n_6 ,\i_/i_/i___91_carry__3_n_7 }),
        .\write_address_reg[25]_0 ({\gen_fifo_n.DUT_n_93 ,\gen_fifo_n.DUT_n_94 ,\gen_fifo_n.DUT_n_95 ,\gen_fifo_n.DUT_n_96 }),
        .\write_address_reg[25]_1 ({\i_/i_/i___91_carry__4_n_4 ,\i_/i_/i___91_carry__4_n_5 ,\i_/i_/i___91_carry__4_n_6 ,\i_/i_/i___91_carry__4_n_7 }),
        .\write_address_reg[29]_0 ({\gen_fifo_n.DUT_n_97 ,\gen_fifo_n.DUT_n_98 ,\gen_fifo_n.DUT_n_99 ,\gen_fifo_n.DUT_n_100 }),
        .\write_address_reg[29]_1 ({\i_/i_/i___91_carry__5_n_4 ,\i_/i_/i___91_carry__5_n_5 ,\i_/i_/i___91_carry__5_n_6 ,\i_/i_/i___91_carry__5_n_7 }),
        .\write_address_reg[31]_0 ({\gen_fifo_n.DUT_n_101 ,\gen_fifo_n.DUT_n_102 }),
        .\write_address_reg[31]_1 ({\i_/i_/i___91_carry__6_n_6 ,\i_/i_/i___91_carry__6_n_7 }),
        .\write_address_reg[5]_0 ({\gen_fifo_n.DUT_n_74 ,\gen_fifo_n.DUT_n_75 ,\gen_fifo_n.DUT_n_76 }),
        .\write_address_reg[5]_1 ({\i_/i_/i___91_carry_n_4 ,\i_/i_/i___91_carry_n_5 ,\i_/i_/i___91_carry_n_6 }),
        .\write_address_reg[9]_0 ({\gen_fifo_n.DUT_n_77 ,\gen_fifo_n.DUT_n_78 ,\gen_fifo_n.DUT_n_79 ,\gen_fifo_n.DUT_n_80 }),
        .\write_address_reg[9]_1 ({\i_/i_/i___91_carry__0_n_4 ,\i_/i_/i___91_carry__0_n_5 ,\i_/i_/i___91_carry__0_n_6 ,\i_/i_/i___91_carry__0_n_7 }),
        .\write_segment_reg[0]_0 (\write_segment_reg[0] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___150_carry_n_0 ,\i_/i_/i___150_carry_n_1 ,\i_/i_/i___150_carry_n_2 ,\i_/i_/i___150_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_fifo_n.DUT_n_133 ,1'b0}),
        .O({\i_/i_/i___150_carry_n_4 ,\i_/i_/i___150_carry_n_5 ,\i_/i_/i___150_carry_n_6 ,\NLW_i_/i_/i___150_carry_O_UNCONNECTED [0]}),
        .S({\gen_fifo_n.DUT_n_104 ,\gen_fifo_n.DUT_n_105 ,\gen_fifo_n.DUT_n_106 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__0 
       (.CI(\i_/i_/i___150_carry_n_0 ),
        .CO({\i_/i_/i___150_carry__0_n_0 ,\i_/i_/i___150_carry__0_n_1 ,\i_/i_/i___150_carry__0_n_2 ,\i_/i_/i___150_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__0_n_4 ,\i_/i_/i___150_carry__0_n_5 ,\i_/i_/i___150_carry__0_n_6 ,\i_/i_/i___150_carry__0_n_7 }),
        .S({\gen_fifo_n.DUT_n_107 ,\gen_fifo_n.DUT_n_108 ,\gen_fifo_n.DUT_n_109 ,\gen_fifo_n.DUT_n_110 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__1 
       (.CI(\i_/i_/i___150_carry__0_n_0 ),
        .CO({\i_/i_/i___150_carry__1_n_0 ,\i_/i_/i___150_carry__1_n_1 ,\i_/i_/i___150_carry__1_n_2 ,\i_/i_/i___150_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__1_n_4 ,\i_/i_/i___150_carry__1_n_5 ,\i_/i_/i___150_carry__1_n_6 ,\i_/i_/i___150_carry__1_n_7 }),
        .S({\gen_fifo_n.DUT_n_111 ,\gen_fifo_n.DUT_n_112 ,\gen_fifo_n.DUT_n_113 ,\gen_fifo_n.DUT_n_114 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__2 
       (.CI(\i_/i_/i___150_carry__1_n_0 ),
        .CO({\i_/i_/i___150_carry__2_n_0 ,\i_/i_/i___150_carry__2_n_1 ,\i_/i_/i___150_carry__2_n_2 ,\i_/i_/i___150_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__2_n_4 ,\i_/i_/i___150_carry__2_n_5 ,\i_/i_/i___150_carry__2_n_6 ,\i_/i_/i___150_carry__2_n_7 }),
        .S({\gen_fifo_n.DUT_n_115 ,\gen_fifo_n.DUT_n_116 ,\gen_fifo_n.DUT_n_117 ,\gen_fifo_n.DUT_n_118 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__3 
       (.CI(\i_/i_/i___150_carry__2_n_0 ),
        .CO({\i_/i_/i___150_carry__3_n_0 ,\i_/i_/i___150_carry__3_n_1 ,\i_/i_/i___150_carry__3_n_2 ,\i_/i_/i___150_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__3_n_4 ,\i_/i_/i___150_carry__3_n_5 ,\i_/i_/i___150_carry__3_n_6 ,\i_/i_/i___150_carry__3_n_7 }),
        .S({\gen_fifo_n.DUT_n_119 ,\gen_fifo_n.DUT_n_120 ,\gen_fifo_n.DUT_n_121 ,\gen_fifo_n.DUT_n_122 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__4 
       (.CI(\i_/i_/i___150_carry__3_n_0 ),
        .CO({\i_/i_/i___150_carry__4_n_0 ,\i_/i_/i___150_carry__4_n_1 ,\i_/i_/i___150_carry__4_n_2 ,\i_/i_/i___150_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__4_n_4 ,\i_/i_/i___150_carry__4_n_5 ,\i_/i_/i___150_carry__4_n_6 ,\i_/i_/i___150_carry__4_n_7 }),
        .S({\gen_fifo_n.DUT_n_123 ,\gen_fifo_n.DUT_n_124 ,\gen_fifo_n.DUT_n_125 ,\gen_fifo_n.DUT_n_126 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__5 
       (.CI(\i_/i_/i___150_carry__4_n_0 ),
        .CO({\i_/i_/i___150_carry__5_n_0 ,\i_/i_/i___150_carry__5_n_1 ,\i_/i_/i___150_carry__5_n_2 ,\i_/i_/i___150_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___150_carry__5_n_4 ,\i_/i_/i___150_carry__5_n_5 ,\i_/i_/i___150_carry__5_n_6 ,\i_/i_/i___150_carry__5_n_7 }),
        .S({\gen_fifo_n.DUT_n_127 ,\gen_fifo_n.DUT_n_128 ,\gen_fifo_n.DUT_n_129 ,\gen_fifo_n.DUT_n_130 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___150_carry__6 
       (.CI(\i_/i_/i___150_carry__5_n_0 ),
        .CO({\NLW_i_/i_/i___150_carry__6_CO_UNCONNECTED [3:1],\i_/i_/i___150_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___150_carry__6_O_UNCONNECTED [3:2],\i_/i_/i___150_carry__6_n_6 ,\i_/i_/i___150_carry__6_n_7 }),
        .S({1'b0,1'b0,\gen_fifo_n.DUT_n_131 ,\gen_fifo_n.DUT_n_132 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___91_carry_n_0 ,\i_/i_/i___91_carry_n_1 ,\i_/i_/i___91_carry_n_2 ,\i_/i_/i___91_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_fifo_n.DUT_n_103 ,1'b0}),
        .O({\i_/i_/i___91_carry_n_4 ,\i_/i_/i___91_carry_n_5 ,\i_/i_/i___91_carry_n_6 ,\NLW_i_/i_/i___91_carry_O_UNCONNECTED [0]}),
        .S({\gen_fifo_n.DUT_n_74 ,\gen_fifo_n.DUT_n_75 ,\gen_fifo_n.DUT_n_76 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__0 
       (.CI(\i_/i_/i___91_carry_n_0 ),
        .CO({\i_/i_/i___91_carry__0_n_0 ,\i_/i_/i___91_carry__0_n_1 ,\i_/i_/i___91_carry__0_n_2 ,\i_/i_/i___91_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__0_n_4 ,\i_/i_/i___91_carry__0_n_5 ,\i_/i_/i___91_carry__0_n_6 ,\i_/i_/i___91_carry__0_n_7 }),
        .S({\gen_fifo_n.DUT_n_77 ,\gen_fifo_n.DUT_n_78 ,\gen_fifo_n.DUT_n_79 ,\gen_fifo_n.DUT_n_80 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__1 
       (.CI(\i_/i_/i___91_carry__0_n_0 ),
        .CO({\i_/i_/i___91_carry__1_n_0 ,\i_/i_/i___91_carry__1_n_1 ,\i_/i_/i___91_carry__1_n_2 ,\i_/i_/i___91_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__1_n_4 ,\i_/i_/i___91_carry__1_n_5 ,\i_/i_/i___91_carry__1_n_6 ,\i_/i_/i___91_carry__1_n_7 }),
        .S({\gen_fifo_n.DUT_n_81 ,\gen_fifo_n.DUT_n_82 ,\gen_fifo_n.DUT_n_83 ,\gen_fifo_n.DUT_n_84 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__2 
       (.CI(\i_/i_/i___91_carry__1_n_0 ),
        .CO({\i_/i_/i___91_carry__2_n_0 ,\i_/i_/i___91_carry__2_n_1 ,\i_/i_/i___91_carry__2_n_2 ,\i_/i_/i___91_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__2_n_4 ,\i_/i_/i___91_carry__2_n_5 ,\i_/i_/i___91_carry__2_n_6 ,\i_/i_/i___91_carry__2_n_7 }),
        .S({\gen_fifo_n.DUT_n_85 ,\gen_fifo_n.DUT_n_86 ,\gen_fifo_n.DUT_n_87 ,\gen_fifo_n.DUT_n_88 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__3 
       (.CI(\i_/i_/i___91_carry__2_n_0 ),
        .CO({\i_/i_/i___91_carry__3_n_0 ,\i_/i_/i___91_carry__3_n_1 ,\i_/i_/i___91_carry__3_n_2 ,\i_/i_/i___91_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__3_n_4 ,\i_/i_/i___91_carry__3_n_5 ,\i_/i_/i___91_carry__3_n_6 ,\i_/i_/i___91_carry__3_n_7 }),
        .S({\gen_fifo_n.DUT_n_89 ,\gen_fifo_n.DUT_n_90 ,\gen_fifo_n.DUT_n_91 ,\gen_fifo_n.DUT_n_92 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__4 
       (.CI(\i_/i_/i___91_carry__3_n_0 ),
        .CO({\i_/i_/i___91_carry__4_n_0 ,\i_/i_/i___91_carry__4_n_1 ,\i_/i_/i___91_carry__4_n_2 ,\i_/i_/i___91_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__4_n_4 ,\i_/i_/i___91_carry__4_n_5 ,\i_/i_/i___91_carry__4_n_6 ,\i_/i_/i___91_carry__4_n_7 }),
        .S({\gen_fifo_n.DUT_n_93 ,\gen_fifo_n.DUT_n_94 ,\gen_fifo_n.DUT_n_95 ,\gen_fifo_n.DUT_n_96 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__5 
       (.CI(\i_/i_/i___91_carry__4_n_0 ),
        .CO({\i_/i_/i___91_carry__5_n_0 ,\i_/i_/i___91_carry__5_n_1 ,\i_/i_/i___91_carry__5_n_2 ,\i_/i_/i___91_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___91_carry__5_n_4 ,\i_/i_/i___91_carry__5_n_5 ,\i_/i_/i___91_carry__5_n_6 ,\i_/i_/i___91_carry__5_n_7 }),
        .S({\gen_fifo_n.DUT_n_97 ,\gen_fifo_n.DUT_n_98 ,\gen_fifo_n.DUT_n_99 ,\gen_fifo_n.DUT_n_100 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___91_carry__6 
       (.CI(\i_/i_/i___91_carry__5_n_0 ),
        .CO({\NLW_i_/i_/i___91_carry__6_CO_UNCONNECTED [3:1],\i_/i_/i___91_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___91_carry__6_O_UNCONNECTED [3:2],\i_/i_/i___91_carry__6_n_6 ,\i_/i_/i___91_carry__6_n_7 }),
        .S({1'b0,1'b0,\gen_fifo_n.DUT_n_101 ,\gen_fifo_n.DUT_n_102 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_44 ,\gen_fifo_n.DUT_n_45 ,\gen_fifo_n.DUT_n_46 ,DI}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\gen_fifo_n.DUT_n_34 ,\gen_fifo_n.DUT_n_35 ,\gen_fifo_n.DUT_n_36 ,\gen_fifo_n.DUT_n_37 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_47 ,\gen_fifo_n.DUT_n_48 ,\gen_fifo_n.DUT_n_49 ,\gen_fifo_n.DUT_n_50 }),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\gen_fifo_n.DUT_n_30 ,\gen_fifo_n.DUT_n_31 ,\gen_fifo_n.DUT_n_32 ,\gen_fifo_n.DUT_n_33 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_51 ,\gen_fifo_n.DUT_n_52 ,\gen_fifo_n.DUT_n_53 ,\gen_fifo_n.DUT_n_54 }),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\gen_fifo_n.DUT_n_26 ,\gen_fifo_n.DUT_n_27 ,\gen_fifo_n.DUT_n_28 ,\gen_fifo_n.DUT_n_29 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_55 ,\gen_fifo_n.DUT_n_56 ,\gen_fifo_n.DUT_n_57 ,\gen_fifo_n.DUT_n_58 }),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S({\gen_fifo_n.DUT_n_22 ,\gen_fifo_n.DUT_n_23 ,\gen_fifo_n.DUT_n_24 ,\gen_fifo_n.DUT_n_25 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_59 ,\gen_fifo_n.DUT_n_60 ,\gen_fifo_n.DUT_n_61 ,\gen_fifo_n.DUT_n_62 }),
        .O({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S({\gen_fifo_n.DUT_n_18 ,\gen_fifo_n.DUT_n_19 ,\gen_fifo_n.DUT_n_20 ,\gen_fifo_n.DUT_n_21 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_63 ,\gen_fifo_n.DUT_n_64 ,\gen_fifo_n.DUT_n_65 ,\gen_fifo_n.DUT_n_66 }),
        .O({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .S({\gen_fifo_n.DUT_n_14 ,\gen_fifo_n.DUT_n_15 ,\gen_fifo_n.DUT_n_16 ,\gen_fifo_n.DUT_n_17 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_fifo_n.DUT_n_67 ,\gen_fifo_n.DUT_n_68 ,\gen_fifo_n.DUT_n_69 ,\gen_fifo_n.DUT_n_70 }),
        .O({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .S({\gen_fifo_n.DUT_n_10 ,\gen_fifo_n.DUT_n_11 ,\gen_fifo_n.DUT_n_12 ,\gen_fifo_n.DUT_n_13 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3:2],\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_fifo_n.DUT_n_71 ,\gen_fifo_n.DUT_n_72 }),
        .O({\NLW_i_/i_/i__carry__6_O_UNCONNECTED [3],\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .S({1'b0,\gen_fifo_n.DUT_n_7 ,\gen_fifo_n.DUT_n_8 ,\gen_fifo_n.DUT_n_9 }));
endmodule

(* ORIG_REF_NAME = "hs_merger_one" *) 
module design_1_audio_interface_wrap_0_0_hs_merger_one
   (i2s_to_fpc_0_op_in_ready_0,
    dly_in_valid,
    S,
    Q,
    zeroInput,
    \out_data_reg[16]_0 ,
    \out_data_reg[23]_0 ,
    \out_data_reg[20]_0 ,
    \out_data_reg[16]_1 ,
    \out_data_reg[12]_0 ,
    \out_data_reg[8]_0 ,
    \out_data_reg[4]_0 ,
    D,
    \out_data_reg[23]_1 ,
    \out_data_reg[7]_0 ,
    sys_clk,
    input_interface_0_l_valid,
    reset,
    dly_in_ready,
    \temp_data_reg[23]_0 ,
    O,
    CO);
  output i2s_to_fpc_0_op_in_ready_0;
  output dly_in_valid;
  output [1:0]S;
  output [23:0]Q;
  output zeroInput;
  output [3:0]\out_data_reg[16]_0 ;
  output [2:0]\out_data_reg[23]_0 ;
  output [3:0]\out_data_reg[20]_0 ;
  output [3:0]\out_data_reg[16]_1 ;
  output [3:0]\out_data_reg[12]_0 ;
  output [3:0]\out_data_reg[8]_0 ;
  output [3:0]\out_data_reg[4]_0 ;
  output [14:0]D;
  output \out_data_reg[23]_1 ;
  output [7:0]\out_data_reg[7]_0 ;
  input sys_clk;
  input input_interface_0_l_valid;
  input reset;
  input dly_in_ready;
  input [23:0]\temp_data_reg[23]_0 ;
  input [0:0]O;
  input [0:0]CO;

  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]O;
  wire [23:0]Q;
  wire [1:0]S;
  wire dly_in_ready;
  wire dly_in_valid;
  wire i2s_to_fpc_0_op_in_ready_0;
  wire input_interface_0_l_valid;
  wire is_in_ready_0_i_1_n_0;
  wire is_in_ready_0_reg_n_0;
  wire is_stored;
  wire is_stored0;
  wire is_stored_i_1_n_0;
  wire \level3_d1[7]_i_3_n_0 ;
  wire \level3_d1[7]_i_5_n_0 ;
  wire \level3_d1[7]_i_7_n_0 ;
  wire [18:15]level4;
  wire [3:0]\out_data_reg[12]_0 ;
  wire [3:0]\out_data_reg[16]_0 ;
  wire [3:0]\out_data_reg[16]_1 ;
  wire [3:0]\out_data_reg[20]_0 ;
  wire [2:0]\out_data_reg[23]_0 ;
  wire \out_data_reg[23]_1 ;
  wire [3:0]\out_data_reg[4]_0 ;
  wire [7:0]\out_data_reg[7]_0 ;
  wire [3:0]\out_data_reg[8]_0 ;
  wire reset;
  wire sys_clk;
  wire [23:0]temp_data;
  wire [23:0]\temp_data_reg[23]_0 ;
  wire zeroInput;

  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8001)) 
    eqOp_carry__0_i_2
       (.I0(Q[19]),
        .I1(Q[23]),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h8001)) 
    eqOp_carry_i_1
       (.I0(Q[16]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(\out_data_reg[16]_0 [3]));
  LUT4 #(
    .INIT(16'h8001)) 
    eqOp_carry_i_2
       (.I0(Q[13]),
        .I1(Q[23]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\out_data_reg[16]_0 [2]));
  LUT4 #(
    .INIT(16'h8001)) 
    eqOp_carry_i_3
       (.I0(Q[10]),
        .I1(Q[23]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\out_data_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'h8001)) 
    eqOp_carry_i_4
       (.I0(Q[7]),
        .I1(Q[23]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\out_data_reg[16]_0 [0]));
  FDRE in_ready_0_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_in_ready_0_reg_n_0),
        .Q(i2s_to_fpc_0_op_in_ready_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFAF2F2F)) 
    is_in_ready_0_i_1
       (.I0(is_in_ready_0_reg_n_0),
        .I1(input_interface_0_l_valid),
        .I2(reset),
        .I3(dly_in_ready),
        .I4(is_stored),
        .O(is_in_ready_0_i_1_n_0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    is_in_ready_0_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_in_ready_0_i_1_n_0),
        .Q(is_in_ready_0_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00F08080)) 
    is_stored_i_1
       (.I0(is_in_ready_0_reg_n_0),
        .I1(input_interface_0_l_valid),
        .I2(reset),
        .I3(dly_in_ready),
        .I4(is_stored),
        .O(is_stored_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    is_stored_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_stored_i_1_n_0),
        .Q(is_stored),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[10]_i_1 
       (.I0(Q[2]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[10]),
        .I3(CO),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[11]_i_1 
       (.I0(Q[3]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[11]),
        .I3(CO),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[12]_i_1 
       (.I0(Q[4]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[12]),
        .I3(CO),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[13]_i_1 
       (.I0(Q[5]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[13]),
        .I3(CO),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[14]_i_1 
       (.I0(Q[6]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[14]),
        .I3(CO),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[15]_i_1 
       (.I0(Q[7]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[15]),
        .I3(CO),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[16]_i_1 
       (.I0(Q[8]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[0]),
        .I3(CO),
        .I4(Q[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[17]_i_1 
       (.I0(Q[9]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(Q[17]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[18]_i_1 
       (.I0(Q[10]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[2]),
        .I3(CO),
        .I4(Q[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[19]_i_1 
       (.I0(Q[11]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[3]),
        .I3(CO),
        .I4(Q[19]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[1]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[20]_i_1 
       (.I0(Q[12]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[4]),
        .I3(CO),
        .I4(Q[20]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[21]_i_1 
       (.I0(Q[13]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[5]),
        .I3(CO),
        .I4(Q[21]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \level3_d1[22]_i_1 
       (.I0(Q[14]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[6]),
        .I3(CO),
        .I4(Q[22]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[2]_i_1 
       (.I0(Q[2]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[3]_i_1 
       (.I0(Q[3]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[4]_i_1 
       (.I0(Q[4]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[5]_i_1 
       (.I0(Q[5]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[6]_i_1 
       (.I0(Q[6]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h4000010000000000)) 
    \level3_d1[7]_i_1 
       (.I0(\level3_d1[7]_i_3_n_0 ),
        .I1(level4[18]),
        .I2(Q[23]),
        .I3(\level3_d1[7]_i_5_n_0 ),
        .I4(level4[15]),
        .I5(\level3_d1[7]_i_7_n_0 ),
        .O(\out_data_reg[23]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[7]_i_2 
       (.I0(Q[7]),
        .I1(CO),
        .O(\out_data_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    \level3_d1[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[21]),
        .I2(Q[6]),
        .I3(CO),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(\level3_d1[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \level3_d1[7]_i_4 
       (.I0(Q[2]),
        .I1(CO),
        .I2(Q[18]),
        .O(level4[18]));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \level3_d1[7]_i_5 
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(Q[4]),
        .I3(CO),
        .I4(Q[20]),
        .I5(Q[23]),
        .O(\level3_d1[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \level3_d1[7]_i_6 
       (.I0(Q[15]),
        .I1(CO),
        .O(level4[15]));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \level3_d1[7]_i_7 
       (.I0(Q[0]),
        .I1(Q[16]),
        .I2(Q[1]),
        .I3(CO),
        .I4(Q[17]),
        .I5(Q[23]),
        .O(\level3_d1[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[8]_i_1 
       (.I0(Q[0]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[8]),
        .I3(CO),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \level3_d1[9]_i_1 
       (.I0(Q[1]),
        .I1(\out_data_reg[23]_1 ),
        .I2(Q[9]),
        .I3(CO),
        .O(D[1]));
  FDRE \out_data_reg[0] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \out_data_reg[10] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \out_data_reg[11] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \out_data_reg[12] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \out_data_reg[13] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \out_data_reg[14] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \out_data_reg[15] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \out_data_reg[16] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \out_data_reg[17] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \out_data_reg[18] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \out_data_reg[19] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \out_data_reg[1] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \out_data_reg[20] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \out_data_reg[21] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \out_data_reg[22] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \out_data_reg[23] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \out_data_reg[2] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \out_data_reg[3] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \out_data_reg[4] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \out_data_reg[5] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \out_data_reg[6] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \out_data_reg[7] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \out_data_reg[8] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \out_data_reg[9] 
       (.C(sys_clk),
        .CE(is_stored),
        .D(temp_data[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_stored),
        .Q(dly_in_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__0_i_1
       (.I0(Q[8]),
        .O(\out_data_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__0_i_2
       (.I0(Q[7]),
        .O(\out_data_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__0_i_3
       (.I0(Q[6]),
        .O(\out_data_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__0_i_4
       (.I0(Q[5]),
        .O(\out_data_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__1_i_1
       (.I0(Q[12]),
        .O(\out_data_reg[12]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__1_i_2
       (.I0(Q[11]),
        .O(\out_data_reg[12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__1_i_3
       (.I0(Q[10]),
        .O(\out_data_reg[12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__1_i_4
       (.I0(Q[9]),
        .O(\out_data_reg[12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__2_i_1
       (.I0(Q[16]),
        .O(\out_data_reg[16]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__2_i_2
       (.I0(Q[15]),
        .O(\out_data_reg[16]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__2_i_3
       (.I0(Q[14]),
        .O(\out_data_reg[16]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__2_i_4
       (.I0(Q[13]),
        .O(\out_data_reg[16]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__3_i_1
       (.I0(Q[20]),
        .O(\out_data_reg[20]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__3_i_2
       (.I0(Q[19]),
        .O(\out_data_reg[20]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__3_i_3
       (.I0(Q[18]),
        .O(\out_data_reg[20]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__3_i_4
       (.I0(Q[17]),
        .O(\out_data_reg[20]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__4_i_1
       (.I0(Q[23]),
        .O(\out_data_reg[23]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__4_i_2
       (.I0(Q[22]),
        .O(\out_data_reg[23]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry__4_i_3
       (.I0(Q[21]),
        .O(\out_data_reg[23]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1__0
       (.I0(Q[4]),
        .O(\out_data_reg[4]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_2
       (.I0(Q[3]),
        .O(\out_data_reg[4]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_3
       (.I0(Q[2]),
        .O(\out_data_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_4
       (.I0(Q[1]),
        .O(\out_data_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    \temp_data[23]_i_1 
       (.I0(is_in_ready_0_reg_n_0),
        .I1(input_interface_0_l_valid),
        .I2(is_stored),
        .O(is_stored0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[0] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [0]),
        .Q(temp_data[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[10] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [10]),
        .Q(temp_data[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[11] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [11]),
        .Q(temp_data[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[12] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [12]),
        .Q(temp_data[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[13] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [13]),
        .Q(temp_data[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[14] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [14]),
        .Q(temp_data[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[15] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [15]),
        .Q(temp_data[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[16] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [16]),
        .Q(temp_data[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[17] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [17]),
        .Q(temp_data[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[18] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [18]),
        .Q(temp_data[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[19] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [19]),
        .Q(temp_data[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[1] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [1]),
        .Q(temp_data[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[20] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [20]),
        .Q(temp_data[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[21] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [21]),
        .Q(temp_data[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[22] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [22]),
        .Q(temp_data[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[23] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [23]),
        .Q(temp_data[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[2] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [2]),
        .Q(temp_data[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[3] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [3]),
        .Q(temp_data[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[4] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [4]),
        .Q(temp_data[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[5] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [5]),
        .Q(temp_data[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[6] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [6]),
        .Q(temp_data[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[7] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [7]),
        .Q(temp_data[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[8] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [8]),
        .Q(temp_data[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[9] 
       (.C(sys_clk),
        .CE(is_stored0),
        .D(\temp_data_reg[23]_0 [9]),
        .Q(temp_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    zeroInput_d1_i_1
       (.I0(O),
        .I1(Q[23]),
        .O(zeroInput));
endmodule

(* ORIG_REF_NAME = "hs_merger_one" *) 
module design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1
   (in_ready_0_reg_0,
    is_in_ready_0_reg_0,
    dly_in_valid,
    E,
    in_ready_0_reg_1,
    D,
    DI,
    \temp_data_reg[16]_0 ,
    \out_data_reg[33]_0 ,
    sys_clk,
    \data_count_reg[3] ,
    Q,
    O,
    is_stored_reg_0,
    reset,
    dly_in_ready,
    data_count_reg,
    \temp_data_reg[33]_0 ,
    debug_static_delay_out_data);
  output in_ready_0_reg_0;
  output is_in_ready_0_reg_0;
  output dly_in_valid;
  output [0:0]E;
  output in_ready_0_reg_1;
  output [8:0]D;
  output [0:0]DI;
  output [16:0]\temp_data_reg[16]_0 ;
  output [8:0]\out_data_reg[33]_0 ;
  input sys_clk;
  input \data_count_reg[3] ;
  input [0:0]Q;
  input [0:0]O;
  input is_stored_reg_0;
  input reset;
  input dly_in_ready;
  input [0:0]data_count_reg;
  input [0:0]\temp_data_reg[33]_0 ;
  input [33:0]debug_static_delay_out_data;

  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]Q;
  wire \X_1_d1[31]_i_2_n_0 ;
  wire [0:0]data_count_reg;
  wire \data_count_reg[3] ;
  wire [33:0]debug_static_delay_out_data;
  wire dly_in_ready;
  wire dly_in_valid;
  wire in_ready_0_reg_0;
  wire in_ready_0_reg_1;
  wire is_in_ready_0_i_1__0_n_0;
  wire is_in_ready_0_reg_0;
  wire is_stored_i_1__0_n_0;
  wire is_stored_reg_0;
  wire [8:0]\out_data_reg[33]_0 ;
  wire \out_data_reg_n_0_[23] ;
  wire \out_data_reg_n_0_[24] ;
  wire \out_data_reg_n_0_[25] ;
  wire \out_data_reg_n_0_[26] ;
  wire \out_data_reg_n_0_[27] ;
  wire \out_data_reg_n_0_[28] ;
  wire \out_data_reg_n_0_[29] ;
  wire \out_data_reg_n_0_[30] ;
  wire reset;
  wire sys_clk;
  wire [16:0]\temp_data_reg[16]_0 ;
  wire [0:0]\temp_data_reg[33]_0 ;
  wire \temp_data_reg_n_0_[17] ;
  wire \temp_data_reg_n_0_[18] ;
  wire \temp_data_reg_n_0_[19] ;
  wire \temp_data_reg_n_0_[20] ;
  wire \temp_data_reg_n_0_[21] ;
  wire \temp_data_reg_n_0_[22] ;
  wire \temp_data_reg_n_0_[23] ;
  wire \temp_data_reg_n_0_[24] ;
  wire \temp_data_reg_n_0_[25] ;
  wire \temp_data_reg_n_0_[26] ;
  wire \temp_data_reg_n_0_[27] ;
  wire \temp_data_reg_n_0_[28] ;
  wire \temp_data_reg_n_0_[29] ;
  wire \temp_data_reg_n_0_[30] ;
  wire \temp_data_reg_n_0_[31] ;
  wire \temp_data_reg_n_0_[32] ;
  wire \temp_data_reg_n_0_[33] ;

  LUT2 #(
    .INIT(4'h6)) 
    \X_1_d1[23]_i_1__0 
       (.I0(O),
        .I1(\out_data_reg_n_0_[23] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \X_1_d1[24]_i_1__0 
       (.I0(O),
        .I1(\out_data_reg_n_0_[23] ),
        .I2(\out_data_reg_n_0_[24] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEA15)) 
    \X_1_d1[25]_i_1__0 
       (.I0(\out_data_reg_n_0_[24] ),
        .I1(\out_data_reg_n_0_[23] ),
        .I2(O),
        .I3(\out_data_reg_n_0_[25] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \X_1_d1[26]_i_1 
       (.I0(\out_data_reg_n_0_[26] ),
        .I1(\out_data_reg_n_0_[25] ),
        .I2(O),
        .I3(\out_data_reg_n_0_[23] ),
        .I4(\out_data_reg_n_0_[24] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAA99955555555)) 
    \X_1_d1[27]_i_1__0 
       (.I0(\out_data_reg_n_0_[27] ),
        .I1(\out_data_reg_n_0_[25] ),
        .I2(O),
        .I3(\out_data_reg_n_0_[23] ),
        .I4(\out_data_reg_n_0_[24] ),
        .I5(\out_data_reg_n_0_[26] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \X_1_d1[28]_i_1 
       (.I0(\out_data_reg_n_0_[28] ),
        .I1(\out_data_reg_n_0_[27] ),
        .I2(\X_1_d1[31]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \X_1_d1[29]_i_1__0 
       (.I0(\out_data_reg_n_0_[29] ),
        .I1(\out_data_reg_n_0_[27] ),
        .I2(\X_1_d1[31]_i_2_n_0 ),
        .I3(\out_data_reg_n_0_[28] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \X_1_d1[30]_i_1__0 
       (.I0(\out_data_reg_n_0_[30] ),
        .I1(\out_data_reg_n_0_[28] ),
        .I2(\X_1_d1[31]_i_2_n_0 ),
        .I3(\out_data_reg_n_0_[27] ),
        .I4(\out_data_reg_n_0_[29] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \X_1_d1[31]_i_1__0 
       (.I0(\out_data_reg_n_0_[30] ),
        .I1(\out_data_reg_n_0_[28] ),
        .I2(\X_1_d1[31]_i_2_n_0 ),
        .I3(\out_data_reg_n_0_[27] ),
        .I4(\out_data_reg_n_0_[29] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \X_1_d1[31]_i_2 
       (.I0(\out_data_reg_n_0_[26] ),
        .I1(\out_data_reg_n_0_[24] ),
        .I2(\out_data_reg_n_0_[23] ),
        .I3(O),
        .I4(\out_data_reg_n_0_[25] ),
        .O(\X_1_d1[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    cache_fresh_i_2
       (.I0(in_ready_0_reg_0),
        .I1(\data_count_reg[3] ),
        .I2(Q),
        .O(in_ready_0_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    i__carry_i_4
       (.I0(in_ready_0_reg_0),
        .I1(\data_count_reg[3] ),
        .I2(data_count_reg),
        .O(DI));
  FDRE in_ready_0_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_in_ready_0_reg_0),
        .Q(in_ready_0_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF70FFFFF070FFFF)) 
    is_in_ready_0_i_1__0
       (.I0(Q),
        .I1(is_stored_reg_0),
        .I2(is_in_ready_0_reg_0),
        .I3(E),
        .I4(reset),
        .I5(dly_in_ready),
        .O(is_in_ready_0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    is_in_ready_0_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_in_ready_0_i_1__0_n_0),
        .Q(is_in_ready_0_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00800000FF800000)) 
    is_stored_i_1__0
       (.I0(Q),
        .I1(is_stored_reg_0),
        .I2(is_in_ready_0_reg_0),
        .I3(E),
        .I4(reset),
        .I5(dly_in_ready),
        .O(is_stored_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    is_stored_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_stored_i_1__0_n_0),
        .Q(E),
        .R(1'b0));
  FDRE \out_data_reg[17] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[17] ),
        .Q(\out_data_reg[33]_0 [0]),
        .R(1'b0));
  FDRE \out_data_reg[18] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[18] ),
        .Q(\out_data_reg[33]_0 [1]),
        .R(1'b0));
  FDRE \out_data_reg[19] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[19] ),
        .Q(\out_data_reg[33]_0 [2]),
        .R(1'b0));
  FDRE \out_data_reg[20] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[20] ),
        .Q(\out_data_reg[33]_0 [3]),
        .R(1'b0));
  FDRE \out_data_reg[21] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[21] ),
        .Q(\out_data_reg[33]_0 [4]),
        .R(1'b0));
  FDRE \out_data_reg[22] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[22] ),
        .Q(\out_data_reg[33]_0 [5]),
        .R(1'b0));
  FDRE \out_data_reg[23] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[23] ),
        .Q(\out_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \out_data_reg[24] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[24] ),
        .Q(\out_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \out_data_reg[25] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[25] ),
        .Q(\out_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \out_data_reg[26] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[26] ),
        .Q(\out_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \out_data_reg[27] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[27] ),
        .Q(\out_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \out_data_reg[28] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[28] ),
        .Q(\out_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \out_data_reg[29] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[29] ),
        .Q(\out_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \out_data_reg[30] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[30] ),
        .Q(\out_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \out_data_reg[31] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[31] ),
        .Q(\out_data_reg[33]_0 [6]),
        .R(1'b0));
  FDRE \out_data_reg[32] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[32] ),
        .Q(\out_data_reg[33]_0 [7]),
        .R(1'b0));
  FDRE \out_data_reg[33] 
       (.C(sys_clk),
        .CE(E),
        .D(\temp_data_reg_n_0_[33] ),
        .Q(\out_data_reg[33]_0 [8]),
        .R(1'b0));
  FDRE out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(E),
        .Q(dly_in_valid),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[0] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[0]),
        .Q(\temp_data_reg[16]_0 [0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[10] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[10]),
        .Q(\temp_data_reg[16]_0 [10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[11] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[11]),
        .Q(\temp_data_reg[16]_0 [11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[12] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[12]),
        .Q(\temp_data_reg[16]_0 [12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[13] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[13]),
        .Q(\temp_data_reg[16]_0 [13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[14] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[14]),
        .Q(\temp_data_reg[16]_0 [14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[15] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[15]),
        .Q(\temp_data_reg[16]_0 [15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[16] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[16]),
        .Q(\temp_data_reg[16]_0 [16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[17] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[17]),
        .Q(\temp_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[18] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[18]),
        .Q(\temp_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[19] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[19]),
        .Q(\temp_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[1] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[1]),
        .Q(\temp_data_reg[16]_0 [1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[20] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[20]),
        .Q(\temp_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[21] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[21]),
        .Q(\temp_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[22] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[22]),
        .Q(\temp_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[23] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[23]),
        .Q(\temp_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[24] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[24]),
        .Q(\temp_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[25] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[25]),
        .Q(\temp_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[26] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[26]),
        .Q(\temp_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[27] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[27]),
        .Q(\temp_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[28] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[28]),
        .Q(\temp_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[29] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[29]),
        .Q(\temp_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[2] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[2]),
        .Q(\temp_data_reg[16]_0 [2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[30] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[30]),
        .Q(\temp_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[31] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[31]),
        .Q(\temp_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[32] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[32]),
        .Q(\temp_data_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[33] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[33]),
        .Q(\temp_data_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[3] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[3]),
        .Q(\temp_data_reg[16]_0 [3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[4] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[4]),
        .Q(\temp_data_reg[16]_0 [4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[5] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[5]),
        .Q(\temp_data_reg[16]_0 [5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[6] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[6]),
        .Q(\temp_data_reg[16]_0 [6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[7] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[7]),
        .Q(\temp_data_reg[16]_0 [7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[8] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[8]),
        .Q(\temp_data_reg[16]_0 [8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \temp_data_reg[9] 
       (.C(sys_clk),
        .CE(\temp_data_reg[33]_0 ),
        .D(debug_static_delay_out_data[9]),
        .Q(\temp_data_reg[16]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "i2s_to_fpc" *) 
module design_1_audio_interface_wrap_0_0_i2s_to_fpc
   (i2s_to_fpc_0_op_in_ready_0,
    out_valid_reg,
    out_valid_reg_0,
    debug_static_delay_in_data,
    sys_clk,
    local_set_reg,
    Q,
    input_interface_0_l_valid,
    reset,
    \temp_data_reg[23] );
  output i2s_to_fpc_0_op_in_ready_0;
  output out_valid_reg;
  output out_valid_reg_0;
  output [33:0]debug_static_delay_in_data;
  input sys_clk;
  input local_set_reg;
  input [0:0]Q;
  input input_interface_0_l_valid;
  input reset;
  input [23:0]\temp_data_reg[23] ;

  wire [0:0]Q;
  wire [33:0]debug_static_delay_in_data;
  wire dly_in_ready;
  wire dly_in_valid;
  wire dly_n_3;
  wire dly_trigger_store;
  wire hsm_n_10;
  wire hsm_n_11;
  wire hsm_n_12;
  wire hsm_n_13;
  wire hsm_n_14;
  wire hsm_n_15;
  wire hsm_n_16;
  wire hsm_n_17;
  wire hsm_n_18;
  wire hsm_n_19;
  wire hsm_n_2;
  wire hsm_n_20;
  wire hsm_n_21;
  wire hsm_n_22;
  wire hsm_n_23;
  wire hsm_n_24;
  wire hsm_n_25;
  wire hsm_n_26;
  wire hsm_n_27;
  wire hsm_n_29;
  wire hsm_n_3;
  wire hsm_n_30;
  wire hsm_n_31;
  wire hsm_n_32;
  wire hsm_n_33;
  wire hsm_n_34;
  wire hsm_n_35;
  wire hsm_n_36;
  wire hsm_n_37;
  wire hsm_n_38;
  wire hsm_n_39;
  wire hsm_n_40;
  wire hsm_n_41;
  wire hsm_n_42;
  wire hsm_n_43;
  wire hsm_n_44;
  wire hsm_n_45;
  wire hsm_n_46;
  wire hsm_n_47;
  wire hsm_n_48;
  wire hsm_n_49;
  wire hsm_n_5;
  wire hsm_n_50;
  wire hsm_n_51;
  wire hsm_n_52;
  wire hsm_n_53;
  wire hsm_n_54;
  wire hsm_n_55;
  wire hsm_n_6;
  wire hsm_n_7;
  wire hsm_n_71;
  wire hsm_n_8;
  wire hsm_n_9;
  wire [23:23]hsm_out_data0;
  wire [23:23]\i2s_to_fp_convertor/zeroDS ;
  wire \i2s_to_fp_convertor/zeroInput ;
  wire i2s_to_fpc_0_op_in_ready_0;
  wire in_audio_n_0;
  wire in_audio_n_1;
  wire in_audio_n_10;
  wire in_audio_n_11;
  wire in_audio_n_12;
  wire in_audio_n_13;
  wire in_audio_n_14;
  wire in_audio_n_15;
  wire in_audio_n_16;
  wire in_audio_n_17;
  wire in_audio_n_18;
  wire in_audio_n_19;
  wire in_audio_n_2;
  wire in_audio_n_20;
  wire in_audio_n_21;
  wire in_audio_n_22;
  wire in_audio_n_23;
  wire in_audio_n_24;
  wire in_audio_n_25;
  wire in_audio_n_26;
  wire in_audio_n_27;
  wire in_audio_n_28;
  wire in_audio_n_29;
  wire in_audio_n_30;
  wire in_audio_n_31;
  wire in_audio_n_32;
  wire in_audio_n_33;
  wire in_audio_n_34;
  wire in_audio_n_4;
  wire in_audio_n_5;
  wire in_audio_n_6;
  wire in_audio_n_7;
  wire in_audio_n_8;
  wire in_audio_n_9;
  wire input_interface_0_l_valid;
  wire is_out_valid16_out;
  wire [22:8]level3;
  wire [7:0]level4;
  wire local_set;
  wire local_set_reg;
  wire out_valid_reg;
  wire out_valid_reg_0;
  wire reset;
  wire sign_d1;
  wire ss_can_store;
  wire sys_clk;
  wire [23:0]\temp_data_reg[23] ;

  design_1_audio_interface_wrap_0_0_countdown dly
       (.E(is_out_valid16_out),
        .Q(Q),
        .dly_in_ready(dly_in_ready),
        .dly_in_valid(dly_in_valid),
        .dly_trigger_store(dly_trigger_store),
        .is_trigger_store_reg_0(local_set_reg),
        .local_set(local_set),
        .ss_can_store(ss_can_store),
        .sys_clk(sys_clk),
        .trigger_store_reg_0(dly_n_3));
  design_1_audio_interface_wrap_0_0_hs_merger_one hsm
       (.CO(in_audio_n_0),
        .D(level3),
        .O(\i2s_to_fp_convertor/zeroDS ),
        .Q({hsm_out_data0,hsm_n_5,hsm_n_6,hsm_n_7,hsm_n_8,hsm_n_9,hsm_n_10,hsm_n_11,hsm_n_12,hsm_n_13,hsm_n_14,hsm_n_15,hsm_n_16,hsm_n_17,hsm_n_18,hsm_n_19,hsm_n_20,hsm_n_21,hsm_n_22,hsm_n_23,hsm_n_24,hsm_n_25,hsm_n_26,hsm_n_27}),
        .S({hsm_n_2,hsm_n_3}),
        .dly_in_ready(dly_in_ready),
        .dly_in_valid(dly_in_valid),
        .i2s_to_fpc_0_op_in_ready_0(i2s_to_fpc_0_op_in_ready_0),
        .input_interface_0_l_valid(input_interface_0_l_valid),
        .\out_data_reg[12]_0 ({hsm_n_44,hsm_n_45,hsm_n_46,hsm_n_47}),
        .\out_data_reg[16]_0 ({hsm_n_29,hsm_n_30,hsm_n_31,hsm_n_32}),
        .\out_data_reg[16]_1 ({hsm_n_40,hsm_n_41,hsm_n_42,hsm_n_43}),
        .\out_data_reg[20]_0 ({hsm_n_36,hsm_n_37,hsm_n_38,hsm_n_39}),
        .\out_data_reg[23]_0 ({hsm_n_33,hsm_n_34,hsm_n_35}),
        .\out_data_reg[23]_1 (hsm_n_71),
        .\out_data_reg[4]_0 ({hsm_n_52,hsm_n_53,hsm_n_54,hsm_n_55}),
        .\out_data_reg[7]_0 (level4),
        .\out_data_reg[8]_0 ({hsm_n_48,hsm_n_49,hsm_n_50,hsm_n_51}),
        .reset(reset),
        .sys_clk(sys_clk),
        .\temp_data_reg[23]_0 (\temp_data_reg[23] ),
        .zeroInput(\i2s_to_fp_convertor/zeroInput ));
  design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown in_audio
       (.CO(in_audio_n_0),
        .D({in_audio_n_1,in_audio_n_2,sign_d1,in_audio_n_4,in_audio_n_5,in_audio_n_6,in_audio_n_7,in_audio_n_8,in_audio_n_9,in_audio_n_10,in_audio_n_11,in_audio_n_12,in_audio_n_13,in_audio_n_14,in_audio_n_15,in_audio_n_16,in_audio_n_17,in_audio_n_18,in_audio_n_19,in_audio_n_20,in_audio_n_21,in_audio_n_22,in_audio_n_23,in_audio_n_24,in_audio_n_25,in_audio_n_26,in_audio_n_27,in_audio_n_28,in_audio_n_29,in_audio_n_30,in_audio_n_31,in_audio_n_32,in_audio_n_33,in_audio_n_34}),
        .O(\i2s_to_fp_convertor/zeroDS ),
        .Q({hsm_out_data0,hsm_n_5,hsm_n_6,hsm_n_7,hsm_n_8,hsm_n_9,hsm_n_10,hsm_n_11,hsm_n_12,hsm_n_13,hsm_n_14,hsm_n_15,hsm_n_16,hsm_n_17,hsm_n_18,hsm_n_19,hsm_n_20,hsm_n_21,hsm_n_22,hsm_n_23,hsm_n_24,hsm_n_25,hsm_n_26,hsm_n_27}),
        .S({hsm_n_2,hsm_n_3}),
        .count3_d1_reg(hsm_n_71),
        .count4_d1_reg({hsm_n_29,hsm_n_30,hsm_n_31,hsm_n_32}),
        .\level3_d1_reg[22] (level3),
        .\level3_d1_reg[7] (level4),
        .plusOp_carry__0({hsm_n_52,hsm_n_53,hsm_n_54,hsm_n_55}),
        .plusOp_carry__1({hsm_n_48,hsm_n_49,hsm_n_50,hsm_n_51}),
        .plusOp_carry__2({hsm_n_44,hsm_n_45,hsm_n_46,hsm_n_47}),
        .plusOp_carry__3({hsm_n_40,hsm_n_41,hsm_n_42,hsm_n_43}),
        .plusOp_carry__4({hsm_n_36,hsm_n_37,hsm_n_38,hsm_n_39}),
        .sys_clk(sys_clk),
        .zeroInput(\i2s_to_fp_convertor/zeroInput ),
        .zeroInput_d1_reg({hsm_n_33,hsm_n_34,hsm_n_35}));
  design_1_audio_interface_wrap_0_0_store_send ss
       (.D({in_audio_n_1,in_audio_n_2,sign_d1,in_audio_n_4,in_audio_n_5,in_audio_n_6,in_audio_n_7,in_audio_n_8,in_audio_n_9,in_audio_n_10,in_audio_n_11,in_audio_n_12,in_audio_n_13,in_audio_n_14,in_audio_n_15,in_audio_n_16,in_audio_n_17,in_audio_n_18,in_audio_n_19,in_audio_n_20,in_audio_n_21,in_audio_n_22,in_audio_n_23,in_audio_n_24,in_audio_n_25,in_audio_n_26,in_audio_n_27,in_audio_n_28,in_audio_n_29,in_audio_n_30,in_audio_n_31,in_audio_n_32,in_audio_n_33,in_audio_n_34}),
        .E(is_out_valid16_out),
        .Q(Q),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .dly_trigger_store(dly_trigger_store),
        .local_set(local_set),
        .local_set_reg_0(local_set_reg),
        .local_set_reg_1(dly_n_3),
        .out_valid_reg_0(out_valid_reg),
        .out_valid_reg_1(out_valid_reg_0),
        .ss_can_store(ss_can_store),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "i2s_transceiver" *) 
module design_1_audio_interface_wrap_0_0_i2s_transceiver
   (sclk_int_reg_0,
    CO,
    ws_int_reg_0,
    ac_pbdat_0,
    \l_data_rx_reg[23]_0 ,
    mclk,
    \ws_cnt_reg[0]_0 ,
    Q,
    D,
    ac_recdat_0);
  output sclk_int_reg_0;
  output [0:0]CO;
  output ws_int_reg_0;
  output ac_pbdat_0;
  output [23:0]\l_data_rx_reg[23]_0 ;
  input mclk;
  input \ws_cnt_reg[0]_0 ;
  input [22:0]Q;
  input [0:0]D;
  input ac_recdat_0;

  wire [0:0]CO;
  wire [0:0]D;
  wire [22:0]Q;
  wire ac_pbdat_0;
  wire ac_recdat_0;
  wire [23:0]l_data_rx_int;
  wire \l_data_rx_int[23]_i_10_n_0 ;
  wire \l_data_rx_int[23]_i_11_n_0 ;
  wire \l_data_rx_int[23]_i_12_n_0 ;
  wire \l_data_rx_int[23]_i_14_n_0 ;
  wire \l_data_rx_int[23]_i_15_n_0 ;
  wire \l_data_rx_int[23]_i_16_n_0 ;
  wire \l_data_rx_int[23]_i_17_n_0 ;
  wire \l_data_rx_int[23]_i_18_n_0 ;
  wire \l_data_rx_int[23]_i_19_n_0 ;
  wire \l_data_rx_int[23]_i_20_n_0 ;
  wire \l_data_rx_int[23]_i_21_n_0 ;
  wire \l_data_rx_int[23]_i_22_n_0 ;
  wire \l_data_rx_int[23]_i_23_n_0 ;
  wire \l_data_rx_int[23]_i_4_n_0 ;
  wire \l_data_rx_int[23]_i_5_n_0 ;
  wire \l_data_rx_int[23]_i_6_n_0 ;
  wire \l_data_rx_int[23]_i_7_n_0 ;
  wire \l_data_rx_int[23]_i_9_n_0 ;
  wire l_data_rx_int_1;
  wire \l_data_rx_int_reg[23]_i_13_n_0 ;
  wire \l_data_rx_int_reg[23]_i_13_n_1 ;
  wire \l_data_rx_int_reg[23]_i_13_n_2 ;
  wire \l_data_rx_int_reg[23]_i_13_n_3 ;
  wire \l_data_rx_int_reg[23]_i_2_n_1 ;
  wire \l_data_rx_int_reg[23]_i_2_n_2 ;
  wire \l_data_rx_int_reg[23]_i_2_n_3 ;
  wire \l_data_rx_int_reg[23]_i_3_n_0 ;
  wire \l_data_rx_int_reg[23]_i_3_n_1 ;
  wire \l_data_rx_int_reg[23]_i_3_n_2 ;
  wire \l_data_rx_int_reg[23]_i_3_n_3 ;
  wire \l_data_rx_int_reg[23]_i_8_n_0 ;
  wire \l_data_rx_int_reg[23]_i_8_n_1 ;
  wire \l_data_rx_int_reg[23]_i_8_n_2 ;
  wire \l_data_rx_int_reg[23]_i_8_n_3 ;
  wire [23:0]\l_data_rx_reg[23]_0 ;
  wire [22:0]l_data_tx_int;
  wire \l_data_tx_int[10]_i_1_n_0 ;
  wire \l_data_tx_int[11]_i_1_n_0 ;
  wire \l_data_tx_int[12]_i_1_n_0 ;
  wire \l_data_tx_int[13]_i_1_n_0 ;
  wire \l_data_tx_int[14]_i_1_n_0 ;
  wire \l_data_tx_int[15]_i_1_n_0 ;
  wire \l_data_tx_int[16]_i_1_n_0 ;
  wire \l_data_tx_int[17]_i_1_n_0 ;
  wire \l_data_tx_int[18]_i_1_n_0 ;
  wire \l_data_tx_int[19]_i_1_n_0 ;
  wire \l_data_tx_int[1]_i_1_n_0 ;
  wire \l_data_tx_int[20]_i_1_n_0 ;
  wire \l_data_tx_int[21]_i_1_n_0 ;
  wire \l_data_tx_int[22]_i_1_n_0 ;
  wire \l_data_tx_int[23]_i_2_n_0 ;
  wire \l_data_tx_int[2]_i_1_n_0 ;
  wire \l_data_tx_int[3]_i_1_n_0 ;
  wire \l_data_tx_int[4]_i_1_n_0 ;
  wire \l_data_tx_int[5]_i_1_n_0 ;
  wire \l_data_tx_int[6]_i_1_n_0 ;
  wire \l_data_tx_int[7]_i_1_n_0 ;
  wire \l_data_tx_int[8]_i_1_n_0 ;
  wire \l_data_tx_int[9]_i_1_n_0 ;
  wire l_data_tx_int_0;
  wire mclk;
  wire p_0_in;
  wire p_1_in;
  wire r_data_rx_int2;
  wire r_data_rx_int3;
  wire r_data_rx_int3_carry__0_i_1_n_0;
  wire r_data_rx_int3_carry__0_i_2_n_0;
  wire r_data_rx_int3_carry__0_i_3_n_0;
  wire r_data_rx_int3_carry__0_i_4_n_0;
  wire r_data_rx_int3_carry__0_i_5_n_0;
  wire r_data_rx_int3_carry__0_i_6_n_0;
  wire r_data_rx_int3_carry__0_i_7_n_0;
  wire r_data_rx_int3_carry__0_i_8_n_0;
  wire r_data_rx_int3_carry__0_n_0;
  wire r_data_rx_int3_carry__0_n_1;
  wire r_data_rx_int3_carry__0_n_2;
  wire r_data_rx_int3_carry__0_n_3;
  wire r_data_rx_int3_carry__1_i_1_n_0;
  wire r_data_rx_int3_carry__1_i_2_n_0;
  wire r_data_rx_int3_carry__1_i_3_n_0;
  wire r_data_rx_int3_carry__1_i_4_n_0;
  wire r_data_rx_int3_carry__1_i_5_n_0;
  wire r_data_rx_int3_carry__1_i_6_n_0;
  wire r_data_rx_int3_carry__1_i_7_n_0;
  wire r_data_rx_int3_carry__1_i_8_n_0;
  wire r_data_rx_int3_carry__1_n_0;
  wire r_data_rx_int3_carry__1_n_1;
  wire r_data_rx_int3_carry__1_n_2;
  wire r_data_rx_int3_carry__1_n_3;
  wire r_data_rx_int3_carry__2_i_1_n_0;
  wire r_data_rx_int3_carry__2_i_2_n_0;
  wire r_data_rx_int3_carry__2_i_3_n_0;
  wire r_data_rx_int3_carry__2_i_4_n_0;
  wire r_data_rx_int3_carry__2_i_5_n_0;
  wire r_data_rx_int3_carry__2_i_6_n_0;
  wire r_data_rx_int3_carry__2_i_7_n_0;
  wire r_data_rx_int3_carry__2_i_8_n_0;
  wire r_data_rx_int3_carry__2_n_1;
  wire r_data_rx_int3_carry__2_n_2;
  wire r_data_rx_int3_carry__2_n_3;
  wire r_data_rx_int3_carry_i_1_n_0;
  wire r_data_rx_int3_carry_i_2_n_0;
  wire r_data_rx_int3_carry_i_3_n_0;
  wire r_data_rx_int3_carry_i_4_n_0;
  wire r_data_rx_int3_carry_i_4_n_1;
  wire r_data_rx_int3_carry_i_4_n_2;
  wire r_data_rx_int3_carry_i_4_n_3;
  wire r_data_rx_int3_carry_i_5_n_0;
  wire r_data_rx_int3_carry_i_6_n_0;
  wire r_data_rx_int3_carry_i_7_n_0;
  wire r_data_rx_int3_carry_i_8_n_0;
  wire r_data_rx_int3_carry_n_0;
  wire r_data_rx_int3_carry_n_1;
  wire r_data_rx_int3_carry_n_2;
  wire r_data_rx_int3_carry_n_3;
  wire sclk_cnt1;
  wire sclk_cnt1_carry__0_i_1_n_0;
  wire sclk_cnt1_carry__0_i_2_n_0;
  wire sclk_cnt1_carry__0_i_3_n_0;
  wire sclk_cnt1_carry__0_i_4_n_0;
  wire sclk_cnt1_carry__0_n_0;
  wire sclk_cnt1_carry__0_n_1;
  wire sclk_cnt1_carry__0_n_2;
  wire sclk_cnt1_carry__0_n_3;
  wire sclk_cnt1_carry__1_i_1_n_0;
  wire sclk_cnt1_carry__1_i_2_n_0;
  wire sclk_cnt1_carry__1_i_3_n_0;
  wire sclk_cnt1_carry__1_i_4_n_0;
  wire sclk_cnt1_carry__1_n_0;
  wire sclk_cnt1_carry__1_n_1;
  wire sclk_cnt1_carry__1_n_2;
  wire sclk_cnt1_carry__1_n_3;
  wire sclk_cnt1_carry__2_i_1_n_0;
  wire sclk_cnt1_carry__2_i_2_n_0;
  wire sclk_cnt1_carry__2_i_3_n_0;
  wire sclk_cnt1_carry__2_i_4_n_0;
  wire sclk_cnt1_carry__2_n_1;
  wire sclk_cnt1_carry__2_n_2;
  wire sclk_cnt1_carry__2_n_3;
  wire sclk_cnt1_carry_i_1_n_0;
  wire sclk_cnt1_carry_i_2_n_0;
  wire sclk_cnt1_carry_i_3_n_0;
  wire sclk_cnt1_carry_i_4_n_0;
  wire sclk_cnt1_carry_i_5_n_0;
  wire sclk_cnt1_carry_n_0;
  wire sclk_cnt1_carry_n_1;
  wire sclk_cnt1_carry_n_2;
  wire sclk_cnt1_carry_n_3;
  wire \sclk_cnt[0]_i_2_n_0 ;
  wire \sclk_cnt[0]_i_3_n_0 ;
  wire \sclk_cnt[0]_i_4_n_0 ;
  wire \sclk_cnt[0]_i_5_n_0 ;
  wire \sclk_cnt[12]_i_2_n_0 ;
  wire \sclk_cnt[12]_i_3_n_0 ;
  wire \sclk_cnt[12]_i_4_n_0 ;
  wire \sclk_cnt[12]_i_5_n_0 ;
  wire \sclk_cnt[16]_i_2_n_0 ;
  wire \sclk_cnt[16]_i_3_n_0 ;
  wire \sclk_cnt[16]_i_4_n_0 ;
  wire \sclk_cnt[16]_i_5_n_0 ;
  wire \sclk_cnt[20]_i_2_n_0 ;
  wire \sclk_cnt[20]_i_3_n_0 ;
  wire \sclk_cnt[20]_i_4_n_0 ;
  wire \sclk_cnt[20]_i_5_n_0 ;
  wire \sclk_cnt[24]_i_2_n_0 ;
  wire \sclk_cnt[24]_i_3_n_0 ;
  wire \sclk_cnt[24]_i_4_n_0 ;
  wire \sclk_cnt[24]_i_5_n_0 ;
  wire \sclk_cnt[28]_i_2_n_0 ;
  wire \sclk_cnt[28]_i_3_n_0 ;
  wire \sclk_cnt[28]_i_4_n_0 ;
  wire \sclk_cnt[28]_i_5_n_0 ;
  wire \sclk_cnt[4]_i_2_n_0 ;
  wire \sclk_cnt[4]_i_3_n_0 ;
  wire \sclk_cnt[4]_i_4_n_0 ;
  wire \sclk_cnt[4]_i_5_n_0 ;
  wire \sclk_cnt[8]_i_2_n_0 ;
  wire \sclk_cnt[8]_i_3_n_0 ;
  wire \sclk_cnt[8]_i_4_n_0 ;
  wire \sclk_cnt[8]_i_5_n_0 ;
  wire [31:0]sclk_cnt_reg;
  wire \sclk_cnt_reg[0]_i_1_n_0 ;
  wire \sclk_cnt_reg[0]_i_1_n_1 ;
  wire \sclk_cnt_reg[0]_i_1_n_2 ;
  wire \sclk_cnt_reg[0]_i_1_n_3 ;
  wire \sclk_cnt_reg[0]_i_1_n_4 ;
  wire \sclk_cnt_reg[0]_i_1_n_5 ;
  wire \sclk_cnt_reg[0]_i_1_n_6 ;
  wire \sclk_cnt_reg[0]_i_1_n_7 ;
  wire \sclk_cnt_reg[12]_i_1_n_0 ;
  wire \sclk_cnt_reg[12]_i_1_n_1 ;
  wire \sclk_cnt_reg[12]_i_1_n_2 ;
  wire \sclk_cnt_reg[12]_i_1_n_3 ;
  wire \sclk_cnt_reg[12]_i_1_n_4 ;
  wire \sclk_cnt_reg[12]_i_1_n_5 ;
  wire \sclk_cnt_reg[12]_i_1_n_6 ;
  wire \sclk_cnt_reg[12]_i_1_n_7 ;
  wire \sclk_cnt_reg[16]_i_1_n_0 ;
  wire \sclk_cnt_reg[16]_i_1_n_1 ;
  wire \sclk_cnt_reg[16]_i_1_n_2 ;
  wire \sclk_cnt_reg[16]_i_1_n_3 ;
  wire \sclk_cnt_reg[16]_i_1_n_4 ;
  wire \sclk_cnt_reg[16]_i_1_n_5 ;
  wire \sclk_cnt_reg[16]_i_1_n_6 ;
  wire \sclk_cnt_reg[16]_i_1_n_7 ;
  wire \sclk_cnt_reg[20]_i_1_n_0 ;
  wire \sclk_cnt_reg[20]_i_1_n_1 ;
  wire \sclk_cnt_reg[20]_i_1_n_2 ;
  wire \sclk_cnt_reg[20]_i_1_n_3 ;
  wire \sclk_cnt_reg[20]_i_1_n_4 ;
  wire \sclk_cnt_reg[20]_i_1_n_5 ;
  wire \sclk_cnt_reg[20]_i_1_n_6 ;
  wire \sclk_cnt_reg[20]_i_1_n_7 ;
  wire \sclk_cnt_reg[24]_i_1_n_0 ;
  wire \sclk_cnt_reg[24]_i_1_n_1 ;
  wire \sclk_cnt_reg[24]_i_1_n_2 ;
  wire \sclk_cnt_reg[24]_i_1_n_3 ;
  wire \sclk_cnt_reg[24]_i_1_n_4 ;
  wire \sclk_cnt_reg[24]_i_1_n_5 ;
  wire \sclk_cnt_reg[24]_i_1_n_6 ;
  wire \sclk_cnt_reg[24]_i_1_n_7 ;
  wire \sclk_cnt_reg[28]_i_1_n_1 ;
  wire \sclk_cnt_reg[28]_i_1_n_2 ;
  wire \sclk_cnt_reg[28]_i_1_n_3 ;
  wire \sclk_cnt_reg[28]_i_1_n_4 ;
  wire \sclk_cnt_reg[28]_i_1_n_5 ;
  wire \sclk_cnt_reg[28]_i_1_n_6 ;
  wire \sclk_cnt_reg[28]_i_1_n_7 ;
  wire \sclk_cnt_reg[4]_i_1_n_0 ;
  wire \sclk_cnt_reg[4]_i_1_n_1 ;
  wire \sclk_cnt_reg[4]_i_1_n_2 ;
  wire \sclk_cnt_reg[4]_i_1_n_3 ;
  wire \sclk_cnt_reg[4]_i_1_n_4 ;
  wire \sclk_cnt_reg[4]_i_1_n_5 ;
  wire \sclk_cnt_reg[4]_i_1_n_6 ;
  wire \sclk_cnt_reg[4]_i_1_n_7 ;
  wire \sclk_cnt_reg[8]_i_1_n_0 ;
  wire \sclk_cnt_reg[8]_i_1_n_1 ;
  wire \sclk_cnt_reg[8]_i_1_n_2 ;
  wire \sclk_cnt_reg[8]_i_1_n_3 ;
  wire \sclk_cnt_reg[8]_i_1_n_4 ;
  wire \sclk_cnt_reg[8]_i_1_n_5 ;
  wire \sclk_cnt_reg[8]_i_1_n_6 ;
  wire \sclk_cnt_reg[8]_i_1_n_7 ;
  wire sclk_int_i_2_n_0;
  wire sclk_int_reg_0;
  wire sd_tx1;
  wire sd_tx1_carry__0_i_1_n_0;
  wire sd_tx1_carry__0_i_2_n_0;
  wire sd_tx1_carry__0_i_3_n_0;
  wire sd_tx1_carry__0_i_4_n_0;
  wire sd_tx1_carry__0_i_5_n_0;
  wire sd_tx1_carry__0_i_5_n_1;
  wire sd_tx1_carry__0_i_5_n_2;
  wire sd_tx1_carry__0_i_5_n_3;
  wire sd_tx1_carry__0_i_6_n_0;
  wire sd_tx1_carry__0_i_6_n_1;
  wire sd_tx1_carry__0_i_6_n_2;
  wire sd_tx1_carry__0_i_6_n_3;
  wire sd_tx1_carry__0_n_0;
  wire sd_tx1_carry__0_n_1;
  wire sd_tx1_carry__0_n_2;
  wire sd_tx1_carry__0_n_3;
  wire sd_tx1_carry__1_i_1_n_0;
  wire sd_tx1_carry__1_i_2_n_0;
  wire sd_tx1_carry__1_i_3_n_0;
  wire sd_tx1_carry__1_i_4_n_0;
  wire sd_tx1_carry__1_i_5_n_0;
  wire sd_tx1_carry__1_i_5_n_1;
  wire sd_tx1_carry__1_i_5_n_2;
  wire sd_tx1_carry__1_i_5_n_3;
  wire sd_tx1_carry__1_i_6_n_0;
  wire sd_tx1_carry__1_i_6_n_1;
  wire sd_tx1_carry__1_i_6_n_2;
  wire sd_tx1_carry__1_i_6_n_3;
  wire sd_tx1_carry__1_n_0;
  wire sd_tx1_carry__1_n_1;
  wire sd_tx1_carry__1_n_2;
  wire sd_tx1_carry__1_n_3;
  wire sd_tx1_carry__2_i_1_n_2;
  wire sd_tx1_carry__2_i_1_n_3;
  wire sd_tx1_carry__2_i_2_n_0;
  wire sd_tx1_carry__2_i_3_n_0;
  wire sd_tx1_carry__2_i_4_n_0;
  wire sd_tx1_carry__2_i_5_n_0;
  wire sd_tx1_carry__2_i_6_n_0;
  wire sd_tx1_carry__2_i_6_n_1;
  wire sd_tx1_carry__2_i_6_n_2;
  wire sd_tx1_carry__2_i_6_n_3;
  wire sd_tx1_carry__2_n_1;
  wire sd_tx1_carry__2_n_2;
  wire sd_tx1_carry__2_n_3;
  wire sd_tx1_carry_i_1_n_0;
  wire sd_tx1_carry_i_2_n_0;
  wire sd_tx1_carry_i_3_n_0;
  wire sd_tx1_carry_i_4_n_0;
  wire sd_tx1_carry_i_5_n_0;
  wire sd_tx1_carry_i_6_n_0;
  wire sd_tx1_carry_i_7_n_0;
  wire sd_tx1_carry_i_7_n_1;
  wire sd_tx1_carry_i_7_n_2;
  wire sd_tx1_carry_i_7_n_3;
  wire sd_tx1_carry_n_0;
  wire sd_tx1_carry_n_1;
  wire sd_tx1_carry_n_2;
  wire sd_tx1_carry_n_3;
  wire sd_tx_i_1_n_0;
  wire sd_tx_i_2_n_0;
  wire [31:1]ws_cnt0;
  wire ws_cnt1_carry__0_i_1_n_0;
  wire ws_cnt1_carry__0_i_2_n_0;
  wire ws_cnt1_carry__0_i_3_n_0;
  wire ws_cnt1_carry__0_i_4_n_0;
  wire ws_cnt1_carry__0_n_0;
  wire ws_cnt1_carry__0_n_1;
  wire ws_cnt1_carry__0_n_2;
  wire ws_cnt1_carry__0_n_3;
  wire ws_cnt1_carry__1_i_1_n_0;
  wire ws_cnt1_carry__1_i_2_n_0;
  wire ws_cnt1_carry__1_i_3_n_0;
  wire ws_cnt1_carry__1_i_4_n_0;
  wire ws_cnt1_carry__1_n_0;
  wire ws_cnt1_carry__1_n_1;
  wire ws_cnt1_carry__1_n_2;
  wire ws_cnt1_carry__1_n_3;
  wire ws_cnt1_carry__2_i_1_n_0;
  wire ws_cnt1_carry__2_i_2_n_0;
  wire ws_cnt1_carry__2_i_3_n_0;
  wire ws_cnt1_carry__2_i_4_n_0;
  wire ws_cnt1_carry__2_n_1;
  wire ws_cnt1_carry__2_n_2;
  wire ws_cnt1_carry__2_n_3;
  wire ws_cnt1_carry_i_1_n_0;
  wire ws_cnt1_carry_i_2_n_0;
  wire ws_cnt1_carry_i_3_n_0;
  wire ws_cnt1_carry_i_4_n_0;
  wire ws_cnt1_carry_i_5_n_0;
  wire ws_cnt1_carry_i_6_n_0;
  wire ws_cnt1_carry_i_7_n_0;
  wire ws_cnt1_carry_n_0;
  wire ws_cnt1_carry_n_1;
  wire ws_cnt1_carry_n_2;
  wire ws_cnt1_carry_n_3;
  wire \ws_cnt[0]_i_2_n_0 ;
  wire \ws_cnt[0]_i_3_n_0 ;
  wire \ws_cnt[0]_i_4_n_0 ;
  wire \ws_cnt[0]_i_5_n_0 ;
  wire \ws_cnt[12]_i_2_n_0 ;
  wire \ws_cnt[12]_i_3_n_0 ;
  wire \ws_cnt[12]_i_4_n_0 ;
  wire \ws_cnt[12]_i_5_n_0 ;
  wire \ws_cnt[16]_i_2_n_0 ;
  wire \ws_cnt[16]_i_3_n_0 ;
  wire \ws_cnt[16]_i_4_n_0 ;
  wire \ws_cnt[16]_i_5_n_0 ;
  wire \ws_cnt[20]_i_2_n_0 ;
  wire \ws_cnt[20]_i_3_n_0 ;
  wire \ws_cnt[20]_i_4_n_0 ;
  wire \ws_cnt[20]_i_5_n_0 ;
  wire \ws_cnt[24]_i_2_n_0 ;
  wire \ws_cnt[24]_i_3_n_0 ;
  wire \ws_cnt[24]_i_4_n_0 ;
  wire \ws_cnt[24]_i_5_n_0 ;
  wire \ws_cnt[28]_i_2_n_0 ;
  wire \ws_cnt[28]_i_3_n_0 ;
  wire \ws_cnt[28]_i_4_n_0 ;
  wire \ws_cnt[28]_i_5_n_0 ;
  wire \ws_cnt[4]_i_2_n_0 ;
  wire \ws_cnt[4]_i_3_n_0 ;
  wire \ws_cnt[4]_i_4_n_0 ;
  wire \ws_cnt[4]_i_5_n_0 ;
  wire \ws_cnt[8]_i_2_n_0 ;
  wire \ws_cnt[8]_i_3_n_0 ;
  wire \ws_cnt[8]_i_4_n_0 ;
  wire \ws_cnt[8]_i_5_n_0 ;
  wire [31:0]ws_cnt_reg;
  wire \ws_cnt_reg[0]_0 ;
  wire \ws_cnt_reg[0]_i_1_n_0 ;
  wire \ws_cnt_reg[0]_i_1_n_1 ;
  wire \ws_cnt_reg[0]_i_1_n_2 ;
  wire \ws_cnt_reg[0]_i_1_n_3 ;
  wire \ws_cnt_reg[0]_i_1_n_4 ;
  wire \ws_cnt_reg[0]_i_1_n_5 ;
  wire \ws_cnt_reg[0]_i_1_n_6 ;
  wire \ws_cnt_reg[0]_i_1_n_7 ;
  wire \ws_cnt_reg[12]_i_1_n_0 ;
  wire \ws_cnt_reg[12]_i_1_n_1 ;
  wire \ws_cnt_reg[12]_i_1_n_2 ;
  wire \ws_cnt_reg[12]_i_1_n_3 ;
  wire \ws_cnt_reg[12]_i_1_n_4 ;
  wire \ws_cnt_reg[12]_i_1_n_5 ;
  wire \ws_cnt_reg[12]_i_1_n_6 ;
  wire \ws_cnt_reg[12]_i_1_n_7 ;
  wire \ws_cnt_reg[16]_i_1_n_0 ;
  wire \ws_cnt_reg[16]_i_1_n_1 ;
  wire \ws_cnt_reg[16]_i_1_n_2 ;
  wire \ws_cnt_reg[16]_i_1_n_3 ;
  wire \ws_cnt_reg[16]_i_1_n_4 ;
  wire \ws_cnt_reg[16]_i_1_n_5 ;
  wire \ws_cnt_reg[16]_i_1_n_6 ;
  wire \ws_cnt_reg[16]_i_1_n_7 ;
  wire \ws_cnt_reg[20]_i_1_n_0 ;
  wire \ws_cnt_reg[20]_i_1_n_1 ;
  wire \ws_cnt_reg[20]_i_1_n_2 ;
  wire \ws_cnt_reg[20]_i_1_n_3 ;
  wire \ws_cnt_reg[20]_i_1_n_4 ;
  wire \ws_cnt_reg[20]_i_1_n_5 ;
  wire \ws_cnt_reg[20]_i_1_n_6 ;
  wire \ws_cnt_reg[20]_i_1_n_7 ;
  wire \ws_cnt_reg[24]_i_1_n_0 ;
  wire \ws_cnt_reg[24]_i_1_n_1 ;
  wire \ws_cnt_reg[24]_i_1_n_2 ;
  wire \ws_cnt_reg[24]_i_1_n_3 ;
  wire \ws_cnt_reg[24]_i_1_n_4 ;
  wire \ws_cnt_reg[24]_i_1_n_5 ;
  wire \ws_cnt_reg[24]_i_1_n_6 ;
  wire \ws_cnt_reg[24]_i_1_n_7 ;
  wire \ws_cnt_reg[28]_i_1_n_1 ;
  wire \ws_cnt_reg[28]_i_1_n_2 ;
  wire \ws_cnt_reg[28]_i_1_n_3 ;
  wire \ws_cnt_reg[28]_i_1_n_4 ;
  wire \ws_cnt_reg[28]_i_1_n_5 ;
  wire \ws_cnt_reg[28]_i_1_n_6 ;
  wire \ws_cnt_reg[28]_i_1_n_7 ;
  wire \ws_cnt_reg[4]_i_1_n_0 ;
  wire \ws_cnt_reg[4]_i_1_n_1 ;
  wire \ws_cnt_reg[4]_i_1_n_2 ;
  wire \ws_cnt_reg[4]_i_1_n_3 ;
  wire \ws_cnt_reg[4]_i_1_n_4 ;
  wire \ws_cnt_reg[4]_i_1_n_5 ;
  wire \ws_cnt_reg[4]_i_1_n_6 ;
  wire \ws_cnt_reg[4]_i_1_n_7 ;
  wire \ws_cnt_reg[8]_i_1_n_0 ;
  wire \ws_cnt_reg[8]_i_1_n_1 ;
  wire \ws_cnt_reg[8]_i_1_n_2 ;
  wire \ws_cnt_reg[8]_i_1_n_3 ;
  wire \ws_cnt_reg[8]_i_1_n_4 ;
  wire \ws_cnt_reg[8]_i_1_n_5 ;
  wire \ws_cnt_reg[8]_i_1_n_6 ;
  wire \ws_cnt_reg[8]_i_1_n_7 ;
  wire ws_int2_out;
  wire ws_int_i_1_n_0;
  wire ws_int_reg_0;
  wire [3:0]\NLW_l_data_rx_int_reg[23]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_l_data_rx_int_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_l_data_rx_int_reg[23]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_l_data_rx_int_reg[23]_i_8_O_UNCONNECTED ;
  wire [3:0]NLW_r_data_rx_int3_carry_O_UNCONNECTED;
  wire [3:0]NLW_r_data_rx_int3_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_r_data_rx_int3_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_data_rx_int3_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sclk_cnt1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sclk_cnt1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sclk_cnt1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sclk_cnt1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_sclk_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sd_tx1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sd_tx1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sd_tx1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sd_tx1_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_sd_tx1_carry__2_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_sd_tx1_carry__2_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ws_cnt1_carry_O_UNCONNECTED;
  wire [3:0]NLW_ws_cnt1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ws_cnt1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ws_cnt1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_ws_cnt_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx[23]_i_1 
       (.I0(sclk_cnt1),
        .I1(CO),
        .O(ws_int2_out));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \l_data_rx_int[23]_i_1 
       (.I0(sclk_cnt1),
        .I1(CO),
        .I2(sclk_int_reg_0),
        .I3(ws_int_reg_0),
        .I4(r_data_rx_int3),
        .I5(r_data_rx_int2),
        .O(l_data_rx_int_1));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_10 
       (.I0(ws_cnt0[20]),
        .I1(ws_cnt0[21]),
        .O(\l_data_rx_int[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_11 
       (.I0(ws_cnt0[18]),
        .I1(ws_cnt0[19]),
        .O(\l_data_rx_int[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_12 
       (.I0(ws_cnt0[16]),
        .I1(ws_cnt0[17]),
        .O(\l_data_rx_int[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_14 
       (.I0(ws_cnt0[14]),
        .I1(ws_cnt0[15]),
        .O(\l_data_rx_int[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_15 
       (.I0(ws_cnt0[12]),
        .I1(ws_cnt0[13]),
        .O(\l_data_rx_int[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_16 
       (.I0(ws_cnt0[10]),
        .I1(ws_cnt0[11]),
        .O(\l_data_rx_int[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_17 
       (.I0(ws_cnt0[8]),
        .I1(ws_cnt0[9]),
        .O(\l_data_rx_int[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \l_data_rx_int[23]_i_18 
       (.I0(ws_cnt0[5]),
        .I1(ws_cnt0[4]),
        .O(\l_data_rx_int[23]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \l_data_rx_int[23]_i_19 
       (.I0(ws_cnt0[1]),
        .O(\l_data_rx_int[23]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_20 
       (.I0(ws_cnt0[6]),
        .I1(ws_cnt0[7]),
        .O(\l_data_rx_int[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \l_data_rx_int[23]_i_21 
       (.I0(ws_cnt0[4]),
        .I1(ws_cnt0[5]),
        .O(\l_data_rx_int[23]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_22 
       (.I0(ws_cnt0[2]),
        .I1(ws_cnt0[3]),
        .O(\l_data_rx_int[23]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \l_data_rx_int[23]_i_23 
       (.I0(ws_cnt_reg[0]),
        .I1(ws_cnt0[1]),
        .O(\l_data_rx_int[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_4 
       (.I0(ws_cnt0[30]),
        .I1(ws_cnt0[31]),
        .O(\l_data_rx_int[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_5 
       (.I0(ws_cnt0[28]),
        .I1(ws_cnt0[29]),
        .O(\l_data_rx_int[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_6 
       (.I0(ws_cnt0[26]),
        .I1(ws_cnt0[27]),
        .O(\l_data_rx_int[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_7 
       (.I0(ws_cnt0[24]),
        .I1(ws_cnt0[25]),
        .O(\l_data_rx_int[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \l_data_rx_int[23]_i_9 
       (.I0(ws_cnt0[22]),
        .I1(ws_cnt0[23]),
        .O(\l_data_rx_int[23]_i_9_n_0 ));
  FDCE \l_data_rx_int_reg[0] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(ac_recdat_0),
        .Q(l_data_rx_int[0]));
  FDCE \l_data_rx_int_reg[10] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[9]),
        .Q(l_data_rx_int[10]));
  FDCE \l_data_rx_int_reg[11] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[10]),
        .Q(l_data_rx_int[11]));
  FDCE \l_data_rx_int_reg[12] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[11]),
        .Q(l_data_rx_int[12]));
  FDCE \l_data_rx_int_reg[13] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[12]),
        .Q(l_data_rx_int[13]));
  FDCE \l_data_rx_int_reg[14] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[13]),
        .Q(l_data_rx_int[14]));
  FDCE \l_data_rx_int_reg[15] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[14]),
        .Q(l_data_rx_int[15]));
  FDCE \l_data_rx_int_reg[16] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[15]),
        .Q(l_data_rx_int[16]));
  FDCE \l_data_rx_int_reg[17] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[16]),
        .Q(l_data_rx_int[17]));
  FDCE \l_data_rx_int_reg[18] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[17]),
        .Q(l_data_rx_int[18]));
  FDCE \l_data_rx_int_reg[19] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[18]),
        .Q(l_data_rx_int[19]));
  FDCE \l_data_rx_int_reg[1] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[0]),
        .Q(l_data_rx_int[1]));
  FDCE \l_data_rx_int_reg[20] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[19]),
        .Q(l_data_rx_int[20]));
  FDCE \l_data_rx_int_reg[21] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[20]),
        .Q(l_data_rx_int[21]));
  FDCE \l_data_rx_int_reg[22] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[21]),
        .Q(l_data_rx_int[22]));
  FDCE \l_data_rx_int_reg[23] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[22]),
        .Q(l_data_rx_int[23]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \l_data_rx_int_reg[23]_i_13 
       (.CI(1'b0),
        .CO({\l_data_rx_int_reg[23]_i_13_n_0 ,\l_data_rx_int_reg[23]_i_13_n_1 ,\l_data_rx_int_reg[23]_i_13_n_2 ,\l_data_rx_int_reg[23]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\l_data_rx_int[23]_i_18_n_0 ,1'b0,\l_data_rx_int[23]_i_19_n_0 }),
        .O(\NLW_l_data_rx_int_reg[23]_i_13_O_UNCONNECTED [3:0]),
        .S({\l_data_rx_int[23]_i_20_n_0 ,\l_data_rx_int[23]_i_21_n_0 ,\l_data_rx_int[23]_i_22_n_0 ,\l_data_rx_int[23]_i_23_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \l_data_rx_int_reg[23]_i_2 
       (.CI(\l_data_rx_int_reg[23]_i_3_n_0 ),
        .CO({r_data_rx_int2,\l_data_rx_int_reg[23]_i_2_n_1 ,\l_data_rx_int_reg[23]_i_2_n_2 ,\l_data_rx_int_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ws_cnt0[31],1'b0,1'b0,1'b0}),
        .O(\NLW_l_data_rx_int_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({\l_data_rx_int[23]_i_4_n_0 ,\l_data_rx_int[23]_i_5_n_0 ,\l_data_rx_int[23]_i_6_n_0 ,\l_data_rx_int[23]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \l_data_rx_int_reg[23]_i_3 
       (.CI(\l_data_rx_int_reg[23]_i_8_n_0 ),
        .CO({\l_data_rx_int_reg[23]_i_3_n_0 ,\l_data_rx_int_reg[23]_i_3_n_1 ,\l_data_rx_int_reg[23]_i_3_n_2 ,\l_data_rx_int_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_l_data_rx_int_reg[23]_i_3_O_UNCONNECTED [3:0]),
        .S({\l_data_rx_int[23]_i_9_n_0 ,\l_data_rx_int[23]_i_10_n_0 ,\l_data_rx_int[23]_i_11_n_0 ,\l_data_rx_int[23]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \l_data_rx_int_reg[23]_i_8 
       (.CI(\l_data_rx_int_reg[23]_i_13_n_0 ),
        .CO({\l_data_rx_int_reg[23]_i_8_n_0 ,\l_data_rx_int_reg[23]_i_8_n_1 ,\l_data_rx_int_reg[23]_i_8_n_2 ,\l_data_rx_int_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_l_data_rx_int_reg[23]_i_8_O_UNCONNECTED [3:0]),
        .S({\l_data_rx_int[23]_i_14_n_0 ,\l_data_rx_int[23]_i_15_n_0 ,\l_data_rx_int[23]_i_16_n_0 ,\l_data_rx_int[23]_i_17_n_0 }));
  FDCE \l_data_rx_int_reg[2] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[1]),
        .Q(l_data_rx_int[2]));
  FDCE \l_data_rx_int_reg[3] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[2]),
        .Q(l_data_rx_int[3]));
  FDCE \l_data_rx_int_reg[4] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[3]),
        .Q(l_data_rx_int[4]));
  FDCE \l_data_rx_int_reg[5] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[4]),
        .Q(l_data_rx_int[5]));
  FDCE \l_data_rx_int_reg[6] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[5]),
        .Q(l_data_rx_int[6]));
  FDCE \l_data_rx_int_reg[7] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[6]),
        .Q(l_data_rx_int[7]));
  FDCE \l_data_rx_int_reg[8] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[7]),
        .Q(l_data_rx_int[8]));
  FDCE \l_data_rx_int_reg[9] 
       (.C(mclk),
        .CE(l_data_rx_int_1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[8]),
        .Q(l_data_rx_int[9]));
  FDCE \l_data_rx_reg[0] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[0]),
        .Q(\l_data_rx_reg[23]_0 [0]));
  FDCE \l_data_rx_reg[10] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[10]),
        .Q(\l_data_rx_reg[23]_0 [10]));
  FDCE \l_data_rx_reg[11] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[11]),
        .Q(\l_data_rx_reg[23]_0 [11]));
  FDCE \l_data_rx_reg[12] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[12]),
        .Q(\l_data_rx_reg[23]_0 [12]));
  FDCE \l_data_rx_reg[13] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[13]),
        .Q(\l_data_rx_reg[23]_0 [13]));
  FDCE \l_data_rx_reg[14] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[14]),
        .Q(\l_data_rx_reg[23]_0 [14]));
  FDCE \l_data_rx_reg[15] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[15]),
        .Q(\l_data_rx_reg[23]_0 [15]));
  FDCE \l_data_rx_reg[16] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[16]),
        .Q(\l_data_rx_reg[23]_0 [16]));
  FDCE \l_data_rx_reg[17] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[17]),
        .Q(\l_data_rx_reg[23]_0 [17]));
  FDCE \l_data_rx_reg[18] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[18]),
        .Q(\l_data_rx_reg[23]_0 [18]));
  FDCE \l_data_rx_reg[19] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[19]),
        .Q(\l_data_rx_reg[23]_0 [19]));
  FDCE \l_data_rx_reg[1] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[1]),
        .Q(\l_data_rx_reg[23]_0 [1]));
  FDCE \l_data_rx_reg[20] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[20]),
        .Q(\l_data_rx_reg[23]_0 [20]));
  FDCE \l_data_rx_reg[21] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[21]),
        .Q(\l_data_rx_reg[23]_0 [21]));
  FDCE \l_data_rx_reg[22] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[22]),
        .Q(\l_data_rx_reg[23]_0 [22]));
  FDCE \l_data_rx_reg[23] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[23]),
        .Q(\l_data_rx_reg[23]_0 [23]));
  FDCE \l_data_rx_reg[2] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[2]),
        .Q(\l_data_rx_reg[23]_0 [2]));
  FDCE \l_data_rx_reg[3] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[3]),
        .Q(\l_data_rx_reg[23]_0 [3]));
  FDCE \l_data_rx_reg[4] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[4]),
        .Q(\l_data_rx_reg[23]_0 [4]));
  FDCE \l_data_rx_reg[5] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[5]),
        .Q(\l_data_rx_reg[23]_0 [5]));
  FDCE \l_data_rx_reg[6] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[6]),
        .Q(\l_data_rx_reg[23]_0 [6]));
  FDCE \l_data_rx_reg[7] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[7]),
        .Q(\l_data_rx_reg[23]_0 [7]));
  FDCE \l_data_rx_reg[8] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[8]),
        .Q(\l_data_rx_reg[23]_0 [8]));
  FDCE \l_data_rx_reg[9] 
       (.C(mclk),
        .CE(ws_int2_out),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(l_data_rx_int[9]),
        .Q(\l_data_rx_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[10]_i_1 
       (.I0(l_data_tx_int[9]),
        .I1(CO),
        .I2(Q[9]),
        .O(\l_data_tx_int[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[11]_i_1 
       (.I0(l_data_tx_int[10]),
        .I1(CO),
        .I2(Q[10]),
        .O(\l_data_tx_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[12]_i_1 
       (.I0(l_data_tx_int[11]),
        .I1(CO),
        .I2(Q[11]),
        .O(\l_data_tx_int[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[13]_i_1 
       (.I0(l_data_tx_int[12]),
        .I1(CO),
        .I2(Q[12]),
        .O(\l_data_tx_int[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[14]_i_1 
       (.I0(l_data_tx_int[13]),
        .I1(CO),
        .I2(Q[13]),
        .O(\l_data_tx_int[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[15]_i_1 
       (.I0(l_data_tx_int[14]),
        .I1(CO),
        .I2(Q[14]),
        .O(\l_data_tx_int[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[16]_i_1 
       (.I0(l_data_tx_int[15]),
        .I1(CO),
        .I2(Q[15]),
        .O(\l_data_tx_int[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[17]_i_1 
       (.I0(l_data_tx_int[16]),
        .I1(CO),
        .I2(Q[16]),
        .O(\l_data_tx_int[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[18]_i_1 
       (.I0(l_data_tx_int[17]),
        .I1(CO),
        .I2(Q[17]),
        .O(\l_data_tx_int[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[19]_i_1 
       (.I0(l_data_tx_int[18]),
        .I1(CO),
        .I2(Q[18]),
        .O(\l_data_tx_int[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[1]_i_1 
       (.I0(l_data_tx_int[0]),
        .I1(CO),
        .I2(Q[0]),
        .O(\l_data_tx_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[20]_i_1 
       (.I0(l_data_tx_int[19]),
        .I1(CO),
        .I2(Q[19]),
        .O(\l_data_tx_int[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[21]_i_1 
       (.I0(l_data_tx_int[20]),
        .I1(CO),
        .I2(Q[20]),
        .O(\l_data_tx_int[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[22]_i_1 
       (.I0(l_data_tx_int[21]),
        .I1(CO),
        .I2(Q[21]),
        .O(\l_data_tx_int[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h13111111)) 
    \l_data_tx_int[23]_i_1 
       (.I0(CO),
        .I1(sclk_cnt1),
        .I2(ws_int_reg_0),
        .I3(sd_tx1),
        .I4(sclk_int_reg_0),
        .O(l_data_tx_int_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[23]_i_2 
       (.I0(l_data_tx_int[22]),
        .I1(CO),
        .I2(Q[22]),
        .O(\l_data_tx_int[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[2]_i_1 
       (.I0(l_data_tx_int[1]),
        .I1(CO),
        .I2(Q[1]),
        .O(\l_data_tx_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[3]_i_1 
       (.I0(l_data_tx_int[2]),
        .I1(CO),
        .I2(Q[2]),
        .O(\l_data_tx_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[4]_i_1 
       (.I0(l_data_tx_int[3]),
        .I1(CO),
        .I2(Q[3]),
        .O(\l_data_tx_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[5]_i_1 
       (.I0(l_data_tx_int[4]),
        .I1(CO),
        .I2(Q[4]),
        .O(\l_data_tx_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[6]_i_1 
       (.I0(l_data_tx_int[5]),
        .I1(CO),
        .I2(Q[5]),
        .O(\l_data_tx_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[7]_i_1 
       (.I0(l_data_tx_int[6]),
        .I1(CO),
        .I2(Q[6]),
        .O(\l_data_tx_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[8]_i_1 
       (.I0(l_data_tx_int[7]),
        .I1(CO),
        .I2(Q[7]),
        .O(\l_data_tx_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \l_data_tx_int[9]_i_1 
       (.I0(l_data_tx_int[8]),
        .I1(CO),
        .I2(Q[8]),
        .O(\l_data_tx_int[9]_i_1_n_0 ));
  FDCE \l_data_tx_int_reg[0] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(D),
        .Q(l_data_tx_int[0]));
  FDCE \l_data_tx_int_reg[10] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[10]_i_1_n_0 ),
        .Q(l_data_tx_int[10]));
  FDCE \l_data_tx_int_reg[11] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[11]_i_1_n_0 ),
        .Q(l_data_tx_int[11]));
  FDCE \l_data_tx_int_reg[12] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[12]_i_1_n_0 ),
        .Q(l_data_tx_int[12]));
  FDCE \l_data_tx_int_reg[13] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[13]_i_1_n_0 ),
        .Q(l_data_tx_int[13]));
  FDCE \l_data_tx_int_reg[14] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[14]_i_1_n_0 ),
        .Q(l_data_tx_int[14]));
  FDCE \l_data_tx_int_reg[15] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[15]_i_1_n_0 ),
        .Q(l_data_tx_int[15]));
  FDCE \l_data_tx_int_reg[16] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[16]_i_1_n_0 ),
        .Q(l_data_tx_int[16]));
  FDCE \l_data_tx_int_reg[17] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[17]_i_1_n_0 ),
        .Q(l_data_tx_int[17]));
  FDCE \l_data_tx_int_reg[18] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[18]_i_1_n_0 ),
        .Q(l_data_tx_int[18]));
  FDCE \l_data_tx_int_reg[19] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[19]_i_1_n_0 ),
        .Q(l_data_tx_int[19]));
  FDCE \l_data_tx_int_reg[1] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[1]_i_1_n_0 ),
        .Q(l_data_tx_int[1]));
  FDCE \l_data_tx_int_reg[20] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[20]_i_1_n_0 ),
        .Q(l_data_tx_int[20]));
  FDCE \l_data_tx_int_reg[21] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[21]_i_1_n_0 ),
        .Q(l_data_tx_int[21]));
  FDCE \l_data_tx_int_reg[22] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[22]_i_1_n_0 ),
        .Q(l_data_tx_int[22]));
  FDCE \l_data_tx_int_reg[23] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[23]_i_2_n_0 ),
        .Q(p_0_in));
  FDCE \l_data_tx_int_reg[2] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[2]_i_1_n_0 ),
        .Q(l_data_tx_int[2]));
  FDCE \l_data_tx_int_reg[3] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[3]_i_1_n_0 ),
        .Q(l_data_tx_int[3]));
  FDCE \l_data_tx_int_reg[4] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[4]_i_1_n_0 ),
        .Q(l_data_tx_int[4]));
  FDCE \l_data_tx_int_reg[5] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[5]_i_1_n_0 ),
        .Q(l_data_tx_int[5]));
  FDCE \l_data_tx_int_reg[6] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[6]_i_1_n_0 ),
        .Q(l_data_tx_int[6]));
  FDCE \l_data_tx_int_reg[7] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[7]_i_1_n_0 ),
        .Q(l_data_tx_int[7]));
  FDCE \l_data_tx_int_reg[8] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[8]_i_1_n_0 ),
        .Q(l_data_tx_int[8]));
  FDCE \l_data_tx_int_reg[9] 
       (.C(mclk),
        .CE(l_data_tx_int_0),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\l_data_tx_int[9]_i_1_n_0 ),
        .Q(l_data_tx_int[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_data_rx_int3_carry
       (.CI(1'b0),
        .CO({r_data_rx_int3_carry_n_0,r_data_rx_int3_carry_n_1,r_data_rx_int3_carry_n_2,r_data_rx_int3_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_data_rx_int3_carry_i_1_n_0,r_data_rx_int3_carry_i_2_n_0,r_data_rx_int3_carry_i_3_n_0,ws_cnt0[1]}),
        .O(NLW_r_data_rx_int3_carry_O_UNCONNECTED[3:0]),
        .S({r_data_rx_int3_carry_i_5_n_0,r_data_rx_int3_carry_i_6_n_0,r_data_rx_int3_carry_i_7_n_0,r_data_rx_int3_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_data_rx_int3_carry__0
       (.CI(r_data_rx_int3_carry_n_0),
        .CO({r_data_rx_int3_carry__0_n_0,r_data_rx_int3_carry__0_n_1,r_data_rx_int3_carry__0_n_2,r_data_rx_int3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_data_rx_int3_carry__0_i_1_n_0,r_data_rx_int3_carry__0_i_2_n_0,r_data_rx_int3_carry__0_i_3_n_0,r_data_rx_int3_carry__0_i_4_n_0}),
        .O(NLW_r_data_rx_int3_carry__0_O_UNCONNECTED[3:0]),
        .S({r_data_rx_int3_carry__0_i_5_n_0,r_data_rx_int3_carry__0_i_6_n_0,r_data_rx_int3_carry__0_i_7_n_0,r_data_rx_int3_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__0_i_1
       (.I0(ws_cnt0[15]),
        .I1(ws_cnt0[14]),
        .O(r_data_rx_int3_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__0_i_2
       (.I0(ws_cnt0[13]),
        .I1(ws_cnt0[12]),
        .O(r_data_rx_int3_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__0_i_3
       (.I0(ws_cnt0[11]),
        .I1(ws_cnt0[10]),
        .O(r_data_rx_int3_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__0_i_4
       (.I0(ws_cnt0[9]),
        .I1(ws_cnt0[8]),
        .O(r_data_rx_int3_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__0_i_5
       (.I0(ws_cnt0[14]),
        .I1(ws_cnt0[15]),
        .O(r_data_rx_int3_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__0_i_6
       (.I0(ws_cnt0[12]),
        .I1(ws_cnt0[13]),
        .O(r_data_rx_int3_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__0_i_7
       (.I0(ws_cnt0[10]),
        .I1(ws_cnt0[11]),
        .O(r_data_rx_int3_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__0_i_8
       (.I0(ws_cnt0[8]),
        .I1(ws_cnt0[9]),
        .O(r_data_rx_int3_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_data_rx_int3_carry__1
       (.CI(r_data_rx_int3_carry__0_n_0),
        .CO({r_data_rx_int3_carry__1_n_0,r_data_rx_int3_carry__1_n_1,r_data_rx_int3_carry__1_n_2,r_data_rx_int3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({r_data_rx_int3_carry__1_i_1_n_0,r_data_rx_int3_carry__1_i_2_n_0,r_data_rx_int3_carry__1_i_3_n_0,r_data_rx_int3_carry__1_i_4_n_0}),
        .O(NLW_r_data_rx_int3_carry__1_O_UNCONNECTED[3:0]),
        .S({r_data_rx_int3_carry__1_i_5_n_0,r_data_rx_int3_carry__1_i_6_n_0,r_data_rx_int3_carry__1_i_7_n_0,r_data_rx_int3_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__1_i_1
       (.I0(ws_cnt0[23]),
        .I1(ws_cnt0[22]),
        .O(r_data_rx_int3_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__1_i_2
       (.I0(ws_cnt0[21]),
        .I1(ws_cnt0[20]),
        .O(r_data_rx_int3_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__1_i_3
       (.I0(ws_cnt0[19]),
        .I1(ws_cnt0[18]),
        .O(r_data_rx_int3_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__1_i_4
       (.I0(ws_cnt0[17]),
        .I1(ws_cnt0[16]),
        .O(r_data_rx_int3_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__1_i_5
       (.I0(ws_cnt0[22]),
        .I1(ws_cnt0[23]),
        .O(r_data_rx_int3_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__1_i_6
       (.I0(ws_cnt0[20]),
        .I1(ws_cnt0[21]),
        .O(r_data_rx_int3_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__1_i_7
       (.I0(ws_cnt0[18]),
        .I1(ws_cnt0[19]),
        .O(r_data_rx_int3_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__1_i_8
       (.I0(ws_cnt0[16]),
        .I1(ws_cnt0[17]),
        .O(r_data_rx_int3_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 r_data_rx_int3_carry__2
       (.CI(r_data_rx_int3_carry__1_n_0),
        .CO({r_data_rx_int3,r_data_rx_int3_carry__2_n_1,r_data_rx_int3_carry__2_n_2,r_data_rx_int3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({r_data_rx_int3_carry__2_i_1_n_0,r_data_rx_int3_carry__2_i_2_n_0,r_data_rx_int3_carry__2_i_3_n_0,r_data_rx_int3_carry__2_i_4_n_0}),
        .O(NLW_r_data_rx_int3_carry__2_O_UNCONNECTED[3:0]),
        .S({r_data_rx_int3_carry__2_i_5_n_0,r_data_rx_int3_carry__2_i_6_n_0,r_data_rx_int3_carry__2_i_7_n_0,r_data_rx_int3_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    r_data_rx_int3_carry__2_i_1
       (.I0(ws_cnt0[30]),
        .I1(ws_cnt0[31]),
        .O(r_data_rx_int3_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__2_i_2
       (.I0(ws_cnt0[29]),
        .I1(ws_cnt0[28]),
        .O(r_data_rx_int3_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__2_i_3
       (.I0(ws_cnt0[27]),
        .I1(ws_cnt0[26]),
        .O(r_data_rx_int3_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry__2_i_4
       (.I0(ws_cnt0[25]),
        .I1(ws_cnt0[24]),
        .O(r_data_rx_int3_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__2_i_5
       (.I0(ws_cnt0[30]),
        .I1(ws_cnt0[31]),
        .O(r_data_rx_int3_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__2_i_6
       (.I0(ws_cnt0[28]),
        .I1(ws_cnt0[29]),
        .O(r_data_rx_int3_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__2_i_7
       (.I0(ws_cnt0[26]),
        .I1(ws_cnt0[27]),
        .O(r_data_rx_int3_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry__2_i_8
       (.I0(ws_cnt0[24]),
        .I1(ws_cnt0[25]),
        .O(r_data_rx_int3_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry_i_1
       (.I0(ws_cnt0[7]),
        .I1(ws_cnt0[6]),
        .O(r_data_rx_int3_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry_i_2
       (.I0(ws_cnt0[5]),
        .I1(ws_cnt0[4]),
        .O(r_data_rx_int3_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_data_rx_int3_carry_i_3
       (.I0(ws_cnt0[3]),
        .I1(ws_cnt0[2]),
        .O(r_data_rx_int3_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_data_rx_int3_carry_i_4
       (.CI(1'b0),
        .CO({r_data_rx_int3_carry_i_4_n_0,r_data_rx_int3_carry_i_4_n_1,r_data_rx_int3_carry_i_4_n_2,r_data_rx_int3_carry_i_4_n_3}),
        .CYINIT(ws_cnt_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[4:1]),
        .S(ws_cnt_reg[4:1]));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry_i_5
       (.I0(ws_cnt0[6]),
        .I1(ws_cnt0[7]),
        .O(r_data_rx_int3_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry_i_6
       (.I0(ws_cnt0[4]),
        .I1(ws_cnt0[5]),
        .O(r_data_rx_int3_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry_i_7
       (.I0(ws_cnt0[2]),
        .I1(ws_cnt0[3]),
        .O(r_data_rx_int3_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_data_rx_int3_carry_i_8
       (.I0(ws_cnt_reg[0]),
        .I1(ws_cnt0[1]),
        .O(r_data_rx_int3_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sclk_cnt1_carry
       (.CI(1'b0),
        .CO({sclk_cnt1_carry_n_0,sclk_cnt1_carry_n_1,sclk_cnt1_carry_n_2,sclk_cnt1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sclk_cnt1_carry_i_1_n_0}),
        .O(NLW_sclk_cnt1_carry_O_UNCONNECTED[3:0]),
        .S({sclk_cnt1_carry_i_2_n_0,sclk_cnt1_carry_i_3_n_0,sclk_cnt1_carry_i_4_n_0,sclk_cnt1_carry_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sclk_cnt1_carry__0
       (.CI(sclk_cnt1_carry_n_0),
        .CO({sclk_cnt1_carry__0_n_0,sclk_cnt1_carry__0_n_1,sclk_cnt1_carry__0_n_2,sclk_cnt1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sclk_cnt1_carry__0_O_UNCONNECTED[3:0]),
        .S({sclk_cnt1_carry__0_i_1_n_0,sclk_cnt1_carry__0_i_2_n_0,sclk_cnt1_carry__0_i_3_n_0,sclk_cnt1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__0_i_1
       (.I0(sclk_cnt_reg[14]),
        .I1(sclk_cnt_reg[15]),
        .O(sclk_cnt1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__0_i_2
       (.I0(sclk_cnt_reg[12]),
        .I1(sclk_cnt_reg[13]),
        .O(sclk_cnt1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__0_i_3
       (.I0(sclk_cnt_reg[10]),
        .I1(sclk_cnt_reg[11]),
        .O(sclk_cnt1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__0_i_4
       (.I0(sclk_cnt_reg[8]),
        .I1(sclk_cnt_reg[9]),
        .O(sclk_cnt1_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sclk_cnt1_carry__1
       (.CI(sclk_cnt1_carry__0_n_0),
        .CO({sclk_cnt1_carry__1_n_0,sclk_cnt1_carry__1_n_1,sclk_cnt1_carry__1_n_2,sclk_cnt1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sclk_cnt1_carry__1_O_UNCONNECTED[3:0]),
        .S({sclk_cnt1_carry__1_i_1_n_0,sclk_cnt1_carry__1_i_2_n_0,sclk_cnt1_carry__1_i_3_n_0,sclk_cnt1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__1_i_1
       (.I0(sclk_cnt_reg[22]),
        .I1(sclk_cnt_reg[23]),
        .O(sclk_cnt1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__1_i_2
       (.I0(sclk_cnt_reg[20]),
        .I1(sclk_cnt_reg[21]),
        .O(sclk_cnt1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__1_i_3
       (.I0(sclk_cnt_reg[18]),
        .I1(sclk_cnt_reg[19]),
        .O(sclk_cnt1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__1_i_4
       (.I0(sclk_cnt_reg[16]),
        .I1(sclk_cnt_reg[17]),
        .O(sclk_cnt1_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sclk_cnt1_carry__2
       (.CI(sclk_cnt1_carry__1_n_0),
        .CO({sclk_cnt1,sclk_cnt1_carry__2_n_1,sclk_cnt1_carry__2_n_2,sclk_cnt1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sclk_cnt_reg[31],1'b0,1'b0,1'b0}),
        .O(NLW_sclk_cnt1_carry__2_O_UNCONNECTED[3:0]),
        .S({sclk_cnt1_carry__2_i_1_n_0,sclk_cnt1_carry__2_i_2_n_0,sclk_cnt1_carry__2_i_3_n_0,sclk_cnt1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__2_i_1
       (.I0(sclk_cnt_reg[30]),
        .I1(sclk_cnt_reg[31]),
        .O(sclk_cnt1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__2_i_2
       (.I0(sclk_cnt_reg[28]),
        .I1(sclk_cnt_reg[29]),
        .O(sclk_cnt1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__2_i_3
       (.I0(sclk_cnt_reg[26]),
        .I1(sclk_cnt_reg[27]),
        .O(sclk_cnt1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry__2_i_4
       (.I0(sclk_cnt_reg[24]),
        .I1(sclk_cnt_reg[25]),
        .O(sclk_cnt1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry_i_1
       (.I0(sclk_cnt_reg[0]),
        .I1(sclk_cnt_reg[1]),
        .O(sclk_cnt1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry_i_2
       (.I0(sclk_cnt_reg[6]),
        .I1(sclk_cnt_reg[7]),
        .O(sclk_cnt1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry_i_3
       (.I0(sclk_cnt_reg[4]),
        .I1(sclk_cnt_reg[5]),
        .O(sclk_cnt1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sclk_cnt1_carry_i_4
       (.I0(sclk_cnt_reg[2]),
        .I1(sclk_cnt_reg[3]),
        .O(sclk_cnt1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sclk_cnt1_carry_i_5
       (.I0(sclk_cnt_reg[0]),
        .I1(sclk_cnt_reg[1]),
        .O(sclk_cnt1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[0]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[3]),
        .O(\sclk_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[0]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[2]),
        .O(\sclk_cnt[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[0]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[1]),
        .O(\sclk_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sclk_cnt[0]_i_5 
       (.I0(sclk_cnt_reg[0]),
        .I1(sclk_cnt1),
        .O(\sclk_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[12]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[15]),
        .O(\sclk_cnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[12]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[14]),
        .O(\sclk_cnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[12]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[13]),
        .O(\sclk_cnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[12]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[12]),
        .O(\sclk_cnt[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[16]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[19]),
        .O(\sclk_cnt[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[16]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[18]),
        .O(\sclk_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[16]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[17]),
        .O(\sclk_cnt[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[16]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[16]),
        .O(\sclk_cnt[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[20]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[23]),
        .O(\sclk_cnt[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[20]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[22]),
        .O(\sclk_cnt[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[20]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[21]),
        .O(\sclk_cnt[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[20]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[20]),
        .O(\sclk_cnt[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[24]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[27]),
        .O(\sclk_cnt[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[24]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[26]),
        .O(\sclk_cnt[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[24]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[25]),
        .O(\sclk_cnt[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[24]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[24]),
        .O(\sclk_cnt[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[28]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[31]),
        .O(\sclk_cnt[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[28]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[30]),
        .O(\sclk_cnt[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[28]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[29]),
        .O(\sclk_cnt[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[28]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[28]),
        .O(\sclk_cnt[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[4]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[7]),
        .O(\sclk_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[4]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[6]),
        .O(\sclk_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[4]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[5]),
        .O(\sclk_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[4]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[4]),
        .O(\sclk_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[8]_i_2 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[11]),
        .O(\sclk_cnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[8]_i_3 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[10]),
        .O(\sclk_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[8]_i_4 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[9]),
        .O(\sclk_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sclk_cnt[8]_i_5 
       (.I0(sclk_cnt1),
        .I1(sclk_cnt_reg[8]),
        .O(\sclk_cnt[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[0] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[0]_i_1_n_7 ),
        .Q(sclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sclk_cnt_reg[0]_i_1_n_0 ,\sclk_cnt_reg[0]_i_1_n_1 ,\sclk_cnt_reg[0]_i_1_n_2 ,\sclk_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sclk_cnt1}),
        .O({\sclk_cnt_reg[0]_i_1_n_4 ,\sclk_cnt_reg[0]_i_1_n_5 ,\sclk_cnt_reg[0]_i_1_n_6 ,\sclk_cnt_reg[0]_i_1_n_7 }),
        .S({\sclk_cnt[0]_i_2_n_0 ,\sclk_cnt[0]_i_3_n_0 ,\sclk_cnt[0]_i_4_n_0 ,\sclk_cnt[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[10] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[8]_i_1_n_5 ),
        .Q(sclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[11] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[8]_i_1_n_4 ),
        .Q(sclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[12] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[12]_i_1_n_7 ),
        .Q(sclk_cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[12]_i_1 
       (.CI(\sclk_cnt_reg[8]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[12]_i_1_n_0 ,\sclk_cnt_reg[12]_i_1_n_1 ,\sclk_cnt_reg[12]_i_1_n_2 ,\sclk_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[12]_i_1_n_4 ,\sclk_cnt_reg[12]_i_1_n_5 ,\sclk_cnt_reg[12]_i_1_n_6 ,\sclk_cnt_reg[12]_i_1_n_7 }),
        .S({\sclk_cnt[12]_i_2_n_0 ,\sclk_cnt[12]_i_3_n_0 ,\sclk_cnt[12]_i_4_n_0 ,\sclk_cnt[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[13] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[12]_i_1_n_6 ),
        .Q(sclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[14] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[12]_i_1_n_5 ),
        .Q(sclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[15] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[12]_i_1_n_4 ),
        .Q(sclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[16] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[16]_i_1_n_7 ),
        .Q(sclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[16]_i_1 
       (.CI(\sclk_cnt_reg[12]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[16]_i_1_n_0 ,\sclk_cnt_reg[16]_i_1_n_1 ,\sclk_cnt_reg[16]_i_1_n_2 ,\sclk_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[16]_i_1_n_4 ,\sclk_cnt_reg[16]_i_1_n_5 ,\sclk_cnt_reg[16]_i_1_n_6 ,\sclk_cnt_reg[16]_i_1_n_7 }),
        .S({\sclk_cnt[16]_i_2_n_0 ,\sclk_cnt[16]_i_3_n_0 ,\sclk_cnt[16]_i_4_n_0 ,\sclk_cnt[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[17] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[16]_i_1_n_6 ),
        .Q(sclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[18] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[16]_i_1_n_5 ),
        .Q(sclk_cnt_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[19] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[16]_i_1_n_4 ),
        .Q(sclk_cnt_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[1] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[0]_i_1_n_6 ),
        .Q(sclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[20] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[20]_i_1_n_7 ),
        .Q(sclk_cnt_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[20]_i_1 
       (.CI(\sclk_cnt_reg[16]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[20]_i_1_n_0 ,\sclk_cnt_reg[20]_i_1_n_1 ,\sclk_cnt_reg[20]_i_1_n_2 ,\sclk_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[20]_i_1_n_4 ,\sclk_cnt_reg[20]_i_1_n_5 ,\sclk_cnt_reg[20]_i_1_n_6 ,\sclk_cnt_reg[20]_i_1_n_7 }),
        .S({\sclk_cnt[20]_i_2_n_0 ,\sclk_cnt[20]_i_3_n_0 ,\sclk_cnt[20]_i_4_n_0 ,\sclk_cnt[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[21] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[20]_i_1_n_6 ),
        .Q(sclk_cnt_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[22] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[20]_i_1_n_5 ),
        .Q(sclk_cnt_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[23] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[20]_i_1_n_4 ),
        .Q(sclk_cnt_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[24] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[24]_i_1_n_7 ),
        .Q(sclk_cnt_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[24]_i_1 
       (.CI(\sclk_cnt_reg[20]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[24]_i_1_n_0 ,\sclk_cnt_reg[24]_i_1_n_1 ,\sclk_cnt_reg[24]_i_1_n_2 ,\sclk_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[24]_i_1_n_4 ,\sclk_cnt_reg[24]_i_1_n_5 ,\sclk_cnt_reg[24]_i_1_n_6 ,\sclk_cnt_reg[24]_i_1_n_7 }),
        .S({\sclk_cnt[24]_i_2_n_0 ,\sclk_cnt[24]_i_3_n_0 ,\sclk_cnt[24]_i_4_n_0 ,\sclk_cnt[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[25] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[24]_i_1_n_6 ),
        .Q(sclk_cnt_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[26] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[24]_i_1_n_5 ),
        .Q(sclk_cnt_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[27] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[24]_i_1_n_4 ),
        .Q(sclk_cnt_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[28] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[28]_i_1_n_7 ),
        .Q(sclk_cnt_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[28]_i_1 
       (.CI(\sclk_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_sclk_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\sclk_cnt_reg[28]_i_1_n_1 ,\sclk_cnt_reg[28]_i_1_n_2 ,\sclk_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[28]_i_1_n_4 ,\sclk_cnt_reg[28]_i_1_n_5 ,\sclk_cnt_reg[28]_i_1_n_6 ,\sclk_cnt_reg[28]_i_1_n_7 }),
        .S({\sclk_cnt[28]_i_2_n_0 ,\sclk_cnt[28]_i_3_n_0 ,\sclk_cnt[28]_i_4_n_0 ,\sclk_cnt[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[29] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[28]_i_1_n_6 ),
        .Q(sclk_cnt_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[2] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[0]_i_1_n_5 ),
        .Q(sclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[30] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[28]_i_1_n_5 ),
        .Q(sclk_cnt_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[31] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[28]_i_1_n_4 ),
        .Q(sclk_cnt_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[3] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[0]_i_1_n_4 ),
        .Q(sclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[4] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[4]_i_1_n_7 ),
        .Q(sclk_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[4]_i_1 
       (.CI(\sclk_cnt_reg[0]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[4]_i_1_n_0 ,\sclk_cnt_reg[4]_i_1_n_1 ,\sclk_cnt_reg[4]_i_1_n_2 ,\sclk_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[4]_i_1_n_4 ,\sclk_cnt_reg[4]_i_1_n_5 ,\sclk_cnt_reg[4]_i_1_n_6 ,\sclk_cnt_reg[4]_i_1_n_7 }),
        .S({\sclk_cnt[4]_i_2_n_0 ,\sclk_cnt[4]_i_3_n_0 ,\sclk_cnt[4]_i_4_n_0 ,\sclk_cnt[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[5] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[4]_i_1_n_6 ),
        .Q(sclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[6] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[4]_i_1_n_5 ),
        .Q(sclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[7] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[4]_i_1_n_4 ),
        .Q(sclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[8] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[8]_i_1_n_7 ),
        .Q(sclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sclk_cnt_reg[8]_i_1 
       (.CI(\sclk_cnt_reg[4]_i_1_n_0 ),
        .CO({\sclk_cnt_reg[8]_i_1_n_0 ,\sclk_cnt_reg[8]_i_1_n_1 ,\sclk_cnt_reg[8]_i_1_n_2 ,\sclk_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sclk_cnt_reg[8]_i_1_n_4 ,\sclk_cnt_reg[8]_i_1_n_5 ,\sclk_cnt_reg[8]_i_1_n_6 ,\sclk_cnt_reg[8]_i_1_n_7 }),
        .S({\sclk_cnt[8]_i_2_n_0 ,\sclk_cnt[8]_i_3_n_0 ,\sclk_cnt[8]_i_4_n_0 ,\sclk_cnt[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \sclk_cnt_reg[9] 
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\sclk_cnt_reg[8]_i_1_n_6 ),
        .Q(sclk_cnt_reg[9]));
  LUT1 #(
    .INIT(2'h1)) 
    sclk_int_i_1
       (.I0(sclk_cnt1),
        .O(p_1_in));
  LUT1 #(
    .INIT(2'h1)) 
    sclk_int_i_2
       (.I0(sclk_int_reg_0),
        .O(sclk_int_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    sclk_int_reg
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(sclk_int_i_2_n_0),
        .Q(sclk_int_reg_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sd_tx1_carry
       (.CI(1'b0),
        .CO({sd_tx1_carry_n_0,sd_tx1_carry_n_1,sd_tx1_carry_n_2,sd_tx1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sd_tx1_carry_i_1_n_0,1'b0,sd_tx1_carry_i_2_n_0}),
        .O(NLW_sd_tx1_carry_O_UNCONNECTED[3:0]),
        .S({sd_tx1_carry_i_3_n_0,sd_tx1_carry_i_4_n_0,sd_tx1_carry_i_5_n_0,sd_tx1_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sd_tx1_carry__0
       (.CI(sd_tx1_carry_n_0),
        .CO({sd_tx1_carry__0_n_0,sd_tx1_carry__0_n_1,sd_tx1_carry__0_n_2,sd_tx1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sd_tx1_carry__0_O_UNCONNECTED[3:0]),
        .S({sd_tx1_carry__0_i_1_n_0,sd_tx1_carry__0_i_2_n_0,sd_tx1_carry__0_i_3_n_0,sd_tx1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__0_i_1
       (.I0(ws_cnt0[14]),
        .I1(ws_cnt0[15]),
        .O(sd_tx1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__0_i_2
       (.I0(ws_cnt0[12]),
        .I1(ws_cnt0[13]),
        .O(sd_tx1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__0_i_3
       (.I0(ws_cnt0[10]),
        .I1(ws_cnt0[11]),
        .O(sd_tx1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__0_i_4
       (.I0(ws_cnt0[8]),
        .I1(ws_cnt0[9]),
        .O(sd_tx1_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__0_i_5
       (.CI(sd_tx1_carry__0_i_6_n_0),
        .CO({sd_tx1_carry__0_i_5_n_0,sd_tx1_carry__0_i_5_n_1,sd_tx1_carry__0_i_5_n_2,sd_tx1_carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[16:13]),
        .S(ws_cnt_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__0_i_6
       (.CI(sd_tx1_carry_i_7_n_0),
        .CO({sd_tx1_carry__0_i_6_n_0,sd_tx1_carry__0_i_6_n_1,sd_tx1_carry__0_i_6_n_2,sd_tx1_carry__0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[12:9]),
        .S(ws_cnt_reg[12:9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sd_tx1_carry__1
       (.CI(sd_tx1_carry__0_n_0),
        .CO({sd_tx1_carry__1_n_0,sd_tx1_carry__1_n_1,sd_tx1_carry__1_n_2,sd_tx1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sd_tx1_carry__1_O_UNCONNECTED[3:0]),
        .S({sd_tx1_carry__1_i_1_n_0,sd_tx1_carry__1_i_2_n_0,sd_tx1_carry__1_i_3_n_0,sd_tx1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__1_i_1
       (.I0(ws_cnt0[22]),
        .I1(ws_cnt0[23]),
        .O(sd_tx1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__1_i_2
       (.I0(ws_cnt0[20]),
        .I1(ws_cnt0[21]),
        .O(sd_tx1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__1_i_3
       (.I0(ws_cnt0[18]),
        .I1(ws_cnt0[19]),
        .O(sd_tx1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__1_i_4
       (.I0(ws_cnt0[16]),
        .I1(ws_cnt0[17]),
        .O(sd_tx1_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__1_i_5
       (.CI(sd_tx1_carry__1_i_6_n_0),
        .CO({sd_tx1_carry__1_i_5_n_0,sd_tx1_carry__1_i_5_n_1,sd_tx1_carry__1_i_5_n_2,sd_tx1_carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[24:21]),
        .S(ws_cnt_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__1_i_6
       (.CI(sd_tx1_carry__0_i_5_n_0),
        .CO({sd_tx1_carry__1_i_6_n_0,sd_tx1_carry__1_i_6_n_1,sd_tx1_carry__1_i_6_n_2,sd_tx1_carry__1_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[20:17]),
        .S(ws_cnt_reg[20:17]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sd_tx1_carry__2
       (.CI(sd_tx1_carry__1_n_0),
        .CO({sd_tx1,sd_tx1_carry__2_n_1,sd_tx1_carry__2_n_2,sd_tx1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({ws_cnt0[31],1'b0,1'b0,1'b0}),
        .O(NLW_sd_tx1_carry__2_O_UNCONNECTED[3:0]),
        .S({sd_tx1_carry__2_i_2_n_0,sd_tx1_carry__2_i_3_n_0,sd_tx1_carry__2_i_4_n_0,sd_tx1_carry__2_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__2_i_1
       (.CI(sd_tx1_carry__2_i_6_n_0),
        .CO({NLW_sd_tx1_carry__2_i_1_CO_UNCONNECTED[3:2],sd_tx1_carry__2_i_1_n_2,sd_tx1_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sd_tx1_carry__2_i_1_O_UNCONNECTED[3],ws_cnt0[31:29]}),
        .S({1'b0,ws_cnt_reg[31:29]}));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__2_i_2
       (.I0(ws_cnt0[30]),
        .I1(ws_cnt0[31]),
        .O(sd_tx1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__2_i_3
       (.I0(ws_cnt0[28]),
        .I1(ws_cnt0[29]),
        .O(sd_tx1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__2_i_4
       (.I0(ws_cnt0[26]),
        .I1(ws_cnt0[27]),
        .O(sd_tx1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry__2_i_5
       (.I0(ws_cnt0[24]),
        .I1(ws_cnt0[25]),
        .O(sd_tx1_carry__2_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry__2_i_6
       (.CI(sd_tx1_carry__1_i_5_n_0),
        .CO({sd_tx1_carry__2_i_6_n_0,sd_tx1_carry__2_i_6_n_1,sd_tx1_carry__2_i_6_n_2,sd_tx1_carry__2_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[28:25]),
        .S(ws_cnt_reg[28:25]));
  LUT2 #(
    .INIT(4'h7)) 
    sd_tx1_carry_i_1
       (.I0(ws_cnt0[5]),
        .I1(ws_cnt0[4]),
        .O(sd_tx1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sd_tx1_carry_i_2
       (.I0(ws_cnt_reg[0]),
        .I1(ws_cnt0[1]),
        .O(sd_tx1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry_i_3
       (.I0(ws_cnt0[6]),
        .I1(ws_cnt0[7]),
        .O(sd_tx1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sd_tx1_carry_i_4
       (.I0(ws_cnt0[4]),
        .I1(ws_cnt0[5]),
        .O(sd_tx1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sd_tx1_carry_i_5
       (.I0(ws_cnt0[2]),
        .I1(ws_cnt0[3]),
        .O(sd_tx1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sd_tx1_carry_i_6
       (.I0(ws_cnt0[1]),
        .I1(ws_cnt_reg[0]),
        .O(sd_tx1_carry_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sd_tx1_carry_i_7
       (.CI(r_data_rx_int3_carry_i_4_n_0),
        .CO({sd_tx1_carry_i_7_n_0,sd_tx1_carry_i_7_n_1,sd_tx1_carry_i_7_n_2,sd_tx1_carry_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ws_cnt0[8:5]),
        .S(ws_cnt_reg[8:5]));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    sd_tx_i_1
       (.I0(p_0_in),
        .I1(ws_int_reg_0),
        .I2(sclk_int_reg_0),
        .I3(sd_tx1),
        .I4(sd_tx_i_2_n_0),
        .I5(ac_pbdat_0),
        .O(sd_tx_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sd_tx_i_2
       (.I0(CO),
        .I1(sclk_cnt1),
        .O(sd_tx_i_2_n_0));
  FDCE sd_tx_reg
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(sd_tx_i_1_n_0),
        .Q(ac_pbdat_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ws_cnt1_carry
       (.CI(1'b0),
        .CO({ws_cnt1_carry_n_0,ws_cnt1_carry_n_1,ws_cnt1_carry_n_2,ws_cnt1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ws_cnt1_carry_i_1_n_0,ws_cnt1_carry_i_2_n_0,ws_cnt1_carry_i_3_n_0}),
        .O(NLW_ws_cnt1_carry_O_UNCONNECTED[3:0]),
        .S({ws_cnt1_carry_i_4_n_0,ws_cnt1_carry_i_5_n_0,ws_cnt1_carry_i_6_n_0,ws_cnt1_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ws_cnt1_carry__0
       (.CI(ws_cnt1_carry_n_0),
        .CO({ws_cnt1_carry__0_n_0,ws_cnt1_carry__0_n_1,ws_cnt1_carry__0_n_2,ws_cnt1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ws_cnt1_carry__0_O_UNCONNECTED[3:0]),
        .S({ws_cnt1_carry__0_i_1_n_0,ws_cnt1_carry__0_i_2_n_0,ws_cnt1_carry__0_i_3_n_0,ws_cnt1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__0_i_1
       (.I0(ws_cnt_reg[14]),
        .I1(ws_cnt_reg[15]),
        .O(ws_cnt1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__0_i_2
       (.I0(ws_cnt_reg[12]),
        .I1(ws_cnt_reg[13]),
        .O(ws_cnt1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__0_i_3
       (.I0(ws_cnt_reg[10]),
        .I1(ws_cnt_reg[11]),
        .O(ws_cnt1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__0_i_4
       (.I0(ws_cnt_reg[8]),
        .I1(ws_cnt_reg[9]),
        .O(ws_cnt1_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ws_cnt1_carry__1
       (.CI(ws_cnt1_carry__0_n_0),
        .CO({ws_cnt1_carry__1_n_0,ws_cnt1_carry__1_n_1,ws_cnt1_carry__1_n_2,ws_cnt1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ws_cnt1_carry__1_O_UNCONNECTED[3:0]),
        .S({ws_cnt1_carry__1_i_1_n_0,ws_cnt1_carry__1_i_2_n_0,ws_cnt1_carry__1_i_3_n_0,ws_cnt1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__1_i_1
       (.I0(ws_cnt_reg[22]),
        .I1(ws_cnt_reg[23]),
        .O(ws_cnt1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__1_i_2
       (.I0(ws_cnt_reg[20]),
        .I1(ws_cnt_reg[21]),
        .O(ws_cnt1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__1_i_3
       (.I0(ws_cnt_reg[18]),
        .I1(ws_cnt_reg[19]),
        .O(ws_cnt1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__1_i_4
       (.I0(ws_cnt_reg[16]),
        .I1(ws_cnt_reg[17]),
        .O(ws_cnt1_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ws_cnt1_carry__2
       (.CI(ws_cnt1_carry__1_n_0),
        .CO({CO,ws_cnt1_carry__2_n_1,ws_cnt1_carry__2_n_2,ws_cnt1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({ws_cnt_reg[31],1'b0,1'b0,1'b0}),
        .O(NLW_ws_cnt1_carry__2_O_UNCONNECTED[3:0]),
        .S({ws_cnt1_carry__2_i_1_n_0,ws_cnt1_carry__2_i_2_n_0,ws_cnt1_carry__2_i_3_n_0,ws_cnt1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__2_i_1
       (.I0(ws_cnt_reg[30]),
        .I1(ws_cnt_reg[31]),
        .O(ws_cnt1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__2_i_2
       (.I0(ws_cnt_reg[28]),
        .I1(ws_cnt_reg[29]),
        .O(ws_cnt1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__2_i_3
       (.I0(ws_cnt_reg[26]),
        .I1(ws_cnt_reg[27]),
        .O(ws_cnt1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry__2_i_4
       (.I0(ws_cnt_reg[24]),
        .I1(ws_cnt_reg[25]),
        .O(ws_cnt1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ws_cnt1_carry_i_1
       (.I0(ws_cnt_reg[5]),
        .I1(ws_cnt_reg[4]),
        .O(ws_cnt1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ws_cnt1_carry_i_2
       (.I0(ws_cnt_reg[3]),
        .I1(ws_cnt_reg[2]),
        .O(ws_cnt1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ws_cnt1_carry_i_3
       (.I0(ws_cnt_reg[1]),
        .I1(ws_cnt_reg[0]),
        .O(ws_cnt1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ws_cnt1_carry_i_4
       (.I0(ws_cnt_reg[6]),
        .I1(ws_cnt_reg[7]),
        .O(ws_cnt1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ws_cnt1_carry_i_5
       (.I0(ws_cnt_reg[4]),
        .I1(ws_cnt_reg[5]),
        .O(ws_cnt1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ws_cnt1_carry_i_6
       (.I0(ws_cnt_reg[2]),
        .I1(ws_cnt_reg[3]),
        .O(ws_cnt1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ws_cnt1_carry_i_7
       (.I0(ws_cnt_reg[0]),
        .I1(ws_cnt_reg[1]),
        .O(ws_cnt1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[0]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[3]),
        .O(\ws_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[0]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[2]),
        .O(\ws_cnt[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[0]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[1]),
        .O(\ws_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ws_cnt[0]_i_5 
       (.I0(ws_cnt_reg[0]),
        .I1(CO),
        .O(\ws_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[12]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[15]),
        .O(\ws_cnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[12]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[14]),
        .O(\ws_cnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[12]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[13]),
        .O(\ws_cnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[12]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[12]),
        .O(\ws_cnt[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[16]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[19]),
        .O(\ws_cnt[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[16]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[18]),
        .O(\ws_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[16]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[17]),
        .O(\ws_cnt[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[16]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[16]),
        .O(\ws_cnt[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[20]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[23]),
        .O(\ws_cnt[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[20]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[22]),
        .O(\ws_cnt[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[20]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[21]),
        .O(\ws_cnt[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[20]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[20]),
        .O(\ws_cnt[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[24]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[27]),
        .O(\ws_cnt[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[24]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[26]),
        .O(\ws_cnt[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[24]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[25]),
        .O(\ws_cnt[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[24]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[24]),
        .O(\ws_cnt[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[28]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[31]),
        .O(\ws_cnt[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[28]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[30]),
        .O(\ws_cnt[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[28]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[29]),
        .O(\ws_cnt[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[28]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[28]),
        .O(\ws_cnt[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[4]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[7]),
        .O(\ws_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[4]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[6]),
        .O(\ws_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[4]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[5]),
        .O(\ws_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[4]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[4]),
        .O(\ws_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[8]_i_2 
       (.I0(CO),
        .I1(ws_cnt_reg[11]),
        .O(\ws_cnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[8]_i_3 
       (.I0(CO),
        .I1(ws_cnt_reg[10]),
        .O(\ws_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[8]_i_4 
       (.I0(CO),
        .I1(ws_cnt_reg[9]),
        .O(\ws_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ws_cnt[8]_i_5 
       (.I0(CO),
        .I1(ws_cnt_reg[8]),
        .O(\ws_cnt[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[0] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[0]_i_1_n_7 ),
        .Q(ws_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\ws_cnt_reg[0]_i_1_n_0 ,\ws_cnt_reg[0]_i_1_n_1 ,\ws_cnt_reg[0]_i_1_n_2 ,\ws_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,CO}),
        .O({\ws_cnt_reg[0]_i_1_n_4 ,\ws_cnt_reg[0]_i_1_n_5 ,\ws_cnt_reg[0]_i_1_n_6 ,\ws_cnt_reg[0]_i_1_n_7 }),
        .S({\ws_cnt[0]_i_2_n_0 ,\ws_cnt[0]_i_3_n_0 ,\ws_cnt[0]_i_4_n_0 ,\ws_cnt[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[10] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[8]_i_1_n_5 ),
        .Q(ws_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[11] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[8]_i_1_n_4 ),
        .Q(ws_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[12] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[12]_i_1_n_7 ),
        .Q(ws_cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[12]_i_1 
       (.CI(\ws_cnt_reg[8]_i_1_n_0 ),
        .CO({\ws_cnt_reg[12]_i_1_n_0 ,\ws_cnt_reg[12]_i_1_n_1 ,\ws_cnt_reg[12]_i_1_n_2 ,\ws_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[12]_i_1_n_4 ,\ws_cnt_reg[12]_i_1_n_5 ,\ws_cnt_reg[12]_i_1_n_6 ,\ws_cnt_reg[12]_i_1_n_7 }),
        .S({\ws_cnt[12]_i_2_n_0 ,\ws_cnt[12]_i_3_n_0 ,\ws_cnt[12]_i_4_n_0 ,\ws_cnt[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[13] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[12]_i_1_n_6 ),
        .Q(ws_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[14] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[12]_i_1_n_5 ),
        .Q(ws_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[15] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[12]_i_1_n_4 ),
        .Q(ws_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[16] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[16]_i_1_n_7 ),
        .Q(ws_cnt_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[16]_i_1 
       (.CI(\ws_cnt_reg[12]_i_1_n_0 ),
        .CO({\ws_cnt_reg[16]_i_1_n_0 ,\ws_cnt_reg[16]_i_1_n_1 ,\ws_cnt_reg[16]_i_1_n_2 ,\ws_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[16]_i_1_n_4 ,\ws_cnt_reg[16]_i_1_n_5 ,\ws_cnt_reg[16]_i_1_n_6 ,\ws_cnt_reg[16]_i_1_n_7 }),
        .S({\ws_cnt[16]_i_2_n_0 ,\ws_cnt[16]_i_3_n_0 ,\ws_cnt[16]_i_4_n_0 ,\ws_cnt[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[17] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[16]_i_1_n_6 ),
        .Q(ws_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[18] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[16]_i_1_n_5 ),
        .Q(ws_cnt_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[19] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[16]_i_1_n_4 ),
        .Q(ws_cnt_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[1] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[0]_i_1_n_6 ),
        .Q(ws_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[20] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[20]_i_1_n_7 ),
        .Q(ws_cnt_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[20]_i_1 
       (.CI(\ws_cnt_reg[16]_i_1_n_0 ),
        .CO({\ws_cnt_reg[20]_i_1_n_0 ,\ws_cnt_reg[20]_i_1_n_1 ,\ws_cnt_reg[20]_i_1_n_2 ,\ws_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[20]_i_1_n_4 ,\ws_cnt_reg[20]_i_1_n_5 ,\ws_cnt_reg[20]_i_1_n_6 ,\ws_cnt_reg[20]_i_1_n_7 }),
        .S({\ws_cnt[20]_i_2_n_0 ,\ws_cnt[20]_i_3_n_0 ,\ws_cnt[20]_i_4_n_0 ,\ws_cnt[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[21] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[20]_i_1_n_6 ),
        .Q(ws_cnt_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[22] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[20]_i_1_n_5 ),
        .Q(ws_cnt_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[23] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[20]_i_1_n_4 ),
        .Q(ws_cnt_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[24] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[24]_i_1_n_7 ),
        .Q(ws_cnt_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[24]_i_1 
       (.CI(\ws_cnt_reg[20]_i_1_n_0 ),
        .CO({\ws_cnt_reg[24]_i_1_n_0 ,\ws_cnt_reg[24]_i_1_n_1 ,\ws_cnt_reg[24]_i_1_n_2 ,\ws_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[24]_i_1_n_4 ,\ws_cnt_reg[24]_i_1_n_5 ,\ws_cnt_reg[24]_i_1_n_6 ,\ws_cnt_reg[24]_i_1_n_7 }),
        .S({\ws_cnt[24]_i_2_n_0 ,\ws_cnt[24]_i_3_n_0 ,\ws_cnt[24]_i_4_n_0 ,\ws_cnt[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[25] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[24]_i_1_n_6 ),
        .Q(ws_cnt_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[26] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[24]_i_1_n_5 ),
        .Q(ws_cnt_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[27] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[24]_i_1_n_4 ),
        .Q(ws_cnt_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[28] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[28]_i_1_n_7 ),
        .Q(ws_cnt_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[28]_i_1 
       (.CI(\ws_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_ws_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\ws_cnt_reg[28]_i_1_n_1 ,\ws_cnt_reg[28]_i_1_n_2 ,\ws_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[28]_i_1_n_4 ,\ws_cnt_reg[28]_i_1_n_5 ,\ws_cnt_reg[28]_i_1_n_6 ,\ws_cnt_reg[28]_i_1_n_7 }),
        .S({\ws_cnt[28]_i_2_n_0 ,\ws_cnt[28]_i_3_n_0 ,\ws_cnt[28]_i_4_n_0 ,\ws_cnt[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[29] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[28]_i_1_n_6 ),
        .Q(ws_cnt_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[2] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[0]_i_1_n_5 ),
        .Q(ws_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[30] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[28]_i_1_n_5 ),
        .Q(ws_cnt_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[31] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[28]_i_1_n_4 ),
        .Q(ws_cnt_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[3] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[0]_i_1_n_4 ),
        .Q(ws_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[4] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[4]_i_1_n_7 ),
        .Q(ws_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[4]_i_1 
       (.CI(\ws_cnt_reg[0]_i_1_n_0 ),
        .CO({\ws_cnt_reg[4]_i_1_n_0 ,\ws_cnt_reg[4]_i_1_n_1 ,\ws_cnt_reg[4]_i_1_n_2 ,\ws_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[4]_i_1_n_4 ,\ws_cnt_reg[4]_i_1_n_5 ,\ws_cnt_reg[4]_i_1_n_6 ,\ws_cnt_reg[4]_i_1_n_7 }),
        .S({\ws_cnt[4]_i_2_n_0 ,\ws_cnt[4]_i_3_n_0 ,\ws_cnt[4]_i_4_n_0 ,\ws_cnt[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[5] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[4]_i_1_n_6 ),
        .Q(ws_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[6] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[4]_i_1_n_5 ),
        .Q(ws_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[7] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[4]_i_1_n_4 ),
        .Q(ws_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[8] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[8]_i_1_n_7 ),
        .Q(ws_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \ws_cnt_reg[8]_i_1 
       (.CI(\ws_cnt_reg[4]_i_1_n_0 ),
        .CO({\ws_cnt_reg[8]_i_1_n_0 ,\ws_cnt_reg[8]_i_1_n_1 ,\ws_cnt_reg[8]_i_1_n_2 ,\ws_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ws_cnt_reg[8]_i_1_n_4 ,\ws_cnt_reg[8]_i_1_n_5 ,\ws_cnt_reg[8]_i_1_n_6 ,\ws_cnt_reg[8]_i_1_n_7 }),
        .S({\ws_cnt[8]_i_2_n_0 ,\ws_cnt[8]_i_3_n_0 ,\ws_cnt[8]_i_4_n_0 ,\ws_cnt[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ws_cnt_reg[9] 
       (.C(mclk),
        .CE(p_1_in),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(\ws_cnt_reg[8]_i_1_n_6 ),
        .Q(ws_cnt_reg[9]));
  LUT3 #(
    .INIT(8'hE1)) 
    ws_int_i_1
       (.I0(CO),
        .I1(sclk_cnt1),
        .I2(ws_int_reg_0),
        .O(ws_int_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ws_int_reg
       (.C(mclk),
        .CE(1'b1),
        .CLR(\ws_cnt_reg[0]_0 ),
        .D(ws_int_i_1_n_0),
        .Q(ws_int_reg_0));
endmodule

(* ORIG_REF_NAME = "input_interface" *) 
module design_1_audio_interface_wrap_0_0_input_interface
   (input_interface_0_l_valid,
    Q,
    \l_data_store_reg[23]_0 ,
    sys_clk,
    \l_data_out_reg[23]_0 ,
    reset,
    i2s_to_fpc_0_op_in_ready_0,
    D);
  output input_interface_0_l_valid;
  output [23:0]Q;
  input \l_data_store_reg[23]_0 ;
  input sys_clk;
  input \l_data_out_reg[23]_0 ;
  input reset;
  input i2s_to_fpc_0_op_in_ready_0;
  input [23:0]D;

  wire [23:0]D;
  wire [23:0]Q;
  wire i2s_to_fpc_0_op_in_ready_0;
  wire input_interface_0_l_valid;
  wire \l_data_out_reg[23]_0 ;
  wire [23:0]l_data_store;
  wire \l_data_store_reg[23]_0 ;
  wire l_sent;
  wire l_sent_i_1_n_0;
  wire l_stored;
  wire l_stored_i_1_n_0;
  wire l_stored_i_2_n_0;
  wire reset;
  wire sys_clk;

  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[16]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[17]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[18]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[19]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[20]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[21]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[22]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[23]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_out_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_data_store[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[0] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[0]),
        .Q(l_data_store[0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[10] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[10]),
        .Q(l_data_store[10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[11] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[11]),
        .Q(l_data_store[11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[12] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[12]),
        .Q(l_data_store[12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[13] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[13]),
        .Q(l_data_store[13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[14] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[14]),
        .Q(l_data_store[14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[15] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[15]),
        .Q(l_data_store[15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[16] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[16]),
        .Q(l_data_store[16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[17] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[17]),
        .Q(l_data_store[17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[18] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[18]),
        .Q(l_data_store[18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[19] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[19]),
        .Q(l_data_store[19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[1] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[1]),
        .Q(l_data_store[1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[20] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[20]),
        .Q(l_data_store[20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[21] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[21]),
        .Q(l_data_store[21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[22] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[22]),
        .Q(l_data_store[22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[23] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[23]),
        .Q(l_data_store[23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[2] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[2]),
        .Q(l_data_store[2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[3] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[3]),
        .Q(l_data_store[3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[4] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[4]),
        .Q(l_data_store[4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[5] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[5]),
        .Q(l_data_store[5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[6] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[6]),
        .Q(l_data_store[6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[7] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[7]),
        .Q(l_data_store[7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[8] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[8]),
        .Q(l_data_store[8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \l_data_store_reg[9] 
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(D[9]),
        .Q(l_data_store[9]));
  LUT3 #(
    .INIT(8'hC8)) 
    l_sent_i_1
       (.I0(i2s_to_fpc_0_op_in_ready_0),
        .I1(l_stored),
        .I2(l_sent),
        .O(l_sent_i_1_n_0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    l_sent_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_sent_i_1_n_0),
        .Q(l_sent));
  LUT1 #(
    .INIT(2'h1)) 
    l_stored_i_1
       (.I0(l_stored),
        .O(l_stored_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    l_stored_i_2
       (.I0(l_sent),
        .I1(reset),
        .O(l_stored_i_2_n_0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    l_stored_reg
       (.C(\l_data_store_reg[23]_0 ),
        .CE(l_stored_i_1_n_0),
        .CLR(l_stored_i_2_n_0),
        .D(1'b1),
        .Q(l_stored));
  FDCE #(
    .INIT(1'b0)) 
    l_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(\l_data_out_reg[23]_0 ),
        .D(l_stored),
        .Q(input_interface_0_l_valid));
endmodule

(* ORIG_REF_NAME = "output_interface" *) 
module design_1_audio_interface_wrap_0_0_output_interface
   (l_stored_reg_0,
    l_is_ready_reg_P_0,
    D,
    Q,
    sys_clk,
    l_sent_reg_0,
    reset,
    fpc_to_i2s_0_op_out_valid_0,
    CO,
    \l_data_store_reg[23]_0 ,
    \l_data_store_reg[23]_1 );
  output l_stored_reg_0;
  output l_is_ready_reg_P_0;
  output [0:0]D;
  output [22:0]Q;
  input sys_clk;
  input l_sent_reg_0;
  input reset;
  input fpc_to_i2s_0_op_out_valid_0;
  input [0:0]CO;
  input [23:0]\l_data_store_reg[23]_0 ;
  input \l_data_store_reg[23]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [22:0]Q;
  wire fpc_to_i2s_0_op_out_valid_0;
  wire \l_data_out_reg_n_0_[0] ;
  wire l_data_store0;
  wire [23:0]\l_data_store_reg[23]_0 ;
  wire \l_data_store_reg[23]_1 ;
  wire \l_data_store_reg_n_0_[0] ;
  wire \l_data_store_reg_n_0_[10] ;
  wire \l_data_store_reg_n_0_[11] ;
  wire \l_data_store_reg_n_0_[12] ;
  wire \l_data_store_reg_n_0_[13] ;
  wire \l_data_store_reg_n_0_[14] ;
  wire \l_data_store_reg_n_0_[15] ;
  wire \l_data_store_reg_n_0_[16] ;
  wire \l_data_store_reg_n_0_[17] ;
  wire \l_data_store_reg_n_0_[18] ;
  wire \l_data_store_reg_n_0_[19] ;
  wire \l_data_store_reg_n_0_[1] ;
  wire \l_data_store_reg_n_0_[20] ;
  wire \l_data_store_reg_n_0_[21] ;
  wire \l_data_store_reg_n_0_[22] ;
  wire \l_data_store_reg_n_0_[23] ;
  wire \l_data_store_reg_n_0_[2] ;
  wire \l_data_store_reg_n_0_[3] ;
  wire \l_data_store_reg_n_0_[4] ;
  wire \l_data_store_reg_n_0_[5] ;
  wire \l_data_store_reg_n_0_[6] ;
  wire \l_data_store_reg_n_0_[7] ;
  wire \l_data_store_reg_n_0_[8] ;
  wire \l_data_store_reg_n_0_[9] ;
  wire l_is_ready_reg_LDC_i_1_n_0;
  wire l_is_ready_reg_LDC_i_2_n_0;
  wire l_is_ready_reg_P_0;
  wire l_sent;
  wire l_sent_reg_0;
  wire l_stored;
  wire l_stored_i_1__0_n_0;
  wire l_stored_reg_0;
  wire reset;
  wire sys_clk;

  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[0] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[0] ),
        .Q(\l_data_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[10] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[10] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[11] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[11] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[12] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[12] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[13] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[13] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[14] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[14] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[15] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[15] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[16] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[16] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[17] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[17] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[18] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[18] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[19] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[19] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[1] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[1] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[20] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[20] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[21] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[21] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[22] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[22] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[23] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[23] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[2] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[2] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[3] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[3] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[4] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[4] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[5] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[5] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[6] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[6] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[7] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[7] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[8] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[8] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \l_data_out_reg[9] 
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(\l_data_store_reg_n_0_[9] ),
        .Q(Q[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \l_data_store[23]_i_1 
       (.I0(fpc_to_i2s_0_op_out_valid_0),
        .I1(l_is_ready_reg_P_0),
        .I2(l_stored_reg_0),
        .O(l_data_store0));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[0] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [0]),
        .Q(\l_data_store_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[10] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [10]),
        .Q(\l_data_store_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[11] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [11]),
        .Q(\l_data_store_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[12] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [12]),
        .Q(\l_data_store_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[13] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [13]),
        .Q(\l_data_store_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[14] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [14]),
        .Q(\l_data_store_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[15] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [15]),
        .Q(\l_data_store_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[16] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [16]),
        .Q(\l_data_store_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[17] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [17]),
        .Q(\l_data_store_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[18] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [18]),
        .Q(\l_data_store_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[19] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [19]),
        .Q(\l_data_store_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[1] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [1]),
        .Q(\l_data_store_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[20] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [20]),
        .Q(\l_data_store_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[21] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [21]),
        .Q(\l_data_store_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[22] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [22]),
        .Q(\l_data_store_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[23] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [23]),
        .Q(\l_data_store_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[2] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [2]),
        .Q(\l_data_store_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[3] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [3]),
        .Q(\l_data_store_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[4] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [4]),
        .Q(\l_data_store_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[5] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [5]),
        .Q(\l_data_store_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[6] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [6]),
        .Q(\l_data_store_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[7] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [7]),
        .Q(\l_data_store_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[8] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [8]),
        .Q(\l_data_store_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \l_data_store_reg[9] 
       (.C(sys_clk),
        .CE(l_data_store0),
        .CLR(\l_data_store_reg[23]_1 ),
        .D(\l_data_store_reg[23]_0 [9]),
        .Q(\l_data_store_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \l_data_tx_int[0]_i_1 
       (.I0(\l_data_out_reg_n_0_[0] ),
        .I1(CO),
        .O(D));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    l_is_ready_reg_LDC
       (.CLR(l_is_ready_reg_LDC_i_2_n_0),
        .D(1'b1),
        .G(l_stored),
        .GE(1'b1),
        .Q(l_stored_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    l_is_ready_reg_LDC_i_1
       (.I0(l_stored),
        .O(l_is_ready_reg_LDC_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    l_is_ready_reg_LDC_i_2
       (.I0(l_stored),
        .I1(reset),
        .O(l_is_ready_reg_LDC_i_2_n_0));
  (* OPT_MODIFIED = "MLO" *) 
  FDPE l_is_ready_reg_P
       (.C(sys_clk),
        .CE(l_data_store0),
        .D(1'b0),
        .PRE(l_is_ready_reg_LDC_i_1_n_0),
        .Q(l_is_ready_reg_P_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    l_sent_reg
       (.C(l_sent_reg_0),
        .CE(1'b1),
        .D(l_stored),
        .Q(l_sent),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    l_stored_i_1__0
       (.I0(reset),
        .I1(l_stored_reg_0),
        .I2(l_is_ready_reg_P_0),
        .I3(fpc_to_i2s_0_op_out_valid_0),
        .I4(l_stored),
        .O(l_stored_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    l_stored_reg
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(l_sent),
        .D(l_stored_i_1__0_n_0),
        .Q(l_stored));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_interface_wrap_0_0_srl_fifo_f
   (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_bready,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    out,
    sig_wsc2stat_status,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_bready;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input [0:0]out;
  input [1:0]sig_wsc2stat_status;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    Q,
    sel,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_push_coelsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    sig_wsc2stat_status,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_coelsc_interr_reg0;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  input [0:0]sig_wsc2stat_status;
  input [2:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [2:0]in;
  wire [1:0]out;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [0:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(sel),
        .FIFO_Full_reg_2(FIFO_Full_reg_0),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f
   (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_bready,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    out,
    sig_wsc2stat_status,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_bready;
  output \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input [0:0]out;
  input [1:0]sig_wsc2stat_status;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
  FDRE FIFO_Full_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    Q,
    FIFO_Full_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_push_coelsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sys_clk,
    FIFO_Full_reg_2,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ,
    sig_wsc2stat_status,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output FIFO_Full_reg_1;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output sig_coelsc_interr_reg0;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sys_clk;
  input FIFO_Full_reg_2;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  input [0:0]sig_wsc2stat_status;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire [0:0]\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [2:0]in;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [0:0]sig_wsc2stat_status;
  wire sys_clk;

  design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_2),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .out(out[1]),
        .sel(FIFO_Full_reg_1),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sys_clk(sys_clk));
  design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg (FIFO_Full_reg_0),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg (\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .out(out),
        .sel(FIFO_Full_reg_1),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sys_clk(sys_clk));
  FDRE FIFO_Full_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "static_delay_100" *) 
module design_1_audio_interface_wrap_0_0_static_delay_100
   (reset_0,
    m_axi_wvalid,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    \data_count_reg[0] ,
    md_error,
    Q,
    debug_static_delay_out_valid,
    cache_present_reg,
    E,
    m_axi_rready,
    m_axi_bready,
    debug_static_delay_out_data,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_wdata,
    m_axi_wstrb,
    sys_clk,
    DI,
    cache_present_reg_0,
    \data_count_reg[0]_0 ,
    m_axi_rvalid,
    m_axi_wready,
    reset,
    \temp_data_reg[33] ,
    is_stored,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_arready,
    m_axi_rdata,
    cache_fresh_reg,
    \write_segment_reg[0] ,
    debug_static_delay_in_data,
    m_axi_bresp);
  output reset_0;
  output m_axi_wvalid;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output [0:0]\data_count_reg[0] ;
  output md_error;
  output [0:0]Q;
  output debug_static_delay_out_valid;
  output cache_present_reg;
  output [0:0]E;
  output m_axi_rready;
  output m_axi_bready;
  output [33:0]debug_static_delay_out_data;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sys_clk;
  input [0:0]DI;
  input cache_present_reg_0;
  input \data_count_reg[0]_0 ;
  input m_axi_rvalid;
  input m_axi_wready;
  input reset;
  input \temp_data_reg[33] ;
  input is_stored;
  input m_axi_rlast;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input m_axi_awready;
  input m_axi_arready;
  input [31:0]m_axi_rdata;
  input cache_fresh_reg;
  input \write_segment_reg[0] ;
  input [33:0]debug_static_delay_in_data;
  input [1:0]m_axi_bresp;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire cache_fresh_reg;
  wire cache_present_reg;
  wire cache_present_reg_0;
  wire [0:0]\data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire [33:0]debug_static_delay_in_data;
  wire [33:0]debug_static_delay_out_data;
  wire debug_static_delay_out_valid;
  wire is_stored;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire md_error;
  wire reset;
  wire reset_0;
  wire sys_clk;
  wire \temp_data_reg[33] ;
  wire \write_segment_reg[0] ;

  design_1_audio_interface_wrap_0_0_hs_fifo hs_fifo_0
       (.DI(DI),
        .E(E),
        .Q(Q),
        .cache_fresh_reg(cache_fresh_reg),
        .cache_present_reg(cache_present_reg),
        .cache_present_reg_0(cache_present_reg_0),
        .\data_count_reg[0] (\data_count_reg[0] ),
        .\data_count_reg[0]_0 (\data_count_reg[0]_0 ),
        .debug_static_delay_in_data(debug_static_delay_in_data),
        .debug_static_delay_out_data(debug_static_delay_out_data),
        .debug_static_delay_out_valid(debug_static_delay_out_valid),
        .is_stored(is_stored),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .md_error(md_error),
        .reset(reset),
        .reset_0(reset_0),
        .sys_clk(sys_clk),
        .\temp_data_reg[33] (\temp_data_reg[33] ),
        .\write_segment_reg[0] (\write_segment_reg[0] ));
endmodule

(* ORIG_REF_NAME = "store_send" *) 
module design_1_audio_interface_wrap_0_0_store_send
   (out_valid_reg_0,
    ss_can_store,
    local_set,
    out_valid_reg_1,
    debug_static_delay_in_data,
    sys_clk,
    local_set_reg_0,
    local_set_reg_1,
    Q,
    dly_trigger_store,
    E,
    D);
  output out_valid_reg_0;
  output ss_can_store;
  output local_set;
  output out_valid_reg_1;
  output [33:0]debug_static_delay_in_data;
  input sys_clk;
  input local_set_reg_0;
  input local_set_reg_1;
  input [0:0]Q;
  input dly_trigger_store;
  input [0:0]E;
  input [33:0]D;

  wire [33:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire can_store_i_1_n_0;
  wire [33:0]debug_static_delay_in_data;
  wire dly_trigger_store;
  wire is_out_valid;
  wire is_out_valid_i_1_n_0;
  wire local_set;
  wire local_set_reg_0;
  wire local_set_reg_1;
  wire [33:0]local_storage;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire ss_can_store;
  wire sys_clk;

  LUT1 #(
    .INIT(2'h1)) 
    can_store_i_1
       (.I0(local_set),
        .O(can_store_i_1_n_0));
  FDRE can_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(can_store_i_1_n_0),
        .Q(ss_can_store),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF434)) 
    is_out_valid_i_1
       (.I0(Q),
        .I1(local_set),
        .I2(dly_trigger_store),
        .I3(is_out_valid),
        .O(is_out_valid_i_1_n_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    is_out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_out_valid_i_1_n_0),
        .Q(is_out_valid),
        .R(local_set_reg_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    local_set_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_set_reg_1),
        .Q(local_set),
        .R(local_set_reg_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[0] 
       (.C(sys_clk),
        .CE(E),
        .D(D[0]),
        .Q(local_storage[0]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[10] 
       (.C(sys_clk),
        .CE(E),
        .D(D[10]),
        .Q(local_storage[10]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[11] 
       (.C(sys_clk),
        .CE(E),
        .D(D[11]),
        .Q(local_storage[11]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[12] 
       (.C(sys_clk),
        .CE(E),
        .D(D[12]),
        .Q(local_storage[12]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[13] 
       (.C(sys_clk),
        .CE(E),
        .D(D[13]),
        .Q(local_storage[13]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[14] 
       (.C(sys_clk),
        .CE(E),
        .D(D[14]),
        .Q(local_storage[14]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[15] 
       (.C(sys_clk),
        .CE(E),
        .D(D[15]),
        .Q(local_storage[15]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[16] 
       (.C(sys_clk),
        .CE(E),
        .D(D[16]),
        .Q(local_storage[16]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[17] 
       (.C(sys_clk),
        .CE(E),
        .D(D[17]),
        .Q(local_storage[17]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[18] 
       (.C(sys_clk),
        .CE(E),
        .D(D[18]),
        .Q(local_storage[18]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[19] 
       (.C(sys_clk),
        .CE(E),
        .D(D[19]),
        .Q(local_storage[19]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[1] 
       (.C(sys_clk),
        .CE(E),
        .D(D[1]),
        .Q(local_storage[1]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[20] 
       (.C(sys_clk),
        .CE(E),
        .D(D[20]),
        .Q(local_storage[20]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[21] 
       (.C(sys_clk),
        .CE(E),
        .D(D[21]),
        .Q(local_storage[21]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[22] 
       (.C(sys_clk),
        .CE(E),
        .D(D[22]),
        .Q(local_storage[22]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[23] 
       (.C(sys_clk),
        .CE(E),
        .D(D[23]),
        .Q(local_storage[23]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[24] 
       (.C(sys_clk),
        .CE(E),
        .D(D[24]),
        .Q(local_storage[24]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[25] 
       (.C(sys_clk),
        .CE(E),
        .D(D[25]),
        .Q(local_storage[25]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[26] 
       (.C(sys_clk),
        .CE(E),
        .D(D[26]),
        .Q(local_storage[26]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[27] 
       (.C(sys_clk),
        .CE(E),
        .D(D[27]),
        .Q(local_storage[27]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[28] 
       (.C(sys_clk),
        .CE(E),
        .D(D[28]),
        .Q(local_storage[28]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[29] 
       (.C(sys_clk),
        .CE(E),
        .D(D[29]),
        .Q(local_storage[29]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[2] 
       (.C(sys_clk),
        .CE(E),
        .D(D[2]),
        .Q(local_storage[2]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[30] 
       (.C(sys_clk),
        .CE(E),
        .D(D[30]),
        .Q(local_storage[30]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[31] 
       (.C(sys_clk),
        .CE(E),
        .D(D[31]),
        .Q(local_storage[31]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[32] 
       (.C(sys_clk),
        .CE(E),
        .D(D[32]),
        .Q(local_storage[32]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[33] 
       (.C(sys_clk),
        .CE(E),
        .D(D[33]),
        .Q(local_storage[33]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[3] 
       (.C(sys_clk),
        .CE(E),
        .D(D[3]),
        .Q(local_storage[3]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[4] 
       (.C(sys_clk),
        .CE(E),
        .D(D[4]),
        .Q(local_storage[4]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[5] 
       (.C(sys_clk),
        .CE(E),
        .D(D[5]),
        .Q(local_storage[5]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[6] 
       (.C(sys_clk),
        .CE(E),
        .D(D[6]),
        .Q(local_storage[6]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[7] 
       (.C(sys_clk),
        .CE(E),
        .D(D[7]),
        .Q(local_storage[7]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[8] 
       (.C(sys_clk),
        .CE(E),
        .D(D[8]),
        .Q(local_storage[8]),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[9] 
       (.C(sys_clk),
        .CE(E),
        .D(D[9]),
        .Q(local_storage[9]),
        .R(1'b0));
  FDRE \out_data_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[0]),
        .Q(debug_static_delay_in_data[0]),
        .R(1'b0));
  FDRE \out_data_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[10]),
        .Q(debug_static_delay_in_data[10]),
        .R(1'b0));
  FDRE \out_data_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[11]),
        .Q(debug_static_delay_in_data[11]),
        .R(1'b0));
  FDRE \out_data_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[12]),
        .Q(debug_static_delay_in_data[12]),
        .R(1'b0));
  FDRE \out_data_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[13]),
        .Q(debug_static_delay_in_data[13]),
        .R(1'b0));
  FDRE \out_data_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[14]),
        .Q(debug_static_delay_in_data[14]),
        .R(1'b0));
  FDRE \out_data_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[15]),
        .Q(debug_static_delay_in_data[15]),
        .R(1'b0));
  FDRE \out_data_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[16]),
        .Q(debug_static_delay_in_data[16]),
        .R(1'b0));
  FDRE \out_data_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[17]),
        .Q(debug_static_delay_in_data[17]),
        .R(1'b0));
  FDRE \out_data_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[18]),
        .Q(debug_static_delay_in_data[18]),
        .R(1'b0));
  FDRE \out_data_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[19]),
        .Q(debug_static_delay_in_data[19]),
        .R(1'b0));
  FDRE \out_data_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[1]),
        .Q(debug_static_delay_in_data[1]),
        .R(1'b0));
  FDRE \out_data_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[20]),
        .Q(debug_static_delay_in_data[20]),
        .R(1'b0));
  FDRE \out_data_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[21]),
        .Q(debug_static_delay_in_data[21]),
        .R(1'b0));
  FDRE \out_data_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[22]),
        .Q(debug_static_delay_in_data[22]),
        .R(1'b0));
  FDRE \out_data_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[23]),
        .Q(debug_static_delay_in_data[23]),
        .R(1'b0));
  FDRE \out_data_reg[24] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[24]),
        .Q(debug_static_delay_in_data[24]),
        .R(1'b0));
  FDRE \out_data_reg[25] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[25]),
        .Q(debug_static_delay_in_data[25]),
        .R(1'b0));
  FDRE \out_data_reg[26] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[26]),
        .Q(debug_static_delay_in_data[26]),
        .R(1'b0));
  FDRE \out_data_reg[27] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[27]),
        .Q(debug_static_delay_in_data[27]),
        .R(1'b0));
  FDRE \out_data_reg[28] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[28]),
        .Q(debug_static_delay_in_data[28]),
        .R(1'b0));
  FDRE \out_data_reg[29] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[29]),
        .Q(debug_static_delay_in_data[29]),
        .R(1'b0));
  FDRE \out_data_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[2]),
        .Q(debug_static_delay_in_data[2]),
        .R(1'b0));
  FDRE \out_data_reg[30] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[30]),
        .Q(debug_static_delay_in_data[30]),
        .R(1'b0));
  FDRE \out_data_reg[31] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[31]),
        .Q(debug_static_delay_in_data[31]),
        .R(1'b0));
  FDRE \out_data_reg[32] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[32]),
        .Q(debug_static_delay_in_data[32]),
        .R(1'b0));
  FDRE \out_data_reg[33] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[33]),
        .Q(debug_static_delay_in_data[33]),
        .R(1'b0));
  FDRE \out_data_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[3]),
        .Q(debug_static_delay_in_data[3]),
        .R(1'b0));
  FDRE \out_data_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[4]),
        .Q(debug_static_delay_in_data[4]),
        .R(1'b0));
  FDRE \out_data_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[5]),
        .Q(debug_static_delay_in_data[5]),
        .R(1'b0));
  FDRE \out_data_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[6]),
        .Q(debug_static_delay_in_data[6]),
        .R(1'b0));
  FDRE \out_data_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[7]),
        .Q(debug_static_delay_in_data[7]),
        .R(1'b0));
  FDRE \out_data_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[8]),
        .Q(debug_static_delay_in_data[8]),
        .R(1'b0));
  FDRE \out_data_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_storage[9]),
        .Q(debug_static_delay_in_data[9]),
        .R(1'b0));
  FDRE out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_out_valid),
        .Q(out_valid_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \write_segment[0]_i_3 
       (.I0(out_valid_reg_0),
        .I1(Q),
        .O(out_valid_reg_1));
endmodule

(* ORIG_REF_NAME = "store_send" *) 
module design_1_audio_interface_wrap_0_0_store_send__parameterized1
   (fpc_to_i2s_0_op_out_valid_0,
    ss_can_store,
    local_set,
    \out_data_reg[23]_0 ,
    sys_clk,
    local_set_reg_0,
    local_set_reg_1,
    is_out_valid_reg_0,
    is_out_valid_reg_1,
    dly_trigger_store,
    \local_storage_reg[0]_0 ,
    is_out_valid16_out,
    \local_storage_reg[22]_0 ,
    \local_storage_reg[21]_0 ,
    \local_storage_reg[20]_0 ,
    \local_storage_reg[19]_0 ,
    \local_storage_reg[18]_0 ,
    \local_storage_reg[17]_0 ,
    \local_storage_reg[16]_0 ,
    \local_storage_reg[15]_0 ,
    \local_storage_reg[14]_0 ,
    \local_storage_reg[13]_0 ,
    \local_storage_reg[12]_0 ,
    \local_storage_reg[11]_0 ,
    \local_storage_reg[10]_0 ,
    \local_storage_reg[9]_0 ,
    \local_storage_reg[8]_0 ,
    \local_storage_reg[7]_0 ,
    \local_storage_reg[6]_0 ,
    \local_storage_reg[5]_0 ,
    \local_storage_reg[4]_0 ,
    \local_storage_reg[3]_0 ,
    \local_storage_reg[2]_0 ,
    \local_storage_reg[1]_0 ,
    \local_storage_reg[0]_1 ,
    p_0_in0,
    Q,
    eTest);
  output fpc_to_i2s_0_op_out_valid_0;
  output ss_can_store;
  output local_set;
  output [23:0]\out_data_reg[23]_0 ;
  input sys_clk;
  input local_set_reg_0;
  input local_set_reg_1;
  input is_out_valid_reg_0;
  input is_out_valid_reg_1;
  input dly_trigger_store;
  input \local_storage_reg[0]_0 ;
  input is_out_valid16_out;
  input \local_storage_reg[22]_0 ;
  input \local_storage_reg[21]_0 ;
  input \local_storage_reg[20]_0 ;
  input \local_storage_reg[19]_0 ;
  input \local_storage_reg[18]_0 ;
  input \local_storage_reg[17]_0 ;
  input \local_storage_reg[16]_0 ;
  input \local_storage_reg[15]_0 ;
  input \local_storage_reg[14]_0 ;
  input \local_storage_reg[13]_0 ;
  input \local_storage_reg[12]_0 ;
  input \local_storage_reg[11]_0 ;
  input \local_storage_reg[10]_0 ;
  input \local_storage_reg[9]_0 ;
  input \local_storage_reg[8]_0 ;
  input \local_storage_reg[7]_0 ;
  input \local_storage_reg[6]_0 ;
  input \local_storage_reg[5]_0 ;
  input \local_storage_reg[4]_0 ;
  input \local_storage_reg[3]_0 ;
  input \local_storage_reg[2]_0 ;
  input \local_storage_reg[1]_0 ;
  input \local_storage_reg[0]_1 ;
  input p_0_in0;
  input [0:0]Q;
  input eTest;

  wire [0:0]Q;
  wire can_store_i_1__0_n_0;
  wire dly_trigger_store;
  wire eTest;
  wire fpc_to_i2s_0_op_out_valid_0;
  wire is_out_valid16_out;
  wire is_out_valid_i_1__0_n_0;
  wire is_out_valid_reg_0;
  wire is_out_valid_reg_1;
  wire is_out_valid_reg_n_0;
  wire local_set;
  wire local_set_reg_0;
  wire local_set_reg_1;
  wire \local_storage[23]_i_1_n_0 ;
  wire \local_storage_reg[0]_0 ;
  wire \local_storage_reg[0]_1 ;
  wire \local_storage_reg[10]_0 ;
  wire \local_storage_reg[11]_0 ;
  wire \local_storage_reg[12]_0 ;
  wire \local_storage_reg[13]_0 ;
  wire \local_storage_reg[14]_0 ;
  wire \local_storage_reg[15]_0 ;
  wire \local_storage_reg[16]_0 ;
  wire \local_storage_reg[17]_0 ;
  wire \local_storage_reg[18]_0 ;
  wire \local_storage_reg[19]_0 ;
  wire \local_storage_reg[1]_0 ;
  wire \local_storage_reg[20]_0 ;
  wire \local_storage_reg[21]_0 ;
  wire \local_storage_reg[22]_0 ;
  wire \local_storage_reg[2]_0 ;
  wire \local_storage_reg[3]_0 ;
  wire \local_storage_reg[4]_0 ;
  wire \local_storage_reg[5]_0 ;
  wire \local_storage_reg[6]_0 ;
  wire \local_storage_reg[7]_0 ;
  wire \local_storage_reg[8]_0 ;
  wire \local_storage_reg[9]_0 ;
  wire \local_storage_reg_n_0_[0] ;
  wire \local_storage_reg_n_0_[10] ;
  wire \local_storage_reg_n_0_[11] ;
  wire \local_storage_reg_n_0_[12] ;
  wire \local_storage_reg_n_0_[13] ;
  wire \local_storage_reg_n_0_[14] ;
  wire \local_storage_reg_n_0_[15] ;
  wire \local_storage_reg_n_0_[16] ;
  wire \local_storage_reg_n_0_[17] ;
  wire \local_storage_reg_n_0_[18] ;
  wire \local_storage_reg_n_0_[19] ;
  wire \local_storage_reg_n_0_[1] ;
  wire \local_storage_reg_n_0_[20] ;
  wire \local_storage_reg_n_0_[21] ;
  wire \local_storage_reg_n_0_[22] ;
  wire \local_storage_reg_n_0_[23] ;
  wire \local_storage_reg_n_0_[2] ;
  wire \local_storage_reg_n_0_[3] ;
  wire \local_storage_reg_n_0_[4] ;
  wire \local_storage_reg_n_0_[5] ;
  wire \local_storage_reg_n_0_[6] ;
  wire \local_storage_reg_n_0_[7] ;
  wire \local_storage_reg_n_0_[8] ;
  wire \local_storage_reg_n_0_[9] ;
  wire [23:0]\out_data_reg[23]_0 ;
  wire p_0_in0;
  wire ss_can_store;
  wire sys_clk;

  LUT1 #(
    .INIT(2'h1)) 
    can_store_i_1__0
       (.I0(local_set),
        .O(can_store_i_1__0_n_0));
  FDRE can_store_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(can_store_i_1__0_n_0),
        .Q(ss_can_store),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF700F70)) 
    is_out_valid_i_1__0
       (.I0(is_out_valid_reg_0),
        .I1(is_out_valid_reg_1),
        .I2(local_set),
        .I3(dly_trigger_store),
        .I4(is_out_valid_reg_n_0),
        .O(is_out_valid_i_1__0_n_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    is_out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_out_valid_i_1__0_n_0),
        .Q(is_out_valid_reg_n_0),
        .R(local_set_reg_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    local_set_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(local_set_reg_1),
        .Q(local_set),
        .R(local_set_reg_0));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \local_storage[23]_i_1 
       (.I0(p_0_in0),
        .I1(Q),
        .I2(eTest),
        .I3(dly_trigger_store),
        .I4(local_set),
        .I5(\local_storage_reg_n_0_[23] ),
        .O(\local_storage[23]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[0] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[0]_1 ),
        .Q(\local_storage_reg_n_0_[0] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[10] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[10]_0 ),
        .Q(\local_storage_reg_n_0_[10] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[11] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[11]_0 ),
        .Q(\local_storage_reg_n_0_[11] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[12] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[12]_0 ),
        .Q(\local_storage_reg_n_0_[12] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[13] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[13]_0 ),
        .Q(\local_storage_reg_n_0_[13] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[14] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[14]_0 ),
        .Q(\local_storage_reg_n_0_[14] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[15] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[15]_0 ),
        .Q(\local_storage_reg_n_0_[15] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[16] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[16]_0 ),
        .Q(\local_storage_reg_n_0_[16] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[17] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[17]_0 ),
        .Q(\local_storage_reg_n_0_[17] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[18] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[18]_0 ),
        .Q(\local_storage_reg_n_0_[18] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[19] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[19]_0 ),
        .Q(\local_storage_reg_n_0_[19] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[1] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[1]_0 ),
        .Q(\local_storage_reg_n_0_[1] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[20] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[20]_0 ),
        .Q(\local_storage_reg_n_0_[20] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[21] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[21]_0 ),
        .Q(\local_storage_reg_n_0_[21] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[22] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[22]_0 ),
        .Q(\local_storage_reg_n_0_[22] ),
        .S(\local_storage_reg[0]_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage[23]_i_1_n_0 ),
        .Q(\local_storage_reg_n_0_[23] ),
        .R(1'b0));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[2] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[2]_0 ),
        .Q(\local_storage_reg_n_0_[2] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[3] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[3]_0 ),
        .Q(\local_storage_reg_n_0_[3] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[4] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[4]_0 ),
        .Q(\local_storage_reg_n_0_[4] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[5] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[5]_0 ),
        .Q(\local_storage_reg_n_0_[5] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[6] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[6]_0 ),
        .Q(\local_storage_reg_n_0_[6] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[7] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[7]_0 ),
        .Q(\local_storage_reg_n_0_[7] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[8] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[8]_0 ),
        .Q(\local_storage_reg_n_0_[8] ),
        .S(\local_storage_reg[0]_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \local_storage_reg[9] 
       (.C(sys_clk),
        .CE(is_out_valid16_out),
        .D(\local_storage_reg[9]_0 ),
        .Q(\local_storage_reg_n_0_[9] ),
        .S(\local_storage_reg[0]_0 ));
  FDRE \out_data_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[0] ),
        .Q(\out_data_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \out_data_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[10] ),
        .Q(\out_data_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \out_data_reg[11] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[11] ),
        .Q(\out_data_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \out_data_reg[12] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[12] ),
        .Q(\out_data_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \out_data_reg[13] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[13] ),
        .Q(\out_data_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \out_data_reg[14] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[14] ),
        .Q(\out_data_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \out_data_reg[15] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[15] ),
        .Q(\out_data_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \out_data_reg[16] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[16] ),
        .Q(\out_data_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \out_data_reg[17] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[17] ),
        .Q(\out_data_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \out_data_reg[18] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[18] ),
        .Q(\out_data_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \out_data_reg[19] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[19] ),
        .Q(\out_data_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \out_data_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[1] ),
        .Q(\out_data_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \out_data_reg[20] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[20] ),
        .Q(\out_data_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \out_data_reg[21] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[21] ),
        .Q(\out_data_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \out_data_reg[22] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[22] ),
        .Q(\out_data_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \out_data_reg[23] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[23] ),
        .Q(\out_data_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \out_data_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[2] ),
        .Q(\out_data_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \out_data_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[3] ),
        .Q(\out_data_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \out_data_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[4] ),
        .Q(\out_data_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \out_data_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[5] ),
        .Q(\out_data_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \out_data_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[6] ),
        .Q(\out_data_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \out_data_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[7] ),
        .Q(\out_data_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \out_data_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[8] ),
        .Q(\out_data_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \out_data_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\local_storage_reg_n_0_[9] ),
        .Q(\out_data_reg[23]_0 [9]),
        .R(1'b0));
  FDRE out_valid_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(is_out_valid_reg_n_0),
        .Q(fpc_to_i2s_0_op_out_valid_0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
