

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s'
================================================================
* Date:           Fri Jul 26 23:06:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.119 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.87>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 19 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 20 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 21 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 22 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 23 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 24 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 25 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 26 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.14ns)   --->   "%icmp_ln65 = icmp_slt  i16 %data_0_val_read, i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 27 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 28 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %data_0_val_read, i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 29 'select' 'select_ln65' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.14ns)   --->   "%icmp_ln65_1 = icmp_slt  i16 %data_2_val_read, i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 30 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 31 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln65_1, i16 %data_2_val_read, i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 32 'select' 'select_ln65_1' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%icmp_ln65_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 33 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln65_2 = xor i1 %icmp_ln65_2, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 34 'xor' 'xor_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln65_2, i16 %select_ln65, i16 %select_ln65_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 35 'select' 'select_ln65_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.14ns)   --->   "%icmp_ln65_3 = icmp_slt  i16 %data_4_val_read, i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 36 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln65_3 = xor i1 %icmp_ln65_3, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 37 'xor' 'xor_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln65_3, i16 %data_4_val_read, i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 38 'select' 'select_ln65_3' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.14ns)   --->   "%icmp_ln65_4 = icmp_slt  i16 %data_6_val_read, i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 39 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln65_4 = xor i1 %icmp_ln65_4, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 40 'xor' 'xor_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln65_4, i16 %data_6_val_read, i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 41 'select' 'select_ln65_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.14ns)   --->   "%icmp_ln65_5 = icmp_slt  i16 %select_ln65_3, i16 %select_ln65_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 42 'icmp' 'icmp_ln65_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln65_5 = xor i1 %icmp_ln65_5, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 43 'xor' 'xor_ln65_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln65_5, i16 %select_ln65_3, i16 %select_ln65_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 44 'select' 'select_ln65_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.14ns)   --->   "%icmp_ln65_7 = icmp_slt  i16 %data_8_val_read, i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 45 'icmp' 'icmp_ln65_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln65_7 = xor i1 %icmp_ln65_7, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 46 'xor' 'xor_ln65_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln65_7, i16 %data_8_val_read, i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 47 'select' 'select_ln65_7' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.14ns)   --->   "%icmp_ln65_8 = icmp_slt  i16 %data_10_val_read, i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 48 'icmp' 'icmp_ln65_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_8)   --->   "%xor_ln65_8 = xor i1 %icmp_ln65_8, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 49 'xor' 'xor_ln65_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_8 = select i1 %xor_ln65_8, i16 %data_10_val_read, i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 50 'select' 'select_ln65_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.14ns)   --->   "%icmp_ln65_9 = icmp_slt  i16 %select_ln65_7, i16 %select_ln65_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 51 'icmp' 'icmp_ln65_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln65_9 = xor i1 %icmp_ln65_9, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 52 'xor' 'xor_ln65_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln65_9, i16 %select_ln65_7, i16 %select_ln65_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 53 'select' 'select_ln65_9' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.14ns)   --->   "%icmp_ln65_10 = icmp_slt  i16 %data_12_val_read, i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 54 'icmp' 'icmp_ln65_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_10)   --->   "%xor_ln65_10 = xor i1 %icmp_ln65_10, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 55 'xor' 'xor_ln65_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_10 = select i1 %xor_ln65_10, i16 %data_12_val_read, i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 56 'select' 'select_ln65_10' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.14ns)   --->   "%icmp_ln65_11 = icmp_slt  i16 %data_14_val_read, i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 57 'icmp' 'icmp_ln65_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln65_11 = xor i1 %icmp_ln65_11, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 58 'xor' 'xor_ln65_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln65_11, i16 %data_14_val_read, i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 59 'select' 'select_ln65_11' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.14ns)   --->   "%icmp_ln65_12 = icmp_slt  i16 %select_ln65_10, i16 %select_ln65_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 60 'icmp' 'icmp_ln65_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln65_12 = xor i1 %icmp_ln65_12, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 61 'xor' 'xor_ln65_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln65_12, i16 %select_ln65_10, i16 %select_ln65_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 62 'select' 'select_ln65_12' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 63 [1/1] (2.14ns)   --->   "%icmp_ln65_6 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 63 'icmp' 'icmp_ln65_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln65_6 = xor i1 %icmp_ln65_6, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 64 'xor' 'xor_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln65_6, i16 %select_ln65_2, i16 %select_ln65_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 65 'select' 'select_ln65_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.14ns)   --->   "%icmp_ln65_13 = icmp_slt  i16 %select_ln65_9, i16 %select_ln65_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 66 'icmp' 'icmp_ln65_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%xor_ln65_13 = xor i1 %icmp_ln65_13, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 67 'xor' 'xor_ln65_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln65_13 = select i1 %xor_ln65_13, i16 %select_ln65_9, i16 %select_ln65_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 68 'select' 'select_ln65_13' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.14ns)   --->   "%icmp_ln65_14 = icmp_slt  i16 %select_ln65_6, i16 %select_ln65_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 69 'icmp' 'icmp_ln65_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln65_14 = xor i1 %icmp_ln65_14, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 70 'xor' 'xor_ln65_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.29ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln65_14, i16 %select_ln65_6, i16 %select_ln65_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 71 'select' 'x_max' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%conv36_i = sext i16 %x_max" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 72 'sext' 'conv36_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i16 %data_0_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.14ns)   --->   "%sub_ln245 = sub i17 %sext_ln245, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'sub' 'sub_ln245' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245 = xor i1 %tmp, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'xor' 'xor_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%and_ln245 = and i1 %tmp_1, i1 %xor_ln245" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'and' 'and_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245_1 = xor i1 %tmp, i1 %tmp_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'xor' 'xor_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln245_1 = sext i16 %data_1_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'sext' 'sext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.14ns)   --->   "%sub_ln245_1 = sub i17 %sext_ln245_1, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'sub' 'sub_ln245_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_2 = xor i1 %tmp_2, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'xor' 'xor_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%and_ln245_1 = and i1 %tmp_3, i1 %xor_ln245_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'and' 'and_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_3 = xor i1 %tmp_2, i1 %tmp_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 86 'xor' 'xor_ln245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln245_2 = sext i16 %data_2_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 87 'sext' 'sext_ln245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.14ns)   --->   "%sub_ln245_2 = sub i17 %sext_ln245_2, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'sub' 'sub_ln245_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 90 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_4 = xor i1 %tmp_4, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 91 'xor' 'xor_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%and_ln245_2 = and i1 %tmp_5, i1 %xor_ln245_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'and' 'and_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_5 = xor i1 %tmp_4, i1 %tmp_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 93 'xor' 'xor_ln245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln245_3 = sext i16 %data_3_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 94 'sext' 'sext_ln245_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.14ns)   --->   "%sub_ln245_3 = sub i17 %sext_ln245_3, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 95 'sub' 'sub_ln245_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 96 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 97 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%xor_ln245_6 = xor i1 %tmp_6, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 98 'xor' 'xor_ln245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%and_ln245_3 = and i1 %tmp_7, i1 %xor_ln245_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 99 'and' 'and_ln245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%xor_ln245_7 = xor i1 %tmp_6, i1 %tmp_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 100 'xor' 'xor_ln245_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln245_4 = sext i16 %data_4_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 101 'sext' 'sext_ln245_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.14ns)   --->   "%sub_ln245_4 = sub i17 %sext_ln245_4, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 102 'sub' 'sub_ln245_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 103 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 104 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%xor_ln245_8 = xor i1 %tmp_8, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 105 'xor' 'xor_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%and_ln245_4 = and i1 %tmp_9, i1 %xor_ln245_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 106 'and' 'and_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%xor_ln245_9 = xor i1 %tmp_8, i1 %tmp_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 107 'xor' 'xor_ln245_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln245_5 = sext i16 %data_5_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 108 'sext' 'sext_ln245_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.14ns)   --->   "%sub_ln245_5 = sub i17 %sext_ln245_5, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 109 'sub' 'sub_ln245_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_5, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 110 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_5, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 111 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_11)   --->   "%xor_ln245_10 = xor i1 %tmp_10, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 112 'xor' 'xor_ln245_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_11)   --->   "%and_ln245_5 = and i1 %tmp_11, i1 %xor_ln245_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 113 'and' 'and_ln245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_11)   --->   "%xor_ln245_11 = xor i1 %tmp_10, i1 %tmp_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 114 'xor' 'xor_ln245_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln245_6 = sext i16 %data_6_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 115 'sext' 'sext_ln245_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.14ns)   --->   "%sub_ln245_6 = sub i17 %sext_ln245_6, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 116 'sub' 'sub_ln245_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_6, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 117 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 118 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_13)   --->   "%xor_ln245_12 = xor i1 %tmp_12, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 119 'xor' 'xor_ln245_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_13)   --->   "%and_ln245_6 = and i1 %tmp_13, i1 %xor_ln245_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 120 'and' 'and_ln245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_13)   --->   "%xor_ln245_13 = xor i1 %tmp_12, i1 %tmp_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 121 'xor' 'xor_ln245_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln245_7 = sext i16 %data_7_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 122 'sext' 'sext_ln245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.14ns)   --->   "%sub_ln245_7 = sub i17 %sext_ln245_7, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 123 'sub' 'sub_ln245_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_7, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 124 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_7, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 125 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_15)   --->   "%xor_ln245_14 = xor i1 %tmp_14, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 126 'xor' 'xor_ln245_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_15)   --->   "%and_ln245_7 = and i1 %tmp_15, i1 %xor_ln245_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 127 'and' 'and_ln245_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_15)   --->   "%xor_ln245_15 = xor i1 %tmp_14, i1 %tmp_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 128 'xor' 'xor_ln245_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln245_8 = sext i16 %data_8_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 129 'sext' 'sext_ln245_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (2.14ns)   --->   "%sub_ln245_8 = sub i17 %sext_ln245_8, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 130 'sub' 'sub_ln245_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_8, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 131 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_8, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 132 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_17)   --->   "%xor_ln245_16 = xor i1 %tmp_16, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 133 'xor' 'xor_ln245_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_17)   --->   "%and_ln245_8 = and i1 %tmp_17, i1 %xor_ln245_16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 134 'and' 'and_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_17)   --->   "%xor_ln245_17 = xor i1 %tmp_16, i1 %tmp_17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 135 'xor' 'xor_ln245_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln245_9 = sext i16 %data_9_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 136 'sext' 'sext_ln245_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.14ns)   --->   "%sub_ln245_9 = sub i17 %sext_ln245_9, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 137 'sub' 'sub_ln245_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_9, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 138 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_9, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 139 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_19)   --->   "%xor_ln245_18 = xor i1 %tmp_18, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 140 'xor' 'xor_ln245_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_19)   --->   "%and_ln245_9 = and i1 %tmp_19, i1 %xor_ln245_18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 141 'and' 'and_ln245_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_19)   --->   "%xor_ln245_19 = xor i1 %tmp_18, i1 %tmp_19" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 142 'xor' 'xor_ln245_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln245_10 = sext i16 %data_10_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 143 'sext' 'sext_ln245_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.14ns)   --->   "%sub_ln245_10 = sub i17 %sext_ln245_10, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 144 'sub' 'sub_ln245_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_10, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 145 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_10, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 146 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_21)   --->   "%xor_ln245_20 = xor i1 %tmp_20, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 147 'xor' 'xor_ln245_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_21)   --->   "%and_ln245_10 = and i1 %tmp_21, i1 %xor_ln245_20" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 148 'and' 'and_ln245_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_21)   --->   "%xor_ln245_21 = xor i1 %tmp_20, i1 %tmp_21" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 149 'xor' 'xor_ln245_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln245_11 = sext i16 %data_11_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 150 'sext' 'sext_ln245_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (2.14ns)   --->   "%sub_ln245_11 = sub i17 %sext_ln245_11, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 151 'sub' 'sub_ln245_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_11, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 152 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_11, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 153 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_23)   --->   "%xor_ln245_22 = xor i1 %tmp_22, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 154 'xor' 'xor_ln245_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_23)   --->   "%and_ln245_11 = and i1 %tmp_23, i1 %xor_ln245_22" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 155 'and' 'and_ln245_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_23)   --->   "%xor_ln245_23 = xor i1 %tmp_22, i1 %tmp_23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 156 'xor' 'xor_ln245_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln245_12 = sext i16 %data_12_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 157 'sext' 'sext_ln245_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (2.14ns)   --->   "%sub_ln245_12 = sub i17 %sext_ln245_12, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 158 'sub' 'sub_ln245_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_12, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 159 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_12, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 160 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_25)   --->   "%xor_ln245_24 = xor i1 %tmp_24, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 161 'xor' 'xor_ln245_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_25)   --->   "%and_ln245_12 = and i1 %tmp_25, i1 %xor_ln245_24" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 162 'and' 'and_ln245_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_25)   --->   "%xor_ln245_25 = xor i1 %tmp_24, i1 %tmp_25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 163 'xor' 'xor_ln245_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln245_13 = sext i16 %data_13_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 164 'sext' 'sext_ln245_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.14ns)   --->   "%sub_ln245_13 = sub i17 %sext_ln245_13, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 165 'sub' 'sub_ln245_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_13, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 166 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_13, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 167 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_27)   --->   "%xor_ln245_26 = xor i1 %tmp_26, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 168 'xor' 'xor_ln245_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_27)   --->   "%and_ln245_13 = and i1 %tmp_27, i1 %xor_ln245_26" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 169 'and' 'and_ln245_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_27)   --->   "%xor_ln245_27 = xor i1 %tmp_26, i1 %tmp_27" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 170 'xor' 'xor_ln245_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln245_14 = sext i16 %data_14_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 171 'sext' 'sext_ln245_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.14ns)   --->   "%sub_ln245_14 = sub i17 %sext_ln245_14, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 172 'sub' 'sub_ln245_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_14, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 173 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_14, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 174 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_29)   --->   "%xor_ln245_28 = xor i1 %tmp_28, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 175 'xor' 'xor_ln245_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_29)   --->   "%and_ln245_14 = and i1 %tmp_29, i1 %xor_ln245_28" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 176 'and' 'and_ln245_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_29)   --->   "%xor_ln245_29 = xor i1 %tmp_28, i1 %tmp_29" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 177 'xor' 'xor_ln245_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln245_15 = sext i16 %data_15_val_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 178 'sext' 'sext_ln245_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.14ns)   --->   "%sub_ln245_15 = sub i17 %sext_ln245_15, i17 %conv36_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 179 'sub' 'sub_ln245_15' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_15, i32 16" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 180 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_15, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 181 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_31)   --->   "%xor_ln245_30 = xor i1 %tmp_30, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 182 'xor' 'xor_ln245_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_31)   --->   "%and_ln245_15 = and i1 %tmp_31, i1 %xor_ln245_30" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 183 'and' 'and_ln245_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_31)   --->   "%xor_ln245_31 = xor i1 %tmp_30, i1 %tmp_31" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 184 'xor' 'xor_ln245_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%select_ln245 = select i1 %and_ln245, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 185 'select' 'select_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 186 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_1 = select i1 %xor_ln245_1, i10 %select_ln245, i10 %tmp_s" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 187 'select' 'select_ln245_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %select_ln245_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 188 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 189 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (3.25ns)   --->   "%exp_res = load i10 %exp_table_addr" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 190 'load' 'exp_res' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%select_ln245_2 = select i1 %and_ln245_1, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 191 'select' 'select_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%tmp_32 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_1, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 192 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_3 = select i1 %xor_ln245_3, i10 %select_ln245_2, i10 %tmp_32" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 193 'select' 'select_ln245_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %select_ln245_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 194 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 195 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (3.25ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 196 'load' 'exp_res_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%select_ln245_4 = select i1 %and_ln245_2, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 197 'select' 'select_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_2, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 198 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_5 = select i1 %xor_ln245_5, i10 %select_ln245_4, i10 %tmp_33" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 199 'select' 'select_ln245_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %select_ln245_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 200 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 201 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (3.25ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 202 'load' 'exp_res_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%select_ln245_6 = select i1 %and_ln245_3, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 203 'select' 'select_ln245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%tmp_34 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_3, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 204 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_7 = select i1 %xor_ln245_7, i10 %select_ln245_6, i10 %tmp_34" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 205 'select' 'select_ln245_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %select_ln245_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 206 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 207 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (3.25ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 208 'load' 'exp_res_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%select_ln245_8 = select i1 %and_ln245_4, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 209 'select' 'select_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%tmp_35 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_4, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 210 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_9 = select i1 %xor_ln245_9, i10 %select_ln245_8, i10 %tmp_35" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 211 'select' 'select_ln245_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %select_ln245_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 212 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 213 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (3.25ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 214 'load' 'exp_res_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_11)   --->   "%select_ln245_10 = select i1 %and_ln245_5, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 215 'select' 'select_ln245_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_11)   --->   "%tmp_36 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_5, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 216 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_11 = select i1 %xor_ln245_11, i10 %select_ln245_10, i10 %tmp_36" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 217 'select' 'select_ln245_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln255_5 = zext i10 %select_ln245_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 218 'zext' 'zext_ln255_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 219 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (3.25ns)   --->   "%exp_res_5 = load i10 %exp_table_addr_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 220 'load' 'exp_res_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_13)   --->   "%select_ln245_12 = select i1 %and_ln245_6, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 221 'select' 'select_ln245_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_13)   --->   "%tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_6, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 222 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_13 = select i1 %xor_ln245_13, i10 %select_ln245_12, i10 %tmp_37" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 223 'select' 'select_ln245_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln255_6 = zext i10 %select_ln245_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 224 'zext' 'zext_ln255_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 225 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%exp_res_6 = load i10 %exp_table_addr_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 226 'load' 'exp_res_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_15)   --->   "%select_ln245_14 = select i1 %and_ln245_7, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 227 'select' 'select_ln245_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_15)   --->   "%tmp_38 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_7, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 228 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_15 = select i1 %xor_ln245_15, i10 %select_ln245_14, i10 %tmp_38" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 229 'select' 'select_ln245_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln255_7 = zext i10 %select_ln245_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 230 'zext' 'zext_ln255_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 231 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%exp_res_7 = load i10 %exp_table_addr_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 232 'load' 'exp_res_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_17)   --->   "%select_ln245_16 = select i1 %and_ln245_8, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 233 'select' 'select_ln245_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_17)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_8, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 234 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_17 = select i1 %xor_ln245_17, i10 %select_ln245_16, i10 %tmp_39" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 235 'select' 'select_ln245_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln255_8 = zext i10 %select_ln245_17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 236 'zext' 'zext_ln255_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 237 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%exp_res_8 = load i10 %exp_table_addr_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 238 'load' 'exp_res_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_19)   --->   "%select_ln245_18 = select i1 %and_ln245_9, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 239 'select' 'select_ln245_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_19)   --->   "%tmp_40 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_9, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 240 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_19 = select i1 %xor_ln245_19, i10 %select_ln245_18, i10 %tmp_40" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 241 'select' 'select_ln245_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln255_9 = zext i10 %select_ln245_19" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 242 'zext' 'zext_ln255_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 243 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (3.25ns)   --->   "%exp_res_9 = load i10 %exp_table_addr_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 244 'load' 'exp_res_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_21)   --->   "%select_ln245_20 = select i1 %and_ln245_10, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 245 'select' 'select_ln245_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_21)   --->   "%tmp_41 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_10, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 246 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_21 = select i1 %xor_ln245_21, i10 %select_ln245_20, i10 %tmp_41" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 247 'select' 'select_ln245_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln255_10 = zext i10 %select_ln245_21" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 248 'zext' 'zext_ln255_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%exp_table_addr_10 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 249 'getelementptr' 'exp_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [2/2] (3.25ns)   --->   "%exp_res_10 = load i10 %exp_table_addr_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 250 'load' 'exp_res_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_23)   --->   "%select_ln245_22 = select i1 %and_ln245_11, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 251 'select' 'select_ln245_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_23)   --->   "%tmp_42 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_11, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 252 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_23 = select i1 %xor_ln245_23, i10 %select_ln245_22, i10 %tmp_42" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 253 'select' 'select_ln245_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln255_11 = zext i10 %select_ln245_23" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 254 'zext' 'zext_ln255_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%exp_table_addr_11 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 255 'getelementptr' 'exp_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [2/2] (3.25ns)   --->   "%exp_res_11 = load i10 %exp_table_addr_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 256 'load' 'exp_res_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_25)   --->   "%select_ln245_24 = select i1 %and_ln245_12, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 257 'select' 'select_ln245_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_25)   --->   "%tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_12, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 258 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_25 = select i1 %xor_ln245_25, i10 %select_ln245_24, i10 %tmp_43" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 259 'select' 'select_ln245_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln255_12 = zext i10 %select_ln245_25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 260 'zext' 'zext_ln255_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%exp_table_addr_12 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 261 'getelementptr' 'exp_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [2/2] (3.25ns)   --->   "%exp_res_12 = load i10 %exp_table_addr_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 262 'load' 'exp_res_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_27)   --->   "%select_ln245_26 = select i1 %and_ln245_13, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 263 'select' 'select_ln245_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_27)   --->   "%tmp_44 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_13, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 264 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_27 = select i1 %xor_ln245_27, i10 %select_ln245_26, i10 %tmp_44" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 265 'select' 'select_ln245_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln255_13 = zext i10 %select_ln245_27" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 266 'zext' 'zext_ln255_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%exp_table_addr_13 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 267 'getelementptr' 'exp_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [2/2] (3.25ns)   --->   "%exp_res_13 = load i10 %exp_table_addr_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 268 'load' 'exp_res_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_29)   --->   "%select_ln245_28 = select i1 %and_ln245_14, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 269 'select' 'select_ln245_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_29)   --->   "%tmp_45 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_14, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 270 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_29 = select i1 %xor_ln245_29, i10 %select_ln245_28, i10 %tmp_45" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 271 'select' 'select_ln245_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln255_14 = zext i10 %select_ln245_29" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 272 'zext' 'zext_ln255_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%exp_table_addr_14 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 273 'getelementptr' 'exp_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [2/2] (3.25ns)   --->   "%exp_res_14 = load i10 %exp_table_addr_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 274 'load' 'exp_res_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_31)   --->   "%select_ln245_30 = select i1 %and_ln245_15, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 275 'select' 'select_ln245_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_31)   --->   "%tmp_46 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_15, i32 6, i32 15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 276 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln245_31 = select i1 %xor_ln245_31, i10 %select_ln245_30, i10 %tmp_46" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 277 'select' 'select_ln245_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln255_15 = zext i10 %select_ln245_31" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 278 'zext' 'zext_ln255_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%exp_table_addr_15 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 279 'getelementptr' 'exp_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (3.25ns)   --->   "%exp_res_15 = load i10 %exp_table_addr_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 280 'load' 'exp_res_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 281 [1/2] (3.25ns)   --->   "%exp_res = load i10 %exp_table_addr" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 281 'load' 'exp_res' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 282 [1/2] (3.25ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 282 'load' 'exp_res_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 283 [1/2] (3.25ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 283 'load' 'exp_res_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 284 [1/2] (3.25ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 284 'load' 'exp_res_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 285 [1/2] (3.25ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 285 'load' 'exp_res_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 286 [1/2] (3.25ns)   --->   "%exp_res_5 = load i10 %exp_table_addr_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 286 'load' 'exp_res_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 287 [1/2] (3.25ns)   --->   "%exp_res_6 = load i10 %exp_table_addr_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 287 'load' 'exp_res_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 288 [1/2] (3.25ns)   --->   "%exp_res_7 = load i10 %exp_table_addr_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 288 'load' 'exp_res_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 289 [1/2] (3.25ns)   --->   "%exp_res_8 = load i10 %exp_table_addr_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 289 'load' 'exp_res_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 290 [1/2] (3.25ns)   --->   "%exp_res_9 = load i10 %exp_table_addr_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 290 'load' 'exp_res_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 291 [1/2] (3.25ns)   --->   "%exp_res_10 = load i10 %exp_table_addr_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 291 'load' 'exp_res_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 292 [1/2] (3.25ns)   --->   "%exp_res_11 = load i10 %exp_table_addr_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 292 'load' 'exp_res_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 293 [1/2] (3.25ns)   --->   "%exp_res_12 = load i10 %exp_table_addr_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 293 'load' 'exp_res_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 294 [1/2] (3.25ns)   --->   "%exp_res_13 = load i10 %exp_table_addr_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 294 'load' 'exp_res_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 295 [1/2] (3.25ns)   --->   "%exp_res_14 = load i10 %exp_table_addr_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 295 'load' 'exp_res_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_4 : Operation 296 [1/2] (3.25ns)   --->   "%exp_res_15 = load i10 %exp_table_addr_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 296 'load' 'exp_res_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 5.39>
ST_5 : Operation 297 [2/2] (5.39ns)   --->   "%agg_tmp_i_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 297 'call' 'agg_tmp_i_i' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 298 [2/2] (5.39ns)   --->   "%agg_tmp2_i_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 298 'call' 'agg_tmp2_i_i' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 299 [2/2] (5.39ns)   --->   "%agg_tmp_i2_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 299 'call' 'agg_tmp_i2_i' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 300 [2/2] (5.39ns)   --->   "%agg_tmp2_i3_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 300 'call' 'agg_tmp2_i3_i' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 301 [1/2] (4.90ns)   --->   "%agg_tmp_i_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 0" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 301 'call' 'agg_tmp_i_i' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 302 [1/2] (4.90ns)   --->   "%agg_tmp2_i_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 302 'call' 'agg_tmp2_i_i' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i18 %agg_tmp_i_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 303 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i18 %agg_tmp2_i_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 304 'sext' 'sext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (2.21ns)   --->   "%add_ln50 = add i18 %agg_tmp2_i_i, i18 %agg_tmp_i_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 305 'add' 'add_ln50' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (2.21ns)   --->   "%add_ln50_1 = add i19 %sext_ln50_1, i19 %sext_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 306 'add' 'add_ln50_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_1, i32 18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 307 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 308 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/2] (4.90ns)   --->   "%agg_tmp_i2_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 309 'call' 'agg_tmp_i2_i' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 310 [1/2] (4.90ns)   --->   "%agg_tmp2_i3_i = call i18 @reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >, i17 %exp_res, i17 %exp_res_1, i17 %exp_res_2, i17 %exp_res_3, i17 %exp_res_4, i17 %exp_res_5, i17 %exp_res_6, i17 %exp_res_7, i17 %exp_res_8, i17 %exp_res_9, i17 %exp_res_10, i17 %exp_res_11, i17 %exp_res_12, i17 %exp_res_13, i17 %exp_res_14, i17 %exp_res_15, i4 12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 310 'call' 'agg_tmp2_i3_i' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln50_2 = sext i18 %agg_tmp_i2_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 311 'sext' 'sext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln50_3 = sext i18 %agg_tmp2_i3_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 312 'sext' 'sext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (2.21ns)   --->   "%add_ln50_2 = add i18 %agg_tmp2_i3_i, i18 %agg_tmp_i2_i" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 313 'add' 'add_ln50_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (2.21ns)   --->   "%add_ln50_3 = add i19 %sext_ln50_3, i19 %sext_ln50_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 314 'add' 'add_ln50_3' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_3, i32 18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 315 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_2, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 316 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.68>
ST_7 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%xor_ln50 = xor i1 %tmp_47, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 317 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%and_ln50 = and i1 %tmp_48, i1 %xor_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 318 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%xor_ln50_1 = xor i1 %tmp_47, i1 %tmp_48" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 319 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln50 = select i1 %and_ln50, i18 131071, i18 131072" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 320 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %xor_ln50_1, i18 %select_ln50, i18 %add_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 321 'select' 'select_ln50_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%xor_ln50_2 = xor i1 %tmp_49, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 322 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%and_ln50_1 = and i1 %tmp_50, i1 %xor_ln50_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 323 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%xor_ln50_3 = xor i1 %tmp_49, i1 %tmp_50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 324 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%select_ln50_2 = select i1 %and_ln50_1, i18 131071, i18 131072" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 325 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln50_3 = select i1 %xor_ln50_3, i18 %select_ln50_2, i18 %add_ln50_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 326 'select' 'select_ln50_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln50_4 = sext i18 %select_ln50_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 327 'sext' 'sext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln50_5 = sext i18 %select_ln50_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 328 'sext' 'sext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (2.21ns)   --->   "%add_ln50_4 = add i18 %select_ln50_3, i18 %select_ln50_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 329 'add' 'add_ln50_4' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (2.21ns)   --->   "%add_ln50_5 = add i19 %sext_ln50_5, i19 %sext_ln50_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 330 'add' 'add_ln50_5' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_5, i32 18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 331 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_4, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 332 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%xor_ln50_4 = xor i1 %tmp_51, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 333 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%and_ln50_2 = and i1 %tmp_52, i1 %xor_ln50_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 334 'and' 'and_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%xor_ln50_5 = xor i1 %tmp_51, i1 %tmp_52" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 335 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%select_ln50_4 = select i1 %and_ln50_2, i10 511, i10 512" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 336 'select' 'select_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_4, i32 8, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:145->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 337 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln50_5 = select i1 %xor_ln50_5, i10 %select_ln50_4, i10 %tmp_53" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 338 'select' 'select_ln50_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %select_ln50_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 339 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 340 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [2/2] (3.25ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 341 'load' 'inv_exp_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 342 [1/2] (3.25ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 342 'load' 'inv_exp_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 343 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i18 %inv_exp_sum" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 344 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i17 %exp_res" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 345 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (5.57ns)   --->   "%mul_ln268 = mul i26 %sext_ln268, i26 %zext_ln268" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 346 'mul' 'mul_ln268' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 347 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i17 %exp_res_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 348 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (5.57ns)   --->   "%mul_ln268_1 = mul i26 %sext_ln268, i26 %zext_ln268_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 349 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_1, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 350 'partselect' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i17 %exp_res_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 351 'zext' 'zext_ln268_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (5.57ns)   --->   "%mul_ln268_2 = mul i26 %sext_ln268, i26 %zext_ln268_2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 352 'mul' 'mul_ln268_2' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_2, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 353 'partselect' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i17 %exp_res_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 354 'zext' 'zext_ln268_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (5.57ns)   --->   "%mul_ln268_3 = mul i26 %sext_ln268, i26 %zext_ln268_3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 355 'mul' 'mul_ln268_3' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln268_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_3, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 356 'partselect' 'trunc_ln268_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln268_4 = zext i17 %exp_res_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 357 'zext' 'zext_ln268_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (5.57ns)   --->   "%mul_ln268_4 = mul i26 %sext_ln268, i26 %zext_ln268_4" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 358 'mul' 'mul_ln268_4' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln268_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_4, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 359 'partselect' 'trunc_ln268_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln268_5 = zext i17 %exp_res_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 360 'zext' 'zext_ln268_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (5.57ns)   --->   "%mul_ln268_5 = mul i26 %sext_ln268, i26 %zext_ln268_5" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 361 'mul' 'mul_ln268_5' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln268_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_5, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 362 'partselect' 'trunc_ln268_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln268_6 = zext i17 %exp_res_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 363 'zext' 'zext_ln268_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (5.57ns)   --->   "%mul_ln268_6 = mul i26 %sext_ln268, i26 %zext_ln268_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 364 'mul' 'mul_ln268_6' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln268_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_6, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 365 'partselect' 'trunc_ln268_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln268_7 = zext i17 %exp_res_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 366 'zext' 'zext_ln268_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (5.57ns)   --->   "%mul_ln268_7 = mul i26 %sext_ln268, i26 %zext_ln268_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 367 'mul' 'mul_ln268_7' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln268_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_7, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 368 'partselect' 'trunc_ln268_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln268_8 = zext i17 %exp_res_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 369 'zext' 'zext_ln268_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (5.57ns)   --->   "%mul_ln268_8 = mul i26 %sext_ln268, i26 %zext_ln268_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 370 'mul' 'mul_ln268_8' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln268_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_8, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 371 'partselect' 'trunc_ln268_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln268_9 = zext i17 %exp_res_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 372 'zext' 'zext_ln268_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (5.57ns)   --->   "%mul_ln268_9 = mul i26 %sext_ln268, i26 %zext_ln268_9" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 373 'mul' 'mul_ln268_9' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln268_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_9, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 374 'partselect' 'trunc_ln268_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln268_10 = zext i17 %exp_res_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 375 'zext' 'zext_ln268_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (5.57ns)   --->   "%mul_ln268_10 = mul i26 %sext_ln268, i26 %zext_ln268_10" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 376 'mul' 'mul_ln268_10' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln268_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_10, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 377 'partselect' 'trunc_ln268_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln268_11 = zext i17 %exp_res_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 378 'zext' 'zext_ln268_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (5.57ns)   --->   "%mul_ln268_11 = mul i26 %sext_ln268, i26 %zext_ln268_11" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 379 'mul' 'mul_ln268_11' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln268_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_11, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 380 'partselect' 'trunc_ln268_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln268_12 = zext i17 %exp_res_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 381 'zext' 'zext_ln268_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (5.57ns)   --->   "%mul_ln268_12 = mul i26 %sext_ln268, i26 %zext_ln268_12" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 382 'mul' 'mul_ln268_12' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln268_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_12, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 383 'partselect' 'trunc_ln268_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln268_13 = zext i17 %exp_res_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 384 'zext' 'zext_ln268_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (5.57ns)   --->   "%mul_ln268_13 = mul i26 %sext_ln268, i26 %zext_ln268_13" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 385 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln268_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_13, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 386 'partselect' 'trunc_ln268_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln268_14 = zext i17 %exp_res_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 387 'zext' 'zext_ln268_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (5.57ns)   --->   "%mul_ln268_14 = mul i26 %sext_ln268, i26 %zext_ln268_14" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 388 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln268_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_14, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 389 'partselect' 'trunc_ln268_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln268_15 = zext i17 %exp_res_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 390 'zext' 'zext_ln268_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (5.57ns)   --->   "%mul_ln268_15 = mul i26 %sext_ln268, i26 %zext_ln268_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 391 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln268_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_15, i32 10, i32 25" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 392 'partselect' 'trunc_ln268_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%layer5_out = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln268_14, i16 %trunc_ln268_13, i16 %trunc_ln268_12, i16 %trunc_ln268_11, i16 %trunc_ln268_10, i16 %trunc_ln268_s, i16 %trunc_ln268_9, i16 %trunc_ln268_8, i16 %trunc_ln268_7, i16 %trunc_ln268_6, i16 %trunc_ln268_5, i16 %trunc_ln268_4, i16 %trunc_ln268_3, i16 %trunc_ln268_2, i16 %trunc_ln268_1, i16 %trunc_ln" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 393 'bitconcatenate' 'layer5_out' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i256 %layer5_out" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 394 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.878ns
The critical path consists of the following:
	wire read operation ('data_3_val_read', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) on port 'data_3_val' (../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [39]  (2.146 ns)
	'xor' operation 1 bit ('xor_ln65_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [40]  (0.000 ns)
	'select' operation 16 bit ('select_ln65_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [41]  (1.293 ns)
	'icmp' operation 1 bit ('icmp_ln65_2', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [42]  (2.146 ns)
	'xor' operation 1 bit ('xor_ln65_2', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [43]  (0.000 ns)
	'select' operation 16 bit ('select_ln65_2', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [44]  (1.293 ns)

 <State 2>: 6.878ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln65_6', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [54]  (2.146 ns)
	'xor' operation 1 bit ('xor_ln65_6', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [55]  (0.000 ns)
	'select' operation 16 bit ('select_ln65_6', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [56]  (1.293 ns)
	'icmp' operation 1 bit ('icmp_ln65_14', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [78]  (2.146 ns)
	'xor' operation 1 bit ('xor_ln65_14', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [79]  (0.000 ns)
	'select' operation 16 bit ('x_max', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239) [80]  (1.293 ns)

 <State 3>: 6.530ns
The critical path consists of the following:
	'sub' operation 17 bit ('sub_ln245', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245) [83]  (2.146 ns)
	'xor' operation 1 bit ('xor_ln245_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245) [88]  (0.000 ns)
	'select' operation 10 bit ('select_ln245_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245) [196]  (1.127 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255) [198]  (0.000 ns)
	'load' operation 17 bit ('exp_res', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [199]  (3.257 ns)

 <State 4>: 3.257ns
The critical path consists of the following:
	'load' operation 17 bit ('exp_res', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [199]  (3.257 ns)

 <State 5>: 5.394ns
The critical path consists of the following:
	'call' operation 18 bit ('agg_tmp_i_i', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [290]  (5.394 ns)

 <State 6>: 7.119ns
The critical path consists of the following:
	'call' operation 18 bit ('agg_tmp_i_i', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [290]  (4.903 ns)
	'add' operation 18 bit ('add_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [294]  (2.216 ns)

 <State 7>: 4.686ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [298]  (0.000 ns)
	'and' operation 1 bit ('and_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [299]  (0.000 ns)
	'select' operation 18 bit ('select_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [301]  (0.000 ns)
	'select' operation 18 bit ('select_ln50_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [302]  (1.344 ns)
	'add' operation 18 bit ('add_ln50_4', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [318]  (2.216 ns)
	'select' operation 10 bit ('select_ln50_5', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:262) [327]  (1.127 ns)

 <State 8>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('invert_table_addr', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265) [329]  (0.000 ns)
	'load' operation 18 bit ('inv_exp_sum', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [330]  (3.257 ns)

 <State 9>: 3.257ns
The critical path consists of the following:
	'load' operation 18 bit ('inv_exp_sum', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [330]  (3.257 ns)

 <State 10>: 5.570ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln268', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268) [333]  (5.570 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
