<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Arkanoid.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Diagram.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Diagram.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Diagram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Diagram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Diagram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Diagram.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Diagram.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Diagram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Diagram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dimezzaClock.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myArkanoidVHDL.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="myArkanoidVHDL.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="myArkanoidVHDL.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myArkanoidVHDL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="myArkanoidVHDL.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411850383" xil_pn:in_ck="109161539350312289" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="101503348651381924" xil_pn:start_ts="1411850361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Diagram.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1411850383" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4842387571057274734" xil_pn:start_ts="1411850383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411850383" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1411850383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411850383" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2139259459028209250" xil_pn:start_ts="1411850383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411850383" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1411850383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411850383" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5451750772069116040" xil_pn:start_ts="1411850383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411851245" xil_pn:in_ck="-5818637698093185382" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2386278896170417537" xil_pn:start_ts="1411850686">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Diagram.jhd"/>
      <outfile xil_pn:name="Diagram.lso"/>
      <outfile xil_pn:name="Diagram.prj"/>
      <outfile xil_pn:name="Diagram.syr"/>
      <outfile xil_pn:name="Diagram.xst"/>
      <outfile xil_pn:name="Diagram_vhdl.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1411850412" xil_pn:in_ck="4668691866346929" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981221993034839" xil_pn:start_ts="1411850412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
