*design* DebussyLib (btIdent Verdi_P-2019.06-SP2-12)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        +incdir+../../src/rtl/building_blocks/
        ../../src/rtl/building_blocks/adder.sv
        ../../src/rtl/building_blocks/extend.sv
        ../../src/rtl/building_blocks/flopenr.sv
        ../../src/rtl/building_blocks/flopr.sv
        ../../src/rtl/building_blocks/mux2.sv
        ../../src/rtl/building_blocks/mux3.sv
        ../../src/rtl/building_blocks/be_logic.sv
        +incdir+../../src/rtl/
        ../../src/rtl/alu.sv
        ../../src/rtl/aludec.sv
        ../../src/rtl/maindec.sv
        ../../src/rtl/branch_logic.sv
        ../../src/rtl/reg_file_async.v
        ../../model/ASYNC_RAM_DP_WBE.v
        ../../src/rtl/controller.sv
        ../../src/rtl/datapath.sv
        ../../src/rtl/riscvsingle.sv
        ../../src/rtl/top.sv
        +incdir+../../bench/rtl/
        ../../testbench/cpu_tb.v

Highest level modules:
flopenr
cpu_tb

Total	0 error(s),   0 warning(s)
