# 65xx core list

OpenCores:
* [V6502](https://opencores.org/projects/v6502) version of 65C02 with some improvements like wide stack pointer (16 bit) and some useful opcodes.
* [R65C02 Processor Soft Core](https://opencores.org/projects/cpu65c02_true_cycle) offers you an accurate timing for all new and upgraded op codes of the R65C02,
* [R6502 Processor Soft Core](https://opencores.org/projects/cpu6502_true_cycle) is a VHDL core with True Cycle Timing for Rockwell's 6502 8-Bit CPU.
* [T65](https://opencores.org/projects/t65) is a configurable cpu core that supports 6502, 65C02 and 65C816 instruction sets.
* [Lattice6502](https://opencores.org/projects/lattice6502) describes  implementation of a 6502 microprocessor into a Lattice LCMXO2280C FPGA.
* [ag_6502](https://opencores.org/projects/ag_6502) soft core with phase-level accuracy.
* [M65C02](https://opencores.org/projects/m65c02) provides a microprogrammed synthesizable IP core compatible with the WDC and Rockwell 65C02 microprocessors.
* [T6507LP](https://opencores.org/projects/t6507lp) 6507-compatible microprocessor.


GitHub cores:
* [6502](https://github.com/bernardo-andreeti/6502) VHDL description of 6502 processor with FPGA synthesis support.
* [GS4502B](https://github.com/gardners/gs4502b) An attempt to create a high-performance 4502 and 6502 compatible CPU.
* [verilog-6502](https://github.com/Arlet/verilog-6502) a Verilog HDL model of the MOS 6502 CPU.
* [MCL65](https://github.com/MicroCoreLabs/Projects/tree/master/MCL65) is an ultra-small footprint, microsequencer-based, 100% instruction-set compatible, cycle-exact NMOS 6502 core.
* [MAM65C02](https://github.com/MorrisMA/MAM65C02-Processor-Core) Microprogrammed 65C02-compatible Processor Core for FPGAs.
* [CoPro6502](https://github.com/hoglet67/CoPro6502/tree/master/src/Arlet) a Verilog HDL version of the old MOS 6502 and 65C02 CPUs.
* [HuC6280](https://github.com/fseidel/HuC6280) Verilog HDL model of the Hudson Soft HuC6280 CPU.

Other:
* [Verilog 6502](http://www.aholme.co.uk/6502/Main.htm) phase-accurate core built from the visual6502 transistor-level netlist.
* [bc6502](http://finitron.ca/Projects/Prj6502/bc6502_page.html) Verilog source code for a fully functional 6502 compatible cpu core.
* [Free-6502](http://web.archive.org/web/20040603222048/http:/www.free-ip.com/6502/index.html) is a 6502 compatible CPU core.
* [FPGA-64](https://www.syntiac.com/fpga64.html) is a re-implementation of the Commodore-64 computer using reconfigurable logic chips.
* [6502 Core](http://www.sprow.co.uk/dump/index.htm#Free6502) based on Free-6502 (VHDL).
* [Pet2001](https://github.com/skibo/Pet2001_Nexys3) A Commodore PET in an FPGA.

Extended version:
* [RTF65002](https://opencores.org/projects/rtf65002) Verylog core
* [RTF65003](https://github.com/robfinch/Cores/tree/master/rtf65003/trunk)
* [RTF65004](https://github.com/robfinch/Cores/tree/master/rtf65004)

* [af65k](https://github.com/fachat/af65k)  implementation of the 65k processor core, a 6502 blown up to 64bit

Resources:
* https://github.com/robfinch/Cores, collection of cores
