
C:\Users\Henry\Desktop\4de Jaar\E-Design2018\edesign19231865\Debug\edesign19231865.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005488  08005488  00015488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005528  08005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005530  08005530  00015530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005534  08005534  00015534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  08005538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020098  2**0
                  CONTENTS
  8 .bss          00000240  20000098  20000098  00020098  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  200002d8  200002d8  00020098  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001cf50  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003313  00000000  00000000  0003d018  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000b955  00000000  00000000  0004032b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b78  00000000  00000000  0004bc80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001268  00000000  00000000  0004c7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008bb2  00000000  00000000  0004da60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000ab3fe  00000000  00000000  00056612  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00101a10  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002d18  00000000  00000000  00101a8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  0001c6f7  00000000  00000000  001047a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005470 	.word	0x08005470

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08005470 	.word	0x08005470

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2uiz>:
 8000b50:	004a      	lsls	r2, r1, #1
 8000b52:	d211      	bcs.n	8000b78 <__aeabi_d2uiz+0x28>
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d211      	bcs.n	8000b7e <__aeabi_d2uiz+0x2e>
 8000b5a:	d50d      	bpl.n	8000b78 <__aeabi_d2uiz+0x28>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d40e      	bmi.n	8000b84 <__aeabi_d2uiz+0x34>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_d2uiz+0x3a>
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b99e 	b.w	8000ee4 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f82a 	bl	8000c08 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2ulz>:
 8000bc0:	b5d0      	push	{r4, r6, r7, lr}
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <__aeabi_d2ulz+0x40>)
 8000bc6:	4606      	mov	r6, r0
 8000bc8:	460f      	mov	r7, r1
 8000bca:	f7ff fd11 	bl	80005f0 <__aeabi_dmul>
 8000bce:	f7ff ffbf 	bl	8000b50 <__aeabi_d2uiz>
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	f7ff fc96 	bl	8000504 <__aeabi_ui2d>
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <__aeabi_d2ulz+0x44>)
 8000bdc:	f7ff fd08 	bl	80005f0 <__aeabi_dmul>
 8000be0:	4602      	mov	r2, r0
 8000be2:	460b      	mov	r3, r1
 8000be4:	4630      	mov	r0, r6
 8000be6:	4639      	mov	r1, r7
 8000be8:	f7ff fb4e 	bl	8000288 <__aeabi_dsub>
 8000bec:	f7ff ffb0 	bl	8000b50 <__aeabi_d2uiz>
 8000bf0:	4623      	mov	r3, r4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	ea42 0200 	orr.w	r2, r2, r0
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	bdd0      	pop	{r4, r6, r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	3df00000 	.word	0x3df00000
 8000c04:	41f00000 	.word	0x41f00000

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	468c      	mov	ip, r1
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	9e08      	ldr	r6, [sp, #32]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d151      	bne.n	8000cbc <__udivmoddi4+0xb4>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d96d      	bls.n	8000cfa <__udivmoddi4+0xf2>
 8000c1e:	fab2 fe82 	clz	lr, r2
 8000c22:	f1be 0f00 	cmp.w	lr, #0
 8000c26:	d00b      	beq.n	8000c40 <__udivmoddi4+0x38>
 8000c28:	f1ce 0c20 	rsb	ip, lr, #32
 8000c2c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c30:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c34:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c38:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c3c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c40:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c44:	0c25      	lsrs	r5, r4, #16
 8000c46:	fbbc f8fa 	udiv	r8, ip, sl
 8000c4a:	fa1f f987 	uxth.w	r9, r7
 8000c4e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c52:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c56:	fb08 f309 	mul.w	r3, r8, r9
 8000c5a:	42ab      	cmp	r3, r5
 8000c5c:	d90a      	bls.n	8000c74 <__udivmoddi4+0x6c>
 8000c5e:	19ed      	adds	r5, r5, r7
 8000c60:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c64:	f080 8123 	bcs.w	8000eae <__udivmoddi4+0x2a6>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	f240 8120 	bls.w	8000eae <__udivmoddi4+0x2a6>
 8000c6e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c72:	443d      	add	r5, r7
 8000c74:	1aed      	subs	r5, r5, r3
 8000c76:	b2a4      	uxth	r4, r4
 8000c78:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c7c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c80:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c84:	fb00 f909 	mul.w	r9, r0, r9
 8000c88:	45a1      	cmp	r9, r4
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x98>
 8000c8c:	19e4      	adds	r4, r4, r7
 8000c8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c92:	f080 810a 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000c96:	45a1      	cmp	r9, r4
 8000c98:	f240 8107 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 0409 	sub.w	r4, r4, r9
 8000ca4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ca8:	2100      	movs	r1, #0
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d061      	beq.n	8000d72 <__udivmoddi4+0x16a>
 8000cae:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	6034      	str	r4, [r6, #0]
 8000cb6:	6073      	str	r3, [r6, #4]
 8000cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbc:	428b      	cmp	r3, r1
 8000cbe:	d907      	bls.n	8000cd0 <__udivmoddi4+0xc8>
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d054      	beq.n	8000d6e <__udivmoddi4+0x166>
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd0:	fab3 f183 	clz	r1, r3
 8000cd4:	2900      	cmp	r1, #0
 8000cd6:	f040 808e 	bne.w	8000df6 <__udivmoddi4+0x1ee>
 8000cda:	42ab      	cmp	r3, r5
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xdc>
 8000cde:	4282      	cmp	r2, r0
 8000ce0:	f200 80fa 	bhi.w	8000ed8 <__udivmoddi4+0x2d0>
 8000ce4:	1a84      	subs	r4, r0, r2
 8000ce6:	eb65 0503 	sbc.w	r5, r5, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	46ac      	mov	ip, r5
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d03f      	beq.n	8000d72 <__udivmoddi4+0x16a>
 8000cf2:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	b912      	cbnz	r2, 8000d02 <__udivmoddi4+0xfa>
 8000cfc:	2701      	movs	r7, #1
 8000cfe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d02:	fab7 fe87 	clz	lr, r7
 8000d06:	f1be 0f00 	cmp.w	lr, #0
 8000d0a:	d134      	bne.n	8000d76 <__udivmoddi4+0x16e>
 8000d0c:	1beb      	subs	r3, r5, r7
 8000d0e:	0c3a      	lsrs	r2, r7, #16
 8000d10:	fa1f fc87 	uxth.w	ip, r7
 8000d14:	2101      	movs	r1, #1
 8000d16:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d1a:	0c25      	lsrs	r5, r4, #16
 8000d1c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d20:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d24:	fb0c f308 	mul.w	r3, ip, r8
 8000d28:	42ab      	cmp	r3, r5
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x134>
 8000d2c:	19ed      	adds	r5, r5, r7
 8000d2e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x132>
 8000d34:	42ab      	cmp	r3, r5
 8000d36:	f200 80d1 	bhi.w	8000edc <__udivmoddi4+0x2d4>
 8000d3a:	4680      	mov	r8, r0
 8000d3c:	1aed      	subs	r5, r5, r3
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d44:	fb02 5510 	mls	r5, r2, r0, r5
 8000d48:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d4c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d50:	45a4      	cmp	ip, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x15c>
 8000d54:	19e4      	adds	r4, r4, r7
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x15a>
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	f200 80b8 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 040c 	sub.w	r4, r4, ip
 8000d68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6c:	e79d      	b.n	8000caa <__udivmoddi4+0xa2>
 8000d6e:	4631      	mov	r1, r6
 8000d70:	4630      	mov	r0, r6
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	f1ce 0420 	rsb	r4, lr, #32
 8000d7a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d7e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d82:	fa20 f804 	lsr.w	r8, r0, r4
 8000d86:	0c3a      	lsrs	r2, r7, #16
 8000d88:	fa25 f404 	lsr.w	r4, r5, r4
 8000d8c:	ea48 0803 	orr.w	r8, r8, r3
 8000d90:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d94:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d98:	fb02 4411 	mls	r4, r2, r1, r4
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000da4:	fb01 f30c 	mul.w	r3, r1, ip
 8000da8:	42ab      	cmp	r3, r5
 8000daa:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1bc>
 8000db0:	19ed      	adds	r5, r5, r7
 8000db2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db6:	f080 808a 	bcs.w	8000ece <__udivmoddi4+0x2c6>
 8000dba:	42ab      	cmp	r3, r5
 8000dbc:	f240 8087 	bls.w	8000ece <__udivmoddi4+0x2c6>
 8000dc0:	3902      	subs	r1, #2
 8000dc2:	443d      	add	r5, r7
 8000dc4:	1aeb      	subs	r3, r5, r3
 8000dc6:	fa1f f588 	uxth.w	r5, r8
 8000dca:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dce:	fb02 3310 	mls	r3, r2, r0, r3
 8000dd2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dd6:	fb00 f30c 	mul.w	r3, r0, ip
 8000dda:	42ab      	cmp	r3, r5
 8000ddc:	d907      	bls.n	8000dee <__udivmoddi4+0x1e6>
 8000dde:	19ed      	adds	r5, r5, r7
 8000de0:	f100 38ff 	add.w	r8, r0, #4294967295
 8000de4:	d26f      	bcs.n	8000ec6 <__udivmoddi4+0x2be>
 8000de6:	42ab      	cmp	r3, r5
 8000de8:	d96d      	bls.n	8000ec6 <__udivmoddi4+0x2be>
 8000dea:	3802      	subs	r0, #2
 8000dec:	443d      	add	r5, r7
 8000dee:	1aeb      	subs	r3, r5, r3
 8000df0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000df4:	e78f      	b.n	8000d16 <__udivmoddi4+0x10e>
 8000df6:	f1c1 0720 	rsb	r7, r1, #32
 8000dfa:	fa22 f807 	lsr.w	r8, r2, r7
 8000dfe:	408b      	lsls	r3, r1
 8000e00:	fa05 f401 	lsl.w	r4, r5, r1
 8000e04:	ea48 0303 	orr.w	r3, r8, r3
 8000e08:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e0c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e10:	40fd      	lsrs	r5, r7
 8000e12:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e16:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e1a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e1e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e22:	fa1f f883 	uxth.w	r8, r3
 8000e26:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e2a:	fb09 f408 	mul.w	r4, r9, r8
 8000e2e:	42ac      	cmp	r4, r5
 8000e30:	fa02 f201 	lsl.w	r2, r2, r1
 8000e34:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x244>
 8000e3a:	18ed      	adds	r5, r5, r3
 8000e3c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e40:	d243      	bcs.n	8000eca <__udivmoddi4+0x2c2>
 8000e42:	42ac      	cmp	r4, r5
 8000e44:	d941      	bls.n	8000eca <__udivmoddi4+0x2c2>
 8000e46:	f1a9 0902 	sub.w	r9, r9, #2
 8000e4a:	441d      	add	r5, r3
 8000e4c:	1b2d      	subs	r5, r5, r4
 8000e4e:	fa1f fe8e 	uxth.w	lr, lr
 8000e52:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e56:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e5a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e5e:	fb00 f808 	mul.w	r8, r0, r8
 8000e62:	45a0      	cmp	r8, r4
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x26e>
 8000e66:	18e4      	adds	r4, r4, r3
 8000e68:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e6c:	d229      	bcs.n	8000ec2 <__udivmoddi4+0x2ba>
 8000e6e:	45a0      	cmp	r8, r4
 8000e70:	d927      	bls.n	8000ec2 <__udivmoddi4+0x2ba>
 8000e72:	3802      	subs	r0, #2
 8000e74:	441c      	add	r4, r3
 8000e76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e7a:	eba4 0408 	sub.w	r4, r4, r8
 8000e7e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e82:	454c      	cmp	r4, r9
 8000e84:	46c6      	mov	lr, r8
 8000e86:	464d      	mov	r5, r9
 8000e88:	d315      	bcc.n	8000eb6 <__udivmoddi4+0x2ae>
 8000e8a:	d012      	beq.n	8000eb2 <__udivmoddi4+0x2aa>
 8000e8c:	b156      	cbz	r6, 8000ea4 <__udivmoddi4+0x29c>
 8000e8e:	ebba 030e 	subs.w	r3, sl, lr
 8000e92:	eb64 0405 	sbc.w	r4, r4, r5
 8000e96:	fa04 f707 	lsl.w	r7, r4, r7
 8000e9a:	40cb      	lsrs	r3, r1
 8000e9c:	431f      	orrs	r7, r3
 8000e9e:	40cc      	lsrs	r4, r1
 8000ea0:	6037      	str	r7, [r6, #0]
 8000ea2:	6074      	str	r4, [r6, #4]
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	e6f8      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000eae:	4690      	mov	r8, r2
 8000eb0:	e6e0      	b.n	8000c74 <__udivmoddi4+0x6c>
 8000eb2:	45c2      	cmp	sl, r8
 8000eb4:	d2ea      	bcs.n	8000e8c <__udivmoddi4+0x284>
 8000eb6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eba:	eb69 0503 	sbc.w	r5, r9, r3
 8000ebe:	3801      	subs	r0, #1
 8000ec0:	e7e4      	b.n	8000e8c <__udivmoddi4+0x284>
 8000ec2:	4628      	mov	r0, r5
 8000ec4:	e7d7      	b.n	8000e76 <__udivmoddi4+0x26e>
 8000ec6:	4640      	mov	r0, r8
 8000ec8:	e791      	b.n	8000dee <__udivmoddi4+0x1e6>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e7be      	b.n	8000e4c <__udivmoddi4+0x244>
 8000ece:	4601      	mov	r1, r0
 8000ed0:	e778      	b.n	8000dc4 <__udivmoddi4+0x1bc>
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	443c      	add	r4, r7
 8000ed6:	e745      	b.n	8000d64 <__udivmoddi4+0x15c>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e708      	b.n	8000cee <__udivmoddi4+0xe6>
 8000edc:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee0:	443d      	add	r5, r7
 8000ee2:	e72b      	b.n	8000d3c <__udivmoddi4+0x134>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <HAL_InitTick+0x24>)
 8000eea:	4a09      	ldr	r2, [pc, #36]	; (8000f10 <HAL_InitTick+0x28>)
 8000eec:	681b      	ldr	r3, [r3, #0]
{
 8000eee:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000ef0:	fba2 2303 	umull	r2, r3, r2, r3
{
 8000ef4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000ef6:	0998      	lsrs	r0, r3, #6
 8000ef8:	f000 fc96 	bl	8001828 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000efc:	4621      	mov	r1, r4
 8000efe:	2200      	movs	r2, #0
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f000 fc4e 	bl	80017a4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000f08:	2000      	movs	r0, #0
 8000f0a:	bd10      	pop	{r4, pc}
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	10624dd3 	.word	0x10624dd3

08000f14 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f14:	4a07      	ldr	r2, [pc, #28]	; (8000f34 <HAL_Init+0x20>)
{
 8000f16:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f18:	6813      	ldr	r3, [r2, #0]
 8000f1a:	f043 0310 	orr.w	r3, r3, #16
 8000f1e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f000 fc2d 	bl	8001780 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff ffde 	bl	8000ee8 <HAL_InitTick>
  HAL_MspInit();
 8000f2c:	f003 fb9a 	bl	8004664 <HAL_MspInit>
}
 8000f30:	2000      	movs	r0, #0
 8000f32:	bd08      	pop	{r3, pc}
 8000f34:	40022000 	.word	0x40022000

08000f38 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f38:	4a02      	ldr	r2, [pc, #8]	; (8000f44 <HAL_IncTick+0xc>)
 8000f3a:	6813      	ldr	r3, [r2, #0]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	6013      	str	r3, [r2, #0]
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000140 	.word	0x20000140

08000f48 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000f48:	4b01      	ldr	r3, [pc, #4]	; (8000f50 <HAL_GetTick+0x8>)
 8000f4a:	6818      	ldr	r0, [r3, #0]
}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000140 	.word	0x20000140

08000f54 <HAL_ADC_ConvHalfCpltCallback>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000f5c:	6802      	ldr	r2, [r0, #0]
{
 8000f5e:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000f60:	6893      	ldr	r3, [r2, #8]
 8000f62:	f003 0303 	and.w	r3, r3, #3
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d002      	beq.n	8000f70 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000f70:	6811      	ldr	r1, [r2, #0]
 8000f72:	07c9      	lsls	r1, r1, #31
 8000f74:	d5f9      	bpl.n	8000f6a <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000f76:	6891      	ldr	r1, [r2, #8]
 8000f78:	f001 010d 	and.w	r1, r1, #13
 8000f7c:	2901      	cmp	r1, #1
 8000f7e:	d009      	beq.n	8000f94 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000f82:	f042 0210 	orr.w	r2, r2, #16
 8000f86:	6442      	str	r2, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f88:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000f8a:	f042 0201 	orr.w	r2, r2, #1
 8000f8e:	6482      	str	r2, [r0, #72]	; 0x48
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8000f94:	6893      	ldr	r3, [r2, #8]
 8000f96:	2103      	movs	r1, #3
 8000f98:	f043 0302 	orr.w	r3, r3, #2
 8000f9c:	6093      	str	r3, [r2, #8]
 8000f9e:	6011      	str	r1, [r2, #0]
 8000fa0:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000fa2:	f7ff ffd1 	bl	8000f48 <HAL_GetTick>
 8000fa6:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000fa8:	6823      	ldr	r3, [r4, #0]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	07db      	lsls	r3, r3, #31
 8000fae:	d5dc      	bpl.n	8000f6a <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000fb0:	f7ff ffca 	bl	8000f48 <HAL_GetTick>
 8000fb4:	1b40      	subs	r0, r0, r5
 8000fb6:	2802      	cmp	r0, #2
 8000fb8:	d9f6      	bls.n	8000fa8 <ADC_Disable+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000fbc:	f043 0310 	orr.w	r3, r3, #16
 8000fc0:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e7ce      	b.n	8000f6c <ADC_Disable+0x10>
 8000fce:	bf00      	nop

08000fd0 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fd0:	6802      	ldr	r2, [r0, #0]
{
 8000fd2:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fd4:	6893      	ldr	r3, [r2, #8]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d00d      	beq.n	8000ffa <ADC_Enable+0x2a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000fde:	6891      	ldr	r1, [r2, #8]
 8000fe0:	4b17      	ldr	r3, [pc, #92]	; (8001040 <ADC_Enable+0x70>)
 8000fe2:	4219      	tst	r1, r3
 8000fe4:	d00e      	beq.n	8001004 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fe6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000fe8:	f043 0310 	orr.w	r3, r3, #16
 8000fec:	6443      	str	r3, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fee:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6483      	str	r3, [r0, #72]	; 0x48
      return HAL_ERROR;
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ffa:	6813      	ldr	r3, [r2, #0]
 8000ffc:	07d9      	lsls	r1, r3, #31
 8000ffe:	d5ee      	bpl.n	8000fde <ADC_Enable+0xe>
  return HAL_OK;
 8001000:	2000      	movs	r0, #0
 8001002:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8001004:	6893      	ldr	r3, [r2, #8]
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6093      	str	r3, [r2, #8]
 800100c:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();  
 800100e:	f7ff ff9b 	bl	8000f48 <HAL_GetTick>
 8001012:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001014:	e004      	b.n	8001020 <ADC_Enable+0x50>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001016:	f7ff ff97 	bl	8000f48 <HAL_GetTick>
 800101a:	1b40      	subs	r0, r0, r5
 800101c:	2802      	cmp	r0, #2
 800101e:	d804      	bhi.n	800102a <ADC_Enable+0x5a>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001020:	6823      	ldr	r3, [r4, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	07db      	lsls	r3, r3, #31
 8001026:	d5f6      	bpl.n	8001016 <ADC_Enable+0x46>
 8001028:	e7ea      	b.n	8001000 <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800102a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800102c:	f043 0310 	orr.w	r3, r3, #16
 8001030:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001032:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 800103a:	2001      	movs	r0, #1
 800103c:	bd38      	pop	{r3, r4, r5, pc}
 800103e:	bf00      	nop
 8001040:	8000003f 	.word	0x8000003f

08001044 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001044:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001046:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800104c:	6443      	str	r3, [r0, #68]	; 0x44
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800104e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_ADC_ErrorCallback(hadc); 
 8001056:	f7ff bf7f 	b.w	8000f58 <HAL_ADC_ErrorCallback>
 800105a:	bf00      	nop

0800105c <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800105c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800105e:	f7ff bf79 	b.w	8000f54 <HAL_ADC_ConvHalfCpltCallback>
 8001062:	bf00      	nop

08001064 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001064:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001066:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001068:	f012 0f50 	tst.w	r2, #80	; 0x50
 800106c:	d118      	bne.n	80010a0 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800106e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001070:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001076:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001078:	68ca      	ldr	r2, [r1, #12]
 800107a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800107e:	d10c      	bne.n	800109a <ADC_DMAConvCplt+0x36>
 8001080:	69da      	ldr	r2, [r3, #28]
 8001082:	b952      	cbnz	r2, 800109a <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001084:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001086:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800108a:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800108c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800108e:	04d2      	lsls	r2, r2, #19
 8001090:	d403      	bmi.n	800109a <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001094:	f042 0201 	orr.w	r2, r2, #1
 8001098:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 800109a:	4618      	mov	r0, r3
 800109c:	f002 be7c 	b.w	8003d98 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80010a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a4:	4718      	bx	r3
 80010a6:	bf00      	nop

080010a8 <HAL_ADC_Init>:
{
 80010a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010aa:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 80010ac:	2300      	movs	r3, #0
 80010ae:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 80010b0:	2800      	cmp	r0, #0
 80010b2:	f000 809d 	beq.w	80011f0 <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010b6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010b8:	f013 0310 	ands.w	r3, r3, #16
 80010bc:	4604      	mov	r4, r0
 80010be:	d117      	bne.n	80010f0 <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80010c0:	6c45      	ldr	r5, [r0, #68]	; 0x44
 80010c2:	2d00      	cmp	r5, #0
 80010c4:	f000 8087 	beq.w	80011d6 <HAL_ADC_Init+0x12e>
 80010c8:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80010ca:	6891      	ldr	r1, [r2, #8]
 80010cc:	00c9      	lsls	r1, r1, #3
 80010ce:	d576      	bpl.n	80011be <HAL_ADC_Init+0x116>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80010d0:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80010d2:	008f      	lsls	r7, r1, #2
 80010d4:	d473      	bmi.n	80011be <HAL_ADC_Init+0x116>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010d6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80010d8:	06ce      	lsls	r6, r1, #27
 80010da:	d400      	bmi.n	80010de <HAL_ADC_Init+0x36>
 80010dc:	b163      	cbz	r3, 80010f8 <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 80010de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010e0:	f023 0312 	bic.w	r3, r3, #18
 80010e4:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 80010e8:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 80010ea:	6463      	str	r3, [r4, #68]	; 0x44
}
 80010ec:	b017      	add	sp, #92	; 0x5c
 80010ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010f0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010f2:	06db      	lsls	r3, r3, #27
 80010f4:	d4f3      	bmi.n	80010de <HAL_ADC_Init+0x36>
 80010f6:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80010f8:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80010fa:	f010 0004 	ands.w	r0, r0, #4
 80010fe:	d1ee      	bne.n	80010de <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 8001100:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001102:	f421 7181 	bic.w	r1, r1, #258	; 0x102
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001106:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800110a:	f041 0102 	orr.w	r1, r1, #2
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800110e:	bf08      	it	eq
 8001110:	4b65      	ldreq	r3, [pc, #404]	; (80012a8 <HAL_ADC_Init+0x200>)
    ADC_STATE_CLR_SET(hadc->State,
 8001112:	6461      	str	r1, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001114:	bf18      	it	ne
 8001116:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
 800111a:	9301      	str	r3, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800111c:	6893      	ldr	r3, [r2, #8]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	2b01      	cmp	r3, #1
 8001124:	f000 809c 	beq.w	8001260 <HAL_ADC_Init+0x1b8>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001128:	9901      	ldr	r1, [sp, #4]
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800112a:	688b      	ldr	r3, [r1, #8]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b01      	cmp	r3, #1
 8001132:	d060      	beq.n	80011f6 <HAL_ADC_Init+0x14e>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001134:	495d      	ldr	r1, [pc, #372]	; (80012ac <HAL_ADC_Init+0x204>)
 8001136:	6865      	ldr	r5, [r4, #4]
 8001138:	688b      	ldr	r3, [r1, #8]
 800113a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800113e:	432b      	orrs	r3, r5
 8001140:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8001142:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001144:	68e1      	ldr	r1, [r4, #12]
 8001146:	68a3      	ldr	r3, [r4, #8]
 8001148:	69e6      	ldr	r6, [r4, #28]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800114a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800114c:	2f01      	cmp	r7, #1
 800114e:	ea43 0301 	orr.w	r3, r3, r1
 8001152:	bf18      	it	ne
 8001154:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8001158:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800115c:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800115e:	ea40 0003 	orr.w	r0, r0, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001162:	f000 8086 	beq.w	8001272 <HAL_ADC_Init+0x1ca>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001166:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001168:	2b01      	cmp	r3, #1
 800116a:	d002      	beq.n	8001172 <HAL_ADC_Init+0xca>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800116c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800116e:	430b      	orrs	r3, r1
 8001170:	4318      	orrs	r0, r3
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001172:	6893      	ldr	r3, [r2, #8]
 8001174:	f013 0f0c 	tst.w	r3, #12
 8001178:	d10b      	bne.n	8001192 <HAL_ADC_Init+0xea>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800117a:	68d1      	ldr	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800117c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800117e:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001180:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8001184:	005b      	lsls	r3, r3, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001186:	f021 0102 	bic.w	r1, r1, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800118a:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800118e:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8001190:	4318      	orrs	r0, r3
    MODIFY_REG(hadc->Instance->CFGR,
 8001192:	68d5      	ldr	r5, [r2, #12]
 8001194:	4b46      	ldr	r3, [pc, #280]	; (80012b0 <HAL_ADC_Init+0x208>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001196:	6921      	ldr	r1, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8001198:	402b      	ands	r3, r5
 800119a:	4303      	orrs	r3, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800119c:	2901      	cmp	r1, #1
    MODIFY_REG(hadc->Instance->CFGR,
 800119e:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80011a0:	d06f      	beq.n	8001282 <HAL_ADC_Init+0x1da>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80011a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80011a4:	f023 030f 	bic.w	r3, r3, #15
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80011aa:	2000      	movs	r0, #0
 80011ac:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80011ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011b0:	f023 0303 	bic.w	r3, r3, #3
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	6463      	str	r3, [r4, #68]	; 0x44
}
 80011ba:	b017      	add	sp, #92	; 0x5c
 80011bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 80011be:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011c0:	f023 0312 	bic.w	r3, r3, #18
 80011c4:	f043 0310 	orr.w	r3, r3, #16
 80011c8:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011d4:	e783      	b.n	80010de <HAL_ADC_Init+0x36>
      ADC_CLEAR_ERRORCODE(hadc);
 80011d6:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 80011d8:	6505      	str	r5, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 80011da:	64c5      	str	r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 80011dc:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 80011e0:	f003 fa7e 	bl	80046e0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80011e4:	6822      	ldr	r2, [r4, #0]
 80011e6:	6893      	ldr	r3, [r2, #8]
 80011e8:	00de      	lsls	r6, r3, #3
 80011ea:	d508      	bpl.n	80011fe <HAL_ADC_Init+0x156>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011ec:	462b      	mov	r3, r5
 80011ee:	e76c      	b.n	80010ca <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
}
 80011f2:	b017      	add	sp, #92	; 0x5c
 80011f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80011f6:	680b      	ldr	r3, [r1, #0]
 80011f8:	07d9      	lsls	r1, r3, #31
 80011fa:	d4a2      	bmi.n	8001142 <HAL_ADC_Init+0x9a>
 80011fc:	e79a      	b.n	8001134 <HAL_ADC_Init+0x8c>
        tmp_hal_status = ADC_Disable(hadc);
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff feac 	bl	8000f5c <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001204:	6c62      	ldr	r2, [r4, #68]	; 0x44
        tmp_hal_status = ADC_Disable(hadc);
 8001206:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001208:	06d0      	lsls	r0, r2, #27
 800120a:	f53f af5d 	bmi.w	80010c8 <HAL_ADC_Init+0x20>
 800120e:	2b00      	cmp	r3, #0
 8001210:	f47f af5a 	bne.w	80010c8 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8001214:	6c60      	ldr	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001216:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001218:	4926      	ldr	r1, [pc, #152]	; (80012b4 <HAL_ADC_Init+0x20c>)
 800121a:	4d27      	ldr	r5, [pc, #156]	; (80012b8 <HAL_ADC_Init+0x210>)
 800121c:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 800121e:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 8001222:	f020 0002 	bic.w	r0, r0, #2
 8001226:	f040 0002 	orr.w	r0, r0, #2
 800122a:	6460      	str	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800122c:	6890      	ldr	r0, [r2, #8]
 800122e:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 8001232:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001234:	fba5 0101 	umull	r0, r1, r5, r1
 8001238:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800123a:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800123c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001240:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001242:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8001246:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001248:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 800124a:	9900      	ldr	r1, [sp, #0]
 800124c:	2900      	cmp	r1, #0
 800124e:	f43f af3c 	beq.w	80010ca <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8001252:	9900      	ldr	r1, [sp, #0]
 8001254:	3901      	subs	r1, #1
 8001256:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 8001258:	9900      	ldr	r1, [sp, #0]
 800125a:	2900      	cmp	r1, #0
 800125c:	d1f9      	bne.n	8001252 <HAL_ADC_Init+0x1aa>
 800125e:	e734      	b.n	80010ca <HAL_ADC_Init+0x22>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001260:	6813      	ldr	r3, [r2, #0]
 8001262:	07dd      	lsls	r5, r3, #31
 8001264:	f53f af6d 	bmi.w	8001142 <HAL_ADC_Init+0x9a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001268:	9901      	ldr	r1, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800126a:	2900      	cmp	r1, #0
 800126c:	f43f af62 	beq.w	8001134 <HAL_ADC_Init+0x8c>
 8001270:	e75b      	b.n	800112a <HAL_ADC_Init+0x82>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001272:	b976      	cbnz	r6, 8001292 <HAL_ADC_Init+0x1ea>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001274:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001276:	3b01      	subs	r3, #1
 8001278:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
 800127c:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
 8001280:	e771      	b.n	8001166 <HAL_ADC_Init+0xbe>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001282:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001284:	6a23      	ldr	r3, [r4, #32]
 8001286:	f021 010f 	bic.w	r1, r1, #15
 800128a:	3b01      	subs	r3, #1
 800128c:	430b      	orrs	r3, r1
 800128e:	6313      	str	r3, [r2, #48]	; 0x30
 8001290:	e78b      	b.n	80011aa <HAL_ADC_Init+0x102>
        ADC_STATE_CLR_SET(hadc->State,
 8001292:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001294:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001298:	f043 0320 	orr.w	r3, r3, #32
 800129c:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800129e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	64a3      	str	r3, [r4, #72]	; 0x48
 80012a6:	e75e      	b.n	8001166 <HAL_ADC_Init+0xbe>
 80012a8:	50000100 	.word	0x50000100
 80012ac:	50000300 	.word	0x50000300
 80012b0:	fff0c007 	.word	0xfff0c007
 80012b4:	20000000 	.word	0x20000000
 80012b8:	431bde83 	.word	0x431bde83

080012bc <HAL_ADC_Start_DMA>:
{
 80012bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012c0:	6803      	ldr	r3, [r0, #0]
 80012c2:	689c      	ldr	r4, [r3, #8]
 80012c4:	f014 0404 	ands.w	r4, r4, #4
 80012c8:	d003      	beq.n	80012d2 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_BUSY;
 80012ca:	2402      	movs	r4, #2
}
 80012cc:	4620      	mov	r0, r4
 80012ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hadc);
 80012d2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	4605      	mov	r5, r0
 80012da:	d0f6      	beq.n	80012ca <HAL_ADC_Start_DMA+0xe>
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80012dc:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 80013c4 <HAL_ADC_Start_DMA+0x108>
 80012e0:	f8d9 6008 	ldr.w	r6, [r9, #8]
    __HAL_LOCK(hadc);
 80012e4:	2701      	movs	r7, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80012e6:	f016 061f 	ands.w	r6, r6, #31
    __HAL_LOCK(hadc);
 80012ea:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80012ee:	d005      	beq.n	80012fc <HAL_ADC_Start_DMA+0x40>
      __HAL_UNLOCK(hadc);
 80012f0:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 80012f4:	463c      	mov	r4, r7
}
 80012f6:	4620      	mov	r0, r4
 80012f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80012fc:	4690      	mov	r8, r2
 80012fe:	460f      	mov	r7, r1
      tmp_hal_status = ADC_Enable(hadc);
 8001300:	f7ff fe66 	bl	8000fd0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8001304:	4604      	mov	r4, r0
 8001306:	2800      	cmp	r0, #0
 8001308:	d13d      	bne.n	8001386 <HAL_ADC_Start_DMA+0xca>
        ADC_STATE_CLR_SET(hadc->State,
 800130a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800130c:	6829      	ldr	r1, [r5, #0]
 800130e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001312:	f023 0301 	bic.w	r3, r3, #1
 8001316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800131a:	646b      	str	r3, [r5, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800131c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001320:	06d8      	lsls	r0, r3, #27
 8001322:	d033      	beq.n	800138c <HAL_ADC_Start_DMA+0xd0>
 8001324:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8001328:	d030      	beq.n	800138c <HAL_ADC_Start_DMA+0xd0>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800132a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800132c:	4a21      	ldr	r2, [pc, #132]	; (80013b4 <HAL_ADC_Start_DMA+0xf8>)
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800132e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001332:	4291      	cmp	r1, r2
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001334:	646b      	str	r3, [r5, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001336:	d037      	beq.n	80013a8 <HAL_ADC_Start_DMA+0xec>
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001338:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800133a:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 800133c:	4a1e      	ldr	r2, [pc, #120]	; (80013b8 <HAL_ADC_Start_DMA+0xfc>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800133e:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001342:	bf1c      	itt	ne
 8001344:	6cab      	ldrne	r3, [r5, #72]	; 0x48
 8001346:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 800134a:	64ab      	str	r3, [r5, #72]	; 0x48
        __HAL_UNLOCK(hadc);
 800134c:	2600      	movs	r6, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800134e:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <HAL_ADC_Start_DMA+0x100>)
        __HAL_UNLOCK(hadc);
 8001350:	f885 6040 	strb.w	r6, [r5, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001354:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001356:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001358:	4a19      	ldr	r2, [pc, #100]	; (80013c0 <HAL_ADC_Start_DMA+0x104>)
 800135a:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800135c:	231c      	movs	r3, #28
 800135e:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001360:	684b      	ldr	r3, [r1, #4]
 8001362:	f043 0310 	orr.w	r3, r3, #16
 8001366:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001368:	68ce      	ldr	r6, [r1, #12]
 800136a:	f046 0601 	orr.w	r6, r6, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800136e:	4643      	mov	r3, r8
 8001370:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001372:	60ce      	str	r6, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001374:	3140      	adds	r1, #64	; 0x40
 8001376:	f000 fabb 	bl	80018f0 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800137a:	682a      	ldr	r2, [r5, #0]
 800137c:	6893      	ldr	r3, [r2, #8]
 800137e:	f043 0304 	orr.w	r3, r3, #4
 8001382:	6093      	str	r3, [r2, #8]
 8001384:	e7a2      	b.n	80012cc <HAL_ADC_Start_DMA+0x10>
        __HAL_UNLOCK(hadc);
 8001386:	f885 6040 	strb.w	r6, [r5, #64]	; 0x40
 800138a:	e79f      	b.n	80012cc <HAL_ADC_Start_DMA+0x10>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800138c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800138e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001392:	646b      	str	r3, [r5, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001394:	68cb      	ldr	r3, [r1, #12]
 8001396:	019a      	lsls	r2, r3, #6
 8001398:	d5ce      	bpl.n	8001338 <HAL_ADC_Start_DMA+0x7c>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800139a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800139c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013a4:	646b      	str	r3, [r5, #68]	; 0x44
 80013a6:	e7c7      	b.n	8001338 <HAL_ADC_Start_DMA+0x7c>
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80013a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	019b      	lsls	r3, r3, #6
 80013b0:	d5c2      	bpl.n	8001338 <HAL_ADC_Start_DMA+0x7c>
 80013b2:	e7f2      	b.n	800139a <HAL_ADC_Start_DMA+0xde>
 80013b4:	50000100 	.word	0x50000100
 80013b8:	08001065 	.word	0x08001065
 80013bc:	0800105d 	.word	0x0800105d
 80013c0:	08001045 	.word	0x08001045
 80013c4:	50000300 	.word	0x50000300

080013c8 <HAL_ADCEx_Calibration_Start>:
{
 80013c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80013ca:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d102      	bne.n	80013d8 <HAL_ADCEx_Calibration_Start+0x10>
 80013d2:	2502      	movs	r5, #2
}
 80013d4:	4628      	mov	r0, r5
 80013d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 80013d8:	2701      	movs	r7, #1
 80013da:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
 80013de:	4604      	mov	r4, r0
 80013e0:	460e      	mov	r6, r1
  tmp_hal_status = ADC_Disable(hadc);
 80013e2:	f7ff fdbb 	bl	8000f5c <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 80013e6:	4605      	mov	r5, r0
 80013e8:	b9f0      	cbnz	r0, 8001428 <HAL_ADCEx_Calibration_Start+0x60>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80013ea:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 80013ec:	6467      	str	r7, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80013ee:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80013f0:	42be      	cmp	r6, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80013f2:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80013f6:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80013f8:	d026      	beq.n	8001448 <HAL_ADCEx_Calibration_Start+0x80>
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001400:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8001402:	f7ff fda1 	bl	8000f48 <HAL_GetTick>
 8001406:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001408:	e004      	b.n	8001414 <HAL_ADCEx_Calibration_Start+0x4c>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800140a:	f7ff fd9d 	bl	8000f48 <HAL_GetTick>
 800140e:	1b80      	subs	r0, r0, r6
 8001410:	280a      	cmp	r0, #10
 8001412:	d80e      	bhi.n	8001432 <HAL_ADCEx_Calibration_Start+0x6a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001414:	6823      	ldr	r3, [r4, #0]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	2b00      	cmp	r3, #0
 800141a:	dbf6      	blt.n	800140a <HAL_ADCEx_Calibration_Start+0x42>
    ADC_STATE_CLR_SET(hadc->State,
 800141c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800141e:	f023 0303 	bic.w	r3, r3, #3
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8001428:	2300      	movs	r3, #0
 800142a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800142e:	4628      	mov	r0, r5
 8001430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8001432:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001434:	f023 0312 	bic.w	r3, r3, #18
 8001438:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 800143c:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 800143e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8001440:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8001444:	2501      	movs	r5, #1
 8001446:	e7c5      	b.n	80013d4 <HAL_ADCEx_Calibration_Start+0xc>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8001448:	689a      	ldr	r2, [r3, #8]
 800144a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	e7d3      	b.n	80013fa <HAL_ADCEx_Calibration_Start+0x32>
 8001452:	bf00      	nop

08001454 <HAL_ADC_ConfigChannel>:
{
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	4603      	mov	r3, r0
 8001458:	b097      	sub	sp, #92	; 0x5c
  __HAL_LOCK(hadc);
 800145a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 800145e:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8001460:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8001462:	9000      	str	r0, [sp, #0]
  __HAL_LOCK(hadc);
 8001464:	d047      	beq.n	80014f6 <HAL_ADC_ConfigChannel+0xa2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001466:	681a      	ldr	r2, [r3, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001468:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800146a:	6895      	ldr	r5, [r2, #8]
  __HAL_LOCK(hadc);
 800146c:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800146e:	076d      	lsls	r5, r5, #29
  __HAL_LOCK(hadc);
 8001470:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001474:	d508      	bpl.n	8001488 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001476:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001478:	f042 0220 	orr.w	r2, r2, #32
 800147c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8001484:	b017      	add	sp, #92	; 0x5c
 8001486:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank < 5U)
 8001488:	6848      	ldr	r0, [r1, #4]
 800148a:	2804      	cmp	r0, #4
 800148c:	d936      	bls.n	80014fc <HAL_ADC_ConfigChannel+0xa8>
    else if (sConfig->Rank < 10U)
 800148e:	2809      	cmp	r0, #9
 8001490:	d871      	bhi.n	8001576 <HAL_ADC_ConfigChannel+0x122>
      MODIFY_REG(hadc->Instance->SQR2,
 8001492:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001496:	0040      	lsls	r0, r0, #1
 8001498:	381e      	subs	r0, #30
 800149a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800149c:	680d      	ldr	r5, [r1, #0]
 800149e:	271f      	movs	r7, #31
 80014a0:	4087      	lsls	r7, r0
 80014a2:	ea26 0607 	bic.w	r6, r6, r7
 80014a6:	fa05 f000 	lsl.w	r0, r5, r0
 80014aa:	4330      	orrs	r0, r6
 80014ac:	6350      	str	r0, [r2, #52]	; 0x34
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80014ae:	6890      	ldr	r0, [r2, #8]
 80014b0:	f010 0f0c 	tst.w	r0, #12
 80014b4:	d133      	bne.n	800151e <HAL_ADC_ConfigChannel+0xca>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80014b6:	2d09      	cmp	r5, #9
 80014b8:	d94f      	bls.n	800155a <HAL_ADC_ConfigChannel+0x106>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014ba:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80014be:	3f1e      	subs	r7, #30
 80014c0:	6990      	ldr	r0, [r2, #24]
 80014c2:	688e      	ldr	r6, [r1, #8]
 80014c4:	f04f 0e07 	mov.w	lr, #7
 80014c8:	fa0e fe07 	lsl.w	lr, lr, r7
 80014cc:	ea20 000e 	bic.w	r0, r0, lr
 80014d0:	40be      	lsls	r6, r7
 80014d2:	4330      	orrs	r0, r6
 80014d4:	6190      	str	r0, [r2, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80014d6:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 80014d8:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80014da:	694f      	ldr	r7, [r1, #20]
 80014dc:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80014e0:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 80014e2:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80014e4:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 80014e8:	2e03      	cmp	r6, #3
 80014ea:	f200 80cf 	bhi.w	800168c <HAL_ADC_ConfigChannel+0x238>
 80014ee:	e8df f006 	tbb	[pc, r6]
 80014f2:	747e      	.short	0x747e
 80014f4:	606a      	.short	0x606a
  __HAL_LOCK(hadc);
 80014f6:	2002      	movs	r0, #2
}
 80014f8:	b017      	add	sp, #92	; 0x5c
 80014fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->SQR1,
 80014fc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001500:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001502:	680d      	ldr	r5, [r1, #0]
 8001504:	0040      	lsls	r0, r0, #1
 8001506:	271f      	movs	r7, #31
 8001508:	4087      	lsls	r7, r0
 800150a:	ea26 0607 	bic.w	r6, r6, r7
 800150e:	fa05 f000 	lsl.w	r0, r5, r0
 8001512:	4330      	orrs	r0, r6
 8001514:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001516:	6890      	ldr	r0, [r2, #8]
 8001518:	f010 0f0c 	tst.w	r0, #12
 800151c:	d0cb      	beq.n	80014b6 <HAL_ADC_ConfigChannel+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800151e:	6890      	ldr	r0, [r2, #8]
 8001520:	f000 0003 	and.w	r0, r0, #3
 8001524:	2801      	cmp	r0, #1
 8001526:	d014      	beq.n	8001552 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001528:	2c01      	cmp	r4, #1
 800152a:	f000 8093 	beq.w	8001654 <HAL_ADC_ConfigChannel+0x200>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800152e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8001532:	2001      	movs	r0, #1
 8001534:	40a8      	lsls	r0, r5
 8001536:	ea21 0100 	bic.w	r1, r1, r0
 800153a:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800153e:	2d10      	cmp	r5, #16
 8001540:	f000 8083 	beq.w	800164a <HAL_ADC_ConfigChannel+0x1f6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001544:	2d11      	cmp	r5, #17
 8001546:	f000 809c 	beq.w	8001682 <HAL_ADC_ConfigChannel+0x22e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800154a:	2d12      	cmp	r5, #18
 800154c:	d059      	beq.n	8001602 <HAL_ADC_ConfigChannel+0x1ae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800154e:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001550:	e795      	b.n	800147e <HAL_ADC_ConfigChannel+0x2a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001552:	6810      	ldr	r0, [r2, #0]
 8001554:	07c0      	lsls	r0, r0, #31
 8001556:	d5e7      	bpl.n	8001528 <HAL_ADC_ConfigChannel+0xd4>
 8001558:	e7f9      	b.n	800154e <HAL_ADC_ConfigChannel+0xfa>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800155a:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 800155e:	6950      	ldr	r0, [r2, #20]
 8001560:	688e      	ldr	r6, [r1, #8]
 8001562:	2707      	movs	r7, #7
 8001564:	fa07 f70e 	lsl.w	r7, r7, lr
 8001568:	ea20 0007 	bic.w	r0, r0, r7
 800156c:	fa06 f60e 	lsl.w	r6, r6, lr
 8001570:	4330      	orrs	r0, r6
 8001572:	6150      	str	r0, [r2, #20]
 8001574:	e7af      	b.n	80014d6 <HAL_ADC_ConfigChannel+0x82>
    else if (sConfig->Rank < 15U)
 8001576:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001578:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800157c:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 8001580:	d80b      	bhi.n	800159a <HAL_ADC_ConfigChannel+0x146>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001582:	383c      	subs	r0, #60	; 0x3c
 8001584:	6b96      	ldr	r6, [r2, #56]	; 0x38
 8001586:	680d      	ldr	r5, [r1, #0]
 8001588:	271f      	movs	r7, #31
 800158a:	4087      	lsls	r7, r0
 800158c:	ea26 0607 	bic.w	r6, r6, r7
 8001590:	fa05 f000 	lsl.w	r0, r5, r0
 8001594:	4330      	orrs	r0, r6
 8001596:	6390      	str	r0, [r2, #56]	; 0x38
 8001598:	e789      	b.n	80014ae <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800159a:	385a      	subs	r0, #90	; 0x5a
 800159c:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 800159e:	680d      	ldr	r5, [r1, #0]
 80015a0:	271f      	movs	r7, #31
 80015a2:	4087      	lsls	r7, r0
 80015a4:	ea26 0607 	bic.w	r6, r6, r7
 80015a8:	fa05 f000 	lsl.w	r0, r5, r0
 80015ac:	4330      	orrs	r0, r6
 80015ae:	63d0      	str	r0, [r2, #60]	; 0x3c
 80015b0:	e77d      	b.n	80014ae <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80015b2:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 80015b4:	4e6d      	ldr	r6, [pc, #436]	; (800176c <HAL_ADC_ConfigChannel+0x318>)
 80015b6:	403e      	ands	r6, r7
 80015b8:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80015bc:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80015c0:	4338      	orrs	r0, r7
 80015c2:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 80015c4:	e7ab      	b.n	800151e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80015c6:	6e97      	ldr	r7, [r2, #104]	; 0x68
 80015c8:	4e68      	ldr	r6, [pc, #416]	; (800176c <HAL_ADC_ConfigChannel+0x318>)
 80015ca:	403e      	ands	r6, r7
 80015cc:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80015d0:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80015d4:	4338      	orrs	r0, r7
 80015d6:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 80015d8:	e7a1      	b.n	800151e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR2               ,
 80015da:	6e57      	ldr	r7, [r2, #100]	; 0x64
 80015dc:	4e63      	ldr	r6, [pc, #396]	; (800176c <HAL_ADC_ConfigChannel+0x318>)
 80015de:	403e      	ands	r6, r7
 80015e0:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80015e4:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80015e8:	4338      	orrs	r0, r7
 80015ea:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 80015ec:	e797      	b.n	800151e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80015ee:	6e17      	ldr	r7, [r2, #96]	; 0x60
 80015f0:	4e5e      	ldr	r6, [pc, #376]	; (800176c <HAL_ADC_ConfigChannel+0x318>)
 80015f2:	403e      	ands	r6, r7
 80015f4:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80015f8:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80015fc:	4338      	orrs	r0, r7
 80015fe:	6610      	str	r0, [r2, #96]	; 0x60
      break;
 8001600:	e78d      	b.n	800151e <HAL_ADC_ConfigChannel+0xca>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001602:	495b      	ldr	r1, [pc, #364]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
 8001604:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001606:	024c      	lsls	r4, r1, #9
 8001608:	d4a1      	bmi.n	800154e <HAL_ADC_ConfigChannel+0xfa>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800160a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800160e:	bf0c      	ite	eq
 8001610:	4958      	ldreq	r1, [pc, #352]	; (8001774 <HAL_ADC_ConfigChannel+0x320>)
 8001612:	f04f 41a0 	movne.w	r1, #1342177280	; 0x50000000
 8001616:	9101      	str	r1, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001618:	6891      	ldr	r1, [r2, #8]
 800161a:	f001 0103 	and.w	r1, r1, #3
 800161e:	2901      	cmp	r1, #1
 8001620:	d05d      	beq.n	80016de <HAL_ADC_ConfigChannel+0x28a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001622:	9801      	ldr	r0, [sp, #4]
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001624:	6881      	ldr	r1, [r0, #8]
 8001626:	f001 0103 	and.w	r1, r1, #3
 800162a:	2901      	cmp	r1, #1
 800162c:	d05e      	beq.n	80016ec <HAL_ADC_ConfigChannel+0x298>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800162e:	2d10      	cmp	r5, #16
 8001630:	d074      	beq.n	800171c <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001632:	2d11      	cmp	r5, #17
 8001634:	f000 808f 	beq.w	8001756 <HAL_ADC_ConfigChannel+0x302>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001638:	2d12      	cmp	r5, #18
 800163a:	d188      	bne.n	800154e <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800163c:	494c      	ldr	r1, [pc, #304]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
 800163e:	688a      	ldr	r2, [r1, #8]
 8001640:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001644:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001646:	2000      	movs	r0, #0
 8001648:	e719      	b.n	800147e <HAL_ADC_ConfigChannel+0x2a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800164a:	4949      	ldr	r1, [pc, #292]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
 800164c:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800164e:	020f      	lsls	r7, r1, #8
 8001650:	d5db      	bpl.n	800160a <HAL_ADC_ConfigChannel+0x1b6>
 8001652:	e77c      	b.n	800154e <HAL_ADC_ConfigChannel+0xfa>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001654:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8001658:	40ac      	lsls	r4, r5
 800165a:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800165c:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800165e:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001662:	d92e      	bls.n	80016c2 <HAL_ADC_ConfigChannel+0x26e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001664:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8001668:	688e      	ldr	r6, [r1, #8]
 800166a:	6994      	ldr	r4, [r2, #24]
 800166c:	f1a0 011b 	sub.w	r1, r0, #27
 8001670:	2707      	movs	r7, #7
 8001672:	408f      	lsls	r7, r1
 8001674:	fa06 f001 	lsl.w	r0, r6, r1
 8001678:	ea24 0107 	bic.w	r1, r4, r7
 800167c:	4301      	orrs	r1, r0
 800167e:	6191      	str	r1, [r2, #24]
 8001680:	e75d      	b.n	800153e <HAL_ADC_ConfigChannel+0xea>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001682:	493b      	ldr	r1, [pc, #236]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
 8001684:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001686:	01ce      	lsls	r6, r1, #7
 8001688:	d5bf      	bpl.n	800160a <HAL_ADC_ConfigChannel+0x1b6>
 800168a:	e760      	b.n	800154e <HAL_ADC_ConfigChannel+0xfa>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800168c:	6e16      	ldr	r6, [r2, #96]	; 0x60
 800168e:	06a8      	lsls	r0, r5, #26
 8001690:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001694:	4286      	cmp	r6, r0
 8001696:	d037      	beq.n	8001708 <HAL_ADC_ConfigChannel+0x2b4>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001698:	6e56      	ldr	r6, [r2, #100]	; 0x64
 800169a:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800169e:	42b0      	cmp	r0, r6
 80016a0:	d02d      	beq.n	80016fe <HAL_ADC_ConfigChannel+0x2aa>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016a2:	6e96      	ldr	r6, [r2, #104]	; 0x68
 80016a4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80016a8:	42b0      	cmp	r0, r6
 80016aa:	d032      	beq.n	8001712 <HAL_ADC_ConfigChannel+0x2be>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016ac:	6ed6      	ldr	r6, [r2, #108]	; 0x6c
 80016ae:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80016b2:	42b0      	cmp	r0, r6
 80016b4:	f47f af33 	bne.w	800151e <HAL_ADC_ConfigChannel+0xca>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80016b8:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80016ba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80016be:	66d0      	str	r0, [r2, #108]	; 0x6c
 80016c0:	e72d      	b.n	800151e <HAL_ADC_ConfigChannel+0xca>
        MODIFY_REG(hadc->Instance->SMPR1,
 80016c2:	1c68      	adds	r0, r5, #1
 80016c4:	688e      	ldr	r6, [r1, #8]
 80016c6:	6954      	ldr	r4, [r2, #20]
 80016c8:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 80016cc:	2707      	movs	r7, #7
 80016ce:	408f      	lsls	r7, r1
 80016d0:	fa06 f001 	lsl.w	r0, r6, r1
 80016d4:	ea24 0107 	bic.w	r1, r4, r7
 80016d8:	4301      	orrs	r1, r0
 80016da:	6151      	str	r1, [r2, #20]
 80016dc:	e732      	b.n	8001544 <HAL_ADC_ConfigChannel+0xf0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80016de:	6811      	ldr	r1, [r2, #0]
 80016e0:	07c8      	lsls	r0, r1, #31
 80016e2:	d406      	bmi.n	80016f2 <HAL_ADC_ConfigChannel+0x29e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016e4:	9801      	ldr	r0, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80016e6:	2800      	cmp	r0, #0
 80016e8:	d0a1      	beq.n	800162e <HAL_ADC_ConfigChannel+0x1da>
 80016ea:	e79b      	b.n	8001624 <HAL_ADC_ConfigChannel+0x1d0>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016ec:	6801      	ldr	r1, [r0, #0]
 80016ee:	07c9      	lsls	r1, r1, #31
 80016f0:	d59d      	bpl.n	800162e <HAL_ADC_ConfigChannel+0x1da>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016f4:	f042 0220 	orr.w	r2, r2, #32
 80016f8:	645a      	str	r2, [r3, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 80016fa:	2001      	movs	r0, #1
 80016fc:	e6bf      	b.n	800147e <HAL_ADC_ConfigChannel+0x2a>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80016fe:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8001700:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001704:	6656      	str	r6, [r2, #100]	; 0x64
 8001706:	e7cc      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x24e>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001708:	6e16      	ldr	r6, [r2, #96]	; 0x60
 800170a:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 800170e:	6616      	str	r6, [r2, #96]	; 0x60
 8001710:	e7c2      	b.n	8001698 <HAL_ADC_ConfigChannel+0x244>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001712:	6e96      	ldr	r6, [r2, #104]	; 0x68
 8001714:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001718:	6696      	str	r6, [r2, #104]	; 0x68
 800171a:	e7c7      	b.n	80016ac <HAL_ADC_ConfigChannel+0x258>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800171c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001720:	f47f af15 	bne.w	800154e <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001724:	4912      	ldr	r1, [pc, #72]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001726:	4c14      	ldr	r4, [pc, #80]	; (8001778 <HAL_ADC_ConfigChannel+0x324>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001728:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800172a:	4814      	ldr	r0, [pc, #80]	; (800177c <HAL_ADC_ConfigChannel+0x328>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800172c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001730:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001732:	220a      	movs	r2, #10
 8001734:	6821      	ldr	r1, [r4, #0]
 8001736:	fbb1 f1f0 	udiv	r1, r1, r0
 800173a:	fb02 f201 	mul.w	r2, r2, r1
 800173e:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8001740:	9a00      	ldr	r2, [sp, #0]
 8001742:	2a00      	cmp	r2, #0
 8001744:	f43f af03 	beq.w	800154e <HAL_ADC_ConfigChannel+0xfa>
            wait_loop_index--;
 8001748:	9a00      	ldr	r2, [sp, #0]
 800174a:	3a01      	subs	r2, #1
 800174c:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 800174e:	9a00      	ldr	r2, [sp, #0]
 8001750:	2a00      	cmp	r2, #0
 8001752:	d1f9      	bne.n	8001748 <HAL_ADC_ConfigChannel+0x2f4>
 8001754:	e6fb      	b.n	800154e <HAL_ADC_ConfigChannel+0xfa>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001756:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800175a:	f47f aef8 	bne.w	800154e <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800175e:	4904      	ldr	r1, [pc, #16]	; (8001770 <HAL_ADC_ConfigChannel+0x31c>)
 8001760:	688a      	ldr	r2, [r1, #8]
 8001762:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001766:	608a      	str	r2, [r1, #8]
 8001768:	e6f1      	b.n	800154e <HAL_ADC_ConfigChannel+0xfa>
 800176a:	bf00      	nop
 800176c:	83fff000 	.word	0x83fff000
 8001770:	50000300 	.word	0x50000300
 8001774:	50000100 	.word	0x50000100
 8001778:	20000000 	.word	0x20000000
 800177c:	000f4240 	.word	0x000f4240

08001780 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001780:	4a07      	ldr	r2, [pc, #28]	; (80017a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001782:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001784:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001788:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800178a:	0200      	lsls	r0, r0, #8
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001790:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001798:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800179a:	60d3      	str	r3, [r2, #12]
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a4:	4b18      	ldr	r3, [pc, #96]	; (8001808 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a6:	b470      	push	{r4, r5, r6}
 80017a8:	68dc      	ldr	r4, [r3, #12]
 80017aa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017ae:	f1c4 0607 	rsb	r6, r4, #7
 80017b2:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b8:	bf28      	it	cs
 80017ba:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017bc:	2b06      	cmp	r3, #6
 80017be:	d917      	bls.n	80017f0 <HAL_NVIC_SetPriority+0x4c>
 80017c0:	3c03      	subs	r4, #3
 80017c2:	2501      	movs	r5, #1
 80017c4:	40a5      	lsls	r5, r4
 80017c6:	3d01      	subs	r5, #1
 80017c8:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ca:	2301      	movs	r3, #1
 80017cc:	40b3      	lsls	r3, r6
 80017ce:	3b01      	subs	r3, #1
 80017d0:	4019      	ands	r1, r3
 80017d2:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 80017d4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 80017da:	db0c      	blt.n	80017f6 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80017e0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80017e4:	0109      	lsls	r1, r1, #4
 80017e6:	b2c9      	uxtb	r1, r1
 80017e8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80017ec:	bc70      	pop	{r4, r5, r6}
 80017ee:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017f0:	2200      	movs	r2, #0
 80017f2:	4614      	mov	r4, r2
 80017f4:	e7e9      	b.n	80017ca <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	4b05      	ldr	r3, [pc, #20]	; (800180c <HAL_NVIC_SetPriority+0x68>)
 80017f8:	f000 000f 	and.w	r0, r0, #15
 80017fc:	0109      	lsls	r1, r1, #4
 80017fe:	4403      	add	r3, r0
 8001800:	b2c9      	uxtb	r1, r1
 8001802:	7619      	strb	r1, [r3, #24]
 8001804:	bc70      	pop	{r4, r5, r6}
 8001806:	4770      	bx	lr
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	e000ecfc 	.word	0xe000ecfc

08001810 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001810:	f000 011f 	and.w	r1, r0, #31
 8001814:	2301      	movs	r3, #1
 8001816:	0940      	lsrs	r0, r0, #5
 8001818:	4a02      	ldr	r2, [pc, #8]	; (8001824 <HAL_NVIC_EnableIRQ+0x14>)
 800181a:	408b      	lsls	r3, r1
 800181c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100

08001828 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001828:	3801      	subs	r0, #1
 800182a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800182e:	d20e      	bcs.n	800184e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001830:	4b08      	ldr	r3, [pc, #32]	; (8001854 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001832:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001834:	4c08      	ldr	r4, [pc, #32]	; (8001858 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001836:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001838:	20f0      	movs	r0, #240	; 0xf0
 800183a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800183e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001840:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001842:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001846:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001848:	f85d 4b04 	ldr.w	r4, [sp], #4
 800184c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800184e:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	e000e010 	.word	0xe000e010
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800185c:	4a04      	ldr	r2, [pc, #16]	; (8001870 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800185e:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001860:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001862:	bf0c      	ite	eq
 8001864:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001868:	f023 0304 	bicne.w	r3, r3, #4
 800186c:	6013      	str	r3, [r2, #0]
 800186e:	4770      	bx	lr
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop

08001878 <HAL_SYSTICK_IRQHandler>:
{
 8001878:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800187a:	f7ff fffb 	bl	8001874 <HAL_SYSTICK_Callback>
 800187e:	bd08      	pop	{r3, pc}

08001880 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001880:	2800      	cmp	r0, #0
 8001882:	d02d      	beq.n	80018e0 <HAL_DMA_Init+0x60>
{ 
 8001884:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001886:	6842      	ldr	r2, [r0, #4]
 8001888:	6887      	ldr	r7, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188a:	68c6      	ldr	r6, [r0, #12]
 800188c:	6904      	ldr	r4, [r0, #16]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800188e:	4915      	ldr	r1, [pc, #84]	; (80018e4 <HAL_DMA_Init+0x64>)
 8001890:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001892:	433a      	orrs	r2, r7
  tmp = hdma->Instance->CCR;
 8001894:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001896:	695d      	ldr	r5, [r3, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001898:	4f13      	ldr	r7, [pc, #76]	; (80018e8 <HAL_DMA_Init+0x68>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189a:	4332      	orrs	r2, r6
 800189c:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189e:	699e      	ldr	r6, [r3, #24]
  tmp = hdma->Instance->CCR;
 80018a0:	6804      	ldr	r4, [r0, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a2:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a4:	69dd      	ldr	r5, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a6:	4332      	orrs	r2, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018a8:	4401      	add	r1, r0
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018aa:	f424 547f 	bic.w	r4, r4, #16320	; 0x3fc0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018ae:	fba7 6101 	umull	r6, r1, r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80018b2:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018b4:	f024 0430 	bic.w	r4, r4, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80018b8:	4322      	orrs	r2, r4
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018ba:	0909      	lsrs	r1, r1, #4
  hdma->Instance->CCR = tmp;  
 80018bc:	6002      	str	r2, [r0, #0]
  hdma->DmaBaseAddress = DMA1;
 80018be:	4c0b      	ldr	r4, [pc, #44]	; (80018ec <HAL_DMA_Init+0x6c>)
 80018c0:	63dc      	str	r4, [r3, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 80018c2:	2000      	movs	r0, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018c4:	0089      	lsls	r1, r1, #2
  hdma->State = HAL_DMA_STATE_READY;
 80018c6:	2201      	movs	r2, #1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018c8:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->XferCpltCallback = NULL;
 80018ca:	6298      	str	r0, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80018cc:	62d8      	str	r0, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80018ce:	6318      	str	r0, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80018d0:	6358      	str	r0, [r3, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018d2:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80018d4:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80018d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}  
 80018dc:	bcf0      	pop	{r4, r5, r6, r7}
 80018de:	4770      	bx	lr
    return HAL_ERROR;
 80018e0:	2001      	movs	r0, #1
 80018e2:	4770      	bx	lr
 80018e4:	bffdfff8 	.word	0xbffdfff8
 80018e8:	cccccccd 	.word	0xcccccccd
 80018ec:	40020000 	.word	0x40020000

080018f0 <HAL_DMA_Start_IT>:
{
 80018f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80018f2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80018f6:	2c01      	cmp	r4, #1
 80018f8:	d00b      	beq.n	8001912 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 80018fa:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80018fe:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001900:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8001902:	f880 5020 	strb.w	r5, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001906:	d006      	beq.n	8001916 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 8001908:	2300      	movs	r3, #0
 800190a:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 800190e:	2002      	movs	r0, #2
 8001910:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8001912:	2002      	movs	r0, #2
} 
 8001914:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001916:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001918:	6c07      	ldr	r7, [r0, #64]	; 0x40
 800191a:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191e:	2600      	movs	r6, #0
 8001920:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001922:	682e      	ldr	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001924:	40bc      	lsls	r4, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001926:	f026 0601 	bic.w	r6, r6, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800192a:	6847      	ldr	r7, [r0, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 800192c:	f04f 0c02 	mov.w	ip, #2
 8001930:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001934:	602e      	str	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001936:	f8ce 4004 	str.w	r4, [lr, #4]
  hdma->Instance->CNDTR = DataLength;
 800193a:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 800193c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800193e:	2f10      	cmp	r7, #16
    hdma->Instance->CPAR = DstAddress;
 8001940:	bf0b      	itete	eq
 8001942:	60aa      	streq	r2, [r5, #8]
    hdma->Instance->CPAR = SrcAddress;
 8001944:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001946:	60e9      	streq	r1, [r5, #12]
    hdma->Instance->CMAR = DstAddress;
 8001948:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800194a:	b14b      	cbz	r3, 8001960 <HAL_DMA_Start_IT+0x70>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800194c:	682b      	ldr	r3, [r5, #0]
 800194e:	f043 030e 	orr.w	r3, r3, #14
 8001952:	602b      	str	r3, [r5, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001954:	682b      	ldr	r3, [r5, #0]
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800195c:	2000      	movs	r0, #0
 800195e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001960:	682b      	ldr	r3, [r5, #0]
 8001962:	f043 030a 	orr.w	r3, r3, #10
 8001966:	602b      	str	r3, [r5, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001968:	682b      	ldr	r3, [r5, #0]
 800196a:	f023 0304 	bic.w	r3, r3, #4
 800196e:	602b      	str	r3, [r5, #0]
 8001970:	e7f0      	b.n	8001954 <HAL_DMA_Start_IT+0x64>
 8001972:	bf00      	nop

08001974 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001974:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001978:	2a02      	cmp	r2, #2
{  
 800197a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800197c:	d003      	beq.n	8001986 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800197e:	2204      	movs	r2, #4
 8001980:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001982:	2001      	movs	r0, #1
 8001984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001986:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001988:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800198a:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800198c:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 800198e:	6b46      	ldr	r6, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001990:	f024 040e 	bic.w	r4, r4, #14
 8001994:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001996:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001998:	2501      	movs	r5, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800199a:	f024 0401 	bic.w	r4, r4, #1
 800199e:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80019a0:	fa05 f101 	lsl.w	r1, r5, r1
    __HAL_UNLOCK(hdma);
 80019a4:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80019a6:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80019a8:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80019ac:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80019b0:	b116      	cbz	r6, 80019b8 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 80019b2:	47b0      	blx	r6
  HAL_StatusTypeDef status = HAL_OK;
 80019b4:	4620      	mov	r0, r4
 80019b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b8:	4630      	mov	r0, r6
}
 80019ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019bc <HAL_DMA_IRQHandler>:
{
 80019bc:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019be:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80019c0:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019c2:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80019c4:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80019c6:	2304      	movs	r3, #4
 80019c8:	4093      	lsls	r3, r2
 80019ca:	4219      	tst	r1, r3
  uint32_t source_it = hdma->Instance->CCR;
 80019cc:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80019ce:	d00d      	beq.n	80019ec <HAL_DMA_IRQHandler+0x30>
 80019d0:	0777      	lsls	r7, r6, #29
 80019d2:	d50b      	bpl.n	80019ec <HAL_DMA_IRQHandler+0x30>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019d4:	6822      	ldr	r2, [r4, #0]
 80019d6:	0692      	lsls	r2, r2, #26
 80019d8:	d403      	bmi.n	80019e2 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80019da:	6822      	ldr	r2, [r4, #0]
 80019dc:	f022 0204 	bic.w	r2, r2, #4
 80019e0:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 80019e2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80019e4:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80019e6:	b1c2      	cbz	r2, 8001a1a <HAL_DMA_IRQHandler+0x5e>
}  
 80019e8:	bcf0      	pop	{r4, r5, r6, r7}
  		hdma->XferCpltCallback(hdma);
 80019ea:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80019ec:	2302      	movs	r3, #2
 80019ee:	4093      	lsls	r3, r2
 80019f0:	4219      	tst	r1, r3
 80019f2:	d014      	beq.n	8001a1e <HAL_DMA_IRQHandler+0x62>
 80019f4:	07b7      	lsls	r7, r6, #30
 80019f6:	d512      	bpl.n	8001a1e <HAL_DMA_IRQHandler+0x62>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019f8:	6822      	ldr	r2, [r4, #0]
 80019fa:	0692      	lsls	r2, r2, #26
 80019fc:	d406      	bmi.n	8001a0c <HAL_DMA_IRQHandler+0x50>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80019fe:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001a00:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001a02:	f022 020a 	bic.w	r2, r2, #10
 8001a06:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001a08:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8001a0c:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001a0e:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 8001a10:	2300      	movs	r3, #0
 8001a12:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001a16:	2a00      	cmp	r2, #0
 8001a18:	d1e6      	bne.n	80019e8 <HAL_DMA_IRQHandler+0x2c>
}  
 8001a1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001a1c:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a1e:	2308      	movs	r3, #8
 8001a20:	4093      	lsls	r3, r2
 8001a22:	420b      	tst	r3, r1
 8001a24:	d0f9      	beq.n	8001a1a <HAL_DMA_IRQHandler+0x5e>
 8001a26:	0733      	lsls	r3, r6, #28
 8001a28:	d5f7      	bpl.n	8001a1a <HAL_DMA_IRQHandler+0x5e>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a2a:	6821      	ldr	r1, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8001a2c:	6b06      	ldr	r6, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a2e:	2301      	movs	r3, #1
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a30:	f021 010e 	bic.w	r1, r1, #14
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a34:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8001a38:	2700      	movs	r7, #0
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a3a:	6021      	str	r1, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a3c:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a3e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001a40:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001a44:	f880 7020 	strb.w	r7, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001a48:	2e00      	cmp	r6, #0
 8001a4a:	d0e6      	beq.n	8001a1a <HAL_DMA_IRQHandler+0x5e>
    	hdma->XferErrorCallback(hdma);
 8001a4c:	4633      	mov	r3, r6
}  
 8001a4e:	bcf0      	pop	{r4, r5, r6, r7}
    	hdma->XferErrorCallback(hdma);
 8001a50:	4718      	bx	r3
 8001a52:	bf00      	nop

08001a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a54:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001a56:	6809      	ldr	r1, [r1, #0]
 8001a58:	2900      	cmp	r1, #0
 8001a5a:	f000 80d9 	beq.w	8001c10 <HAL_GPIO_Init+0x1bc>
{
 8001a5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a62:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8001c24 <HAL_GPIO_Init+0x1d0>
{
 8001a66:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001a68:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a6a:	f04f 0801 	mov.w	r8, #1
 8001a6e:	e079      	b.n	8001b64 <HAL_GPIO_Init+0x110>
 8001a70:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a74:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001a76:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a7a:	fa03 f309 	lsl.w	r3, r3, r9
 8001a7e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a80:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a84:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a88:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a8c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a90:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a94:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001a98:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a9a:	f240 8098 	bls.w	8001bce <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 8001a9e:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa0:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aa4:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa6:	fa02 f209 	lsl.w	r2, r2, r9
 8001aaa:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aac:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 8001aae:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ab0:	d554      	bpl.n	8001b5c <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab2:	4b58      	ldr	r3, [pc, #352]	; (8001c14 <HAL_GPIO_Init+0x1c0>)
 8001ab4:	4a57      	ldr	r2, [pc, #348]	; (8001c14 <HAL_GPIO_Init+0x1c0>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6193      	str	r3, [r2, #24]
 8001abe:	6993      	ldr	r3, [r2, #24]
 8001ac0:	f025 0603 	bic.w	r6, r5, #3
 8001ac4:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001ad0:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001ad2:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001ad8:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	f04f 090f 	mov.w	r9, #15
 8001ae0:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ae4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001ae8:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001aec:	f000 8086 	beq.w	8001bfc <HAL_GPIO_Init+0x1a8>
 8001af0:	4a49      	ldr	r2, [pc, #292]	; (8001c18 <HAL_GPIO_Init+0x1c4>)
 8001af2:	4290      	cmp	r0, r2
 8001af4:	f000 8084 	beq.w	8001c00 <HAL_GPIO_Init+0x1ac>
 8001af8:	4a48      	ldr	r2, [pc, #288]	; (8001c1c <HAL_GPIO_Init+0x1c8>)
 8001afa:	4290      	cmp	r0, r2
 8001afc:	f000 8083 	beq.w	8001c06 <HAL_GPIO_Init+0x1b2>
 8001b00:	4a47      	ldr	r2, [pc, #284]	; (8001c20 <HAL_GPIO_Init+0x1cc>)
 8001b02:	4290      	cmp	r0, r2
 8001b04:	bf0b      	itete	eq
 8001b06:	f04f 0903 	moveq.w	r9, #3
 8001b0a:	2205      	movne	r2, #5
 8001b0c:	fa09 f303 	lsleq.w	r3, r9, r3
 8001b10:	fa02 f303 	lslne.w	r3, r2, r3
 8001b14:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b18:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 8001b1a:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001b1e:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b20:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8001b22:	bf54      	ite	pl
 8001b24:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001b26:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 8001b28:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001b2c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b30:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8001b32:	bf54      	ite	pl
 8001b34:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001b36:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 8001b38:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b3c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b40:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8001b42:	bf54      	ite	pl
 8001b44:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001b46:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 8001b48:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001b4c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b50:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001b52:	bf54      	ite	pl
 8001b54:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001b56:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 8001b58:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 8001b5c:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001b5e:	fa31 f305 	lsrs.w	r3, r1, r5
 8001b62:	d048      	beq.n	8001bf6 <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b64:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 8001b68:	ea12 0701 	ands.w	r7, r2, r1
 8001b6c:	d0f6      	beq.n	8001b5c <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b6e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8001b72:	f024 0a10 	bic.w	sl, r4, #16
 8001b76:	f1ba 0f02 	cmp.w	sl, #2
 8001b7a:	f47f af79 	bne.w	8001a70 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 8001b7e:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001b82:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b86:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8001b8a:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	f04f 0a0f 	mov.w	sl, #15
 8001b94:	fa0a fb03 	lsl.w	fp, sl, r3
 8001b98:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b9c:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8001ba0:	fa06 f303 	lsl.w	r3, r6, r3
 8001ba4:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8001ba8:	f8c9 3020 	str.w	r3, [r9, #32]
 8001bac:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bb0:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001bb2:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bb6:	fa03 f309 	lsl.w	r3, r3, r9
 8001bba:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bbc:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bc0:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bc4:	fa06 f609 	lsl.w	r6, r6, r9
 8001bc8:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 8001bcc:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8001bce:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bd0:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bd4:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8001bd8:	fa06 f609 	lsl.w	r6, r6, r9
 8001bdc:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8001be0:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001be2:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001be6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bea:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001bee:	40ae      	lsls	r6, r5
 8001bf0:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8001bf2:	6046      	str	r6, [r0, #4]
 8001bf4:	e753      	b.n	8001a9e <HAL_GPIO_Init+0x4a>
  }
}
 8001bf6:	b003      	add	sp, #12
 8001bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e789      	b.n	8001b14 <HAL_GPIO_Init+0xc0>
 8001c00:	fa08 f303 	lsl.w	r3, r8, r3
 8001c04:	e786      	b.n	8001b14 <HAL_GPIO_Init+0xc0>
 8001c06:	f04f 0902 	mov.w	r9, #2
 8001c0a:	fa09 f303 	lsl.w	r3, r9, r3
 8001c0e:	e781      	b.n	8001b14 <HAL_GPIO_Init+0xc0>
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40021000 	.word	0x40021000
 8001c18:	48000400 	.word	0x48000400
 8001c1c:	48000800 	.word	0x48000800
 8001c20:	48000c00 	.word	0x48000c00
 8001c24:	40010400 	.word	0x40010400

08001c28 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c28:	b90a      	cbnz	r2, 8001c2e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c2a:	6281      	str	r1, [r0, #40]	; 0x28
 8001c2c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c2e:	6181      	str	r1, [r0, #24]
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop

08001c34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c38:	6803      	ldr	r3, [r0, #0]
 8001c3a:	07d9      	lsls	r1, r3, #31
{
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c40:	d543      	bpl.n	8001cca <HAL_RCC_OscConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c42:	49c0      	ldr	r1, [pc, #768]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001c44:	684a      	ldr	r2, [r1, #4]
 8001c46:	f002 020c 	and.w	r2, r2, #12
 8001c4a:	2a04      	cmp	r2, #4
 8001c4c:	f000 8184 	beq.w	8001f58 <HAL_RCC_OscConfig+0x324>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c50:	684a      	ldr	r2, [r1, #4]
 8001c52:	f002 020c 	and.w	r2, r2, #12
 8001c56:	2a08      	cmp	r2, #8
 8001c58:	f000 817a 	beq.w	8001f50 <HAL_RCC_OscConfig+0x31c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c5c:	6863      	ldr	r3, [r4, #4]
 8001c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c62:	f000 823d 	beq.w	80020e0 <HAL_RCC_OscConfig+0x4ac>
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 81a1 	beq.w	8001fae <HAL_RCC_OscConfig+0x37a>
 8001c6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c70:	f000 8297 	beq.w	80021a2 <HAL_RCC_OscConfig+0x56e>
 8001c74:	4bb3      	ldr	r3, [pc, #716]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c84:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c86:	4daf      	ldr	r5, [pc, #700]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001c88:	68a2      	ldr	r2, [r4, #8]
 8001c8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001c8c:	f023 030f 	bic.w	r3, r3, #15
 8001c90:	4313      	orrs	r3, r2
 8001c92:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c94:	f7ff f958 	bl	8000f48 <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c98:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8001c9c:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c9e:	2601      	movs	r6, #1
 8001ca0:	e005      	b.n	8001cae <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ca2:	f7ff f951 	bl	8000f48 <HAL_GetTick>
 8001ca6:	1bc0      	subs	r0, r0, r7
 8001ca8:	2864      	cmp	r0, #100	; 0x64
 8001caa:	f200 81b9 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001cae:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb2:	682a      	ldr	r2, [r5, #0]
 8001cb4:	fa98 f3a8 	rbit	r3, r8
 8001cb8:	fab3 f383 	clz	r3, r3
 8001cbc:	f003 031f 	and.w	r3, r3, #31
 8001cc0:	fa06 f303 	lsl.w	r3, r6, r3
 8001cc4:	4213      	tst	r3, r2
 8001cc6:	d0ec      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x6e>
 8001cc8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cca:	079f      	lsls	r7, r3, #30
 8001ccc:	d542      	bpl.n	8001d54 <HAL_RCC_OscConfig+0x120>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cce:	4a9d      	ldr	r2, [pc, #628]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001cd0:	6851      	ldr	r1, [r2, #4]
 8001cd2:	f011 0f0c 	tst.w	r1, #12
 8001cd6:	f000 80f7 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x294>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cda:	6851      	ldr	r1, [r2, #4]
 8001cdc:	f001 010c 	and.w	r1, r1, #12
 8001ce0:	2908      	cmp	r1, #8
 8001ce2:	f000 80ed 	beq.w	8001ec0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ce6:	6922      	ldr	r2, [r4, #16]
 8001ce8:	2a00      	cmp	r2, #0
 8001cea:	f000 81d3 	beq.w	8002094 <HAL_RCC_OscConfig+0x460>
 8001cee:	2201      	movs	r2, #1
 8001cf0:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cfc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d00:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d02:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8001d04:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d06:	f7ff f91f 	bl	8000f48 <HAL_GetTick>
 8001d0a:	f04f 0802 	mov.w	r8, #2
 8001d0e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d10:	4d8c      	ldr	r5, [pc, #560]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001d12:	e005      	b.n	8001d20 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d14:	f7ff f918 	bl	8000f48 <HAL_GetTick>
 8001d18:	1bc0      	subs	r0, r0, r7
 8001d1a:	2802      	cmp	r0, #2
 8001d1c:	f200 8180 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001d20:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d24:	682a      	ldr	r2, [r5, #0]
 8001d26:	fa98 f3a8 	rbit	r3, r8
 8001d2a:	fab3 f383 	clz	r3, r3
 8001d2e:	f003 031f 	and.w	r3, r3, #31
 8001d32:	fa06 f303 	lsl.w	r3, r6, r3
 8001d36:	4213      	tst	r3, r2
 8001d38:	d0ec      	beq.n	8001d14 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3a:	6829      	ldr	r1, [r5, #0]
 8001d3c:	22f8      	movs	r2, #248	; 0xf8
 8001d3e:	fa92 f2a2 	rbit	r2, r2
 8001d42:	6963      	ldr	r3, [r4, #20]
 8001d44:	fab2 f282 	clz	r2, r2
 8001d48:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	602b      	str	r3, [r5, #0]
 8001d52:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d54:	071d      	lsls	r5, r3, #28
 8001d56:	d44f      	bmi.n	8001df8 <HAL_RCC_OscConfig+0x1c4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d58:	0758      	lsls	r0, r3, #29
 8001d5a:	d57b      	bpl.n	8001e54 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d5c:	4b79      	ldr	r3, [pc, #484]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001d5e:	69da      	ldr	r2, [r3, #28]
 8001d60:	00d1      	lsls	r1, r2, #3
 8001d62:	f100 8110 	bmi.w	8001f86 <HAL_RCC_OscConfig+0x352>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d66:	69da      	ldr	r2, [r3, #28]
 8001d68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d6c:	61da      	str	r2, [r3, #28]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001d78:	f04f 0801 	mov.w	r8, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d7c:	4d72      	ldr	r5, [pc, #456]	; (8001f48 <HAL_RCC_OscConfig+0x314>)
 8001d7e:	682b      	ldr	r3, [r5, #0]
 8001d80:	05da      	lsls	r2, r3, #23
 8001d82:	f140 813d 	bpl.w	8002000 <HAL_RCC_OscConfig+0x3cc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d86:	68e3      	ldr	r3, [r4, #12]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	f000 81af 	beq.w	80020ec <HAL_RCC_OscConfig+0x4b8>
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f000 8154 	beq.w	800203c <HAL_RCC_OscConfig+0x408>
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	4b6b      	ldr	r3, [pc, #428]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001d98:	6a1a      	ldr	r2, [r3, #32]
 8001d9a:	f000 820f 	beq.w	80021bc <HAL_RCC_OscConfig+0x588>
 8001d9e:	f022 0201 	bic.w	r2, r2, #1
 8001da2:	621a      	str	r2, [r3, #32]
 8001da4:	6a1a      	ldr	r2, [r3, #32]
 8001da6:	f022 0204 	bic.w	r2, r2, #4
 8001daa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dac:	f7ff f8cc 	bl	8000f48 <HAL_GetTick>
 8001db0:	f04f 0902 	mov.w	r9, #2
 8001db4:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db6:	4e63      	ldr	r6, [pc, #396]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001db8:	2501      	movs	r5, #1
 8001dba:	e015      	b.n	8001de8 <HAL_RCC_OscConfig+0x1b4>
 8001dbc:	fa99 f3a9 	rbit	r3, r9
 8001dc0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001dc2:	fa99 f3a9 	rbit	r3, r9
 8001dc6:	fab3 f383 	clz	r3, r3
 8001dca:	f003 031f 	and.w	r3, r3, #31
 8001dce:	fa05 f303 	lsl.w	r3, r5, r3
 8001dd2:	4213      	tst	r3, r2
 8001dd4:	f040 8128 	bne.w	8002028 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dd8:	f7ff f8b6 	bl	8000f48 <HAL_GetTick>
 8001ddc:	f241 3388 	movw	r3, #5000	; 0x1388
 8001de0:	1bc0      	subs	r0, r0, r7
 8001de2:	4298      	cmp	r0, r3
 8001de4:	f200 811c 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001de8:	fa99 f3a9 	rbit	r3, r9
 8001dec:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0e3      	beq.n	8001dbc <HAL_RCC_OscConfig+0x188>
 8001df4:	6a32      	ldr	r2, [r6, #32]
 8001df6:	e7e4      	b.n	8001dc2 <HAL_RCC_OscConfig+0x18e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001df8:	69a2      	ldr	r2, [r4, #24]
 8001dfa:	2a00      	cmp	r2, #0
 8001dfc:	d07b      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x2c2>
 8001dfe:	2201      	movs	r2, #1
 8001e00:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8001e04:	4b51      	ldr	r3, [pc, #324]	; (8001f4c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e06:	4e4f      	ldr	r6, [pc, #316]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_ENABLE();
 8001e08:	fab1 f181 	clz	r1, r1
 8001e0c:	440b      	add	r3, r1
 8001e0e:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e10:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8001e12:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e14:	f7ff f898 	bl	8000f48 <HAL_GetTick>
 8001e18:	f04f 0802 	mov.w	r8, #2
 8001e1c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1e:	e005      	b.n	8001e2c <HAL_RCC_OscConfig+0x1f8>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e20:	f7ff f892 	bl	8000f48 <HAL_GetTick>
 8001e24:	1bc0      	subs	r0, r0, r7
 8001e26:	2802      	cmp	r0, #2
 8001e28:	f200 80fa 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001e2c:	fa98 f3a8 	rbit	r3, r8
 8001e30:	fa98 f3a8 	rbit	r3, r8
 8001e34:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e38:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001e3a:	fa98 f3a8 	rbit	r3, r8
 8001e3e:	fab3 f383 	clz	r3, r3
 8001e42:	f003 031f 	and.w	r3, r3, #31
 8001e46:	fa05 f303 	lsl.w	r3, r5, r3
 8001e4a:	4213      	tst	r3, r2
 8001e4c:	d0e8      	beq.n	8001e20 <HAL_RCC_OscConfig+0x1ec>
 8001e4e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e50:	0758      	lsls	r0, r3, #29
 8001e52:	d483      	bmi.n	8001d5c <HAL_RCC_OscConfig+0x128>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e54:	69e3      	ldr	r3, [r4, #28]
 8001e56:	b37b      	cbz	r3, 8001eb8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e58:	4d3a      	ldr	r5, [pc, #232]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001e5a:	686a      	ldr	r2, [r5, #4]
 8001e5c:	f002 020c 	and.w	r2, r2, #12
 8001e60:	2a08      	cmp	r2, #8
 8001e62:	d044      	beq.n	8001eee <HAL_RCC_OscConfig+0x2ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e6a:	f000 8145 	beq.w	80020f8 <HAL_RCC_OscConfig+0x4c4>
 8001e6e:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e72:	fab3 f383 	clz	r3, r3
 8001e76:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e7a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff f860 	bl	8000f48 <HAL_GetTick>
 8001e88:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001e8c:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e8e:	2601      	movs	r6, #1
 8001e90:	e005      	b.n	8001e9e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e92:	f7ff f859 	bl	8000f48 <HAL_GetTick>
 8001e96:	1bc0      	subs	r0, r0, r7
 8001e98:	2802      	cmp	r0, #2
 8001e9a:	f200 80c1 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001e9e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea2:	682a      	ldr	r2, [r5, #0]
 8001ea4:	fa94 f3a4 	rbit	r3, r4
 8001ea8:	fab3 f383 	clz	r3, r3
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	fa06 f303 	lsl.w	r3, r6, r3
 8001eb4:	4213      	tst	r3, r2
 8001eb6:	d1ec      	bne.n	8001e92 <HAL_RCC_OscConfig+0x25e>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001eb8:	2000      	movs	r0, #0
}
 8001eba:	b003      	add	sp, #12
 8001ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ec0:	6852      	ldr	r2, [r2, #4]
 8001ec2:	03d6      	lsls	r6, r2, #15
 8001ec4:	f53f af0f 	bmi.w	8001ce6 <HAL_RCC_OscConfig+0xb2>
 8001ec8:	2202      	movs	r2, #2
 8001eca:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ece:	491d      	ldr	r1, [pc, #116]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
 8001ed0:	6808      	ldr	r0, [r1, #0]
 8001ed2:	fa92 f2a2 	rbit	r2, r2
 8001ed6:	fab2 f282 	clz	r2, r2
 8001eda:	f002 021f 	and.w	r2, r2, #31
 8001ede:	2101      	movs	r1, #1
 8001ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee4:	4202      	tst	r2, r0
 8001ee6:	d051      	beq.n	8001f8c <HAL_RCC_OscConfig+0x358>
 8001ee8:	6922      	ldr	r2, [r4, #16]
 8001eea:	428a      	cmp	r2, r1
 8001eec:	d04e      	beq.n	8001f8c <HAL_RCC_OscConfig+0x358>
        return HAL_ERROR;
 8001eee:	2001      	movs	r0, #1
}
 8001ef0:	b003      	add	sp, #12
 8001ef2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ef6:	2501      	movs	r5, #1
 8001ef8:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8001efc:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001efe:	4e11      	ldr	r6, [pc, #68]	; (8001f44 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_DISABLE();
 8001f00:	fab1 f181 	clz	r1, r1
 8001f04:	440b      	add	r3, r1
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	f04f 0802 	mov.w	r8, #2
 8001f0c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f0e:	f7ff f81b 	bl	8000f48 <HAL_GetTick>
 8001f12:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f14:	e004      	b.n	8001f20 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f16:	f7ff f817 	bl	8000f48 <HAL_GetTick>
 8001f1a:	1bc0      	subs	r0, r0, r7
 8001f1c:	2802      	cmp	r0, #2
 8001f1e:	d87f      	bhi.n	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001f20:	fa98 f3a8 	rbit	r3, r8
 8001f24:	fa98 f3a8 	rbit	r3, r8
 8001f28:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2c:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001f2e:	fa98 f3a8 	rbit	r3, r8
 8001f32:	fab3 f383 	clz	r3, r3
 8001f36:	f003 031f 	and.w	r3, r3, #31
 8001f3a:	fa05 f303 	lsl.w	r3, r5, r3
 8001f3e:	4213      	tst	r3, r2
 8001f40:	d1e9      	bne.n	8001f16 <HAL_RCC_OscConfig+0x2e2>
 8001f42:	e784      	b.n	8001e4e <HAL_RCC_OscConfig+0x21a>
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f50:	684a      	ldr	r2, [r1, #4]
 8001f52:	03d2      	lsls	r2, r2, #15
 8001f54:	f57f ae82 	bpl.w	8001c5c <HAL_RCC_OscConfig+0x28>
 8001f58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f5c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f60:	499a      	ldr	r1, [pc, #616]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 8001f62:	6808      	ldr	r0, [r1, #0]
 8001f64:	fa92 f2a2 	rbit	r2, r2
 8001f68:	fab2 f282 	clz	r2, r2
 8001f6c:	f002 021f 	and.w	r2, r2, #31
 8001f70:	2101      	movs	r1, #1
 8001f72:	fa01 f202 	lsl.w	r2, r1, r2
 8001f76:	4202      	tst	r2, r0
 8001f78:	f43f aea7 	beq.w	8001cca <HAL_RCC_OscConfig+0x96>
 8001f7c:	6862      	ldr	r2, [r4, #4]
 8001f7e:	2a00      	cmp	r2, #0
 8001f80:	f47f aea3 	bne.w	8001cca <HAL_RCC_OscConfig+0x96>
 8001f84:	e7b3      	b.n	8001eee <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8001f86:	f04f 0800 	mov.w	r8, #0
 8001f8a:	e6f7      	b.n	8001d7c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4d8f      	ldr	r5, [pc, #572]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 8001f8e:	21f8      	movs	r1, #248	; 0xf8
 8001f90:	6828      	ldr	r0, [r5, #0]
 8001f92:	fa91 f1a1 	rbit	r1, r1
 8001f96:	6962      	ldr	r2, [r4, #20]
 8001f98:	fab1 f181 	clz	r1, r1
 8001f9c:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8001fa0:	408a      	lsls	r2, r1
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa6:	071d      	lsls	r5, r3, #28
 8001fa8:	f57f aed6 	bpl.w	8001d58 <HAL_RCC_OscConfig+0x124>
 8001fac:	e724      	b.n	8001df8 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fae:	4d87      	ldr	r5, [pc, #540]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 8001fb0:	682b      	ldr	r3, [r5, #0]
 8001fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fb6:	602b      	str	r3, [r5, #0]
 8001fb8:	682b      	ldr	r3, [r5, #0]
 8001fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fbe:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fc0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001fc2:	68a2      	ldr	r2, [r4, #8]
 8001fc4:	f023 030f 	bic.w	r3, r3, #15
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 8001fcc:	f7fe ffbc 	bl	8000f48 <HAL_GetTick>
 8001fd0:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8001fd4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd6:	2601      	movs	r6, #1
 8001fd8:	e004      	b.n	8001fe4 <HAL_RCC_OscConfig+0x3b0>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fda:	f7fe ffb5 	bl	8000f48 <HAL_GetTick>
 8001fde:	1bc0      	subs	r0, r0, r7
 8001fe0:	2864      	cmp	r0, #100	; 0x64
 8001fe2:	d81d      	bhi.n	8002020 <HAL_RCC_OscConfig+0x3ec>
 8001fe4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe8:	682a      	ldr	r2, [r5, #0]
 8001fea:	fa98 f3a8 	rbit	r3, r8
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	f003 031f 	and.w	r3, r3, #31
 8001ff6:	fa06 f303 	lsl.w	r3, r6, r3
 8001ffa:	4213      	tst	r3, r2
 8001ffc:	d1ed      	bne.n	8001fda <HAL_RCC_OscConfig+0x3a6>
 8001ffe:	e663      	b.n	8001cc8 <HAL_RCC_OscConfig+0x94>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002000:	682b      	ldr	r3, [r5, #0]
 8002002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002006:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002008:	f7fe ff9e 	bl	8000f48 <HAL_GetTick>
 800200c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200e:	682b      	ldr	r3, [r5, #0]
 8002010:	05db      	lsls	r3, r3, #23
 8002012:	f53f aeb8 	bmi.w	8001d86 <HAL_RCC_OscConfig+0x152>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002016:	f7fe ff97 	bl	8000f48 <HAL_GetTick>
 800201a:	1b80      	subs	r0, r0, r6
 800201c:	2864      	cmp	r0, #100	; 0x64
 800201e:	d9f6      	bls.n	800200e <HAL_RCC_OscConfig+0x3da>
            return HAL_TIMEOUT;
 8002020:	2003      	movs	r0, #3
}
 8002022:	b003      	add	sp, #12
 8002024:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(pwrclkchanged == SET)
 8002028:	f1b8 0f00 	cmp.w	r8, #0
 800202c:	f43f af12 	beq.w	8001e54 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002030:	4a66      	ldr	r2, [pc, #408]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 8002032:	69d3      	ldr	r3, [r2, #28]
 8002034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002038:	61d3      	str	r3, [r2, #28]
 800203a:	e70b      	b.n	8001e54 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800203c:	4d63      	ldr	r5, [pc, #396]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 800203e:	6a2b      	ldr	r3, [r5, #32]
 8002040:	f023 0301 	bic.w	r3, r3, #1
 8002044:	622b      	str	r3, [r5, #32]
 8002046:	6a2b      	ldr	r3, [r5, #32]
 8002048:	f023 0304 	bic.w	r3, r3, #4
 800204c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800204e:	f7fe ff7b 	bl	8000f48 <HAL_GetTick>
 8002052:	f04f 0902 	mov.w	r9, #2
 8002056:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002058:	2601      	movs	r6, #1
 800205a:	e013      	b.n	8002084 <HAL_RCC_OscConfig+0x450>
 800205c:	fa99 f3a9 	rbit	r3, r9
 8002060:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002062:	fa99 f3a9 	rbit	r3, r9
 8002066:	fab3 f383 	clz	r3, r3
 800206a:	f003 031f 	and.w	r3, r3, #31
 800206e:	fa06 f303 	lsl.w	r3, r6, r3
 8002072:	4213      	tst	r3, r2
 8002074:	d0d8      	beq.n	8002028 <HAL_RCC_OscConfig+0x3f4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002076:	f7fe ff67 	bl	8000f48 <HAL_GetTick>
 800207a:	f241 3388 	movw	r3, #5000	; 0x1388
 800207e:	1bc0      	subs	r0, r0, r7
 8002080:	4298      	cmp	r0, r3
 8002082:	d8cd      	bhi.n	8002020 <HAL_RCC_OscConfig+0x3ec>
 8002084:	fa99 f3a9 	rbit	r3, r9
 8002088:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0e5      	beq.n	800205c <HAL_RCC_OscConfig+0x428>
 8002090:	6a2a      	ldr	r2, [r5, #32]
 8002092:	e7e6      	b.n	8002062 <HAL_RCC_OscConfig+0x42e>
 8002094:	2501      	movs	r5, #1
 8002096:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	f04f 0802 	mov.w	r8, #2
 80020ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020ae:	f7fe ff4b 	bl	8000f48 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b2:	4e46      	ldr	r6, [pc, #280]	; (80021cc <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 80020b4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b6:	e004      	b.n	80020c2 <HAL_RCC_OscConfig+0x48e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020b8:	f7fe ff46 	bl	8000f48 <HAL_GetTick>
 80020bc:	1bc0      	subs	r0, r0, r7
 80020be:	2802      	cmp	r0, #2
 80020c0:	d8ae      	bhi.n	8002020 <HAL_RCC_OscConfig+0x3ec>
 80020c2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020c6:	6832      	ldr	r2, [r6, #0]
 80020c8:	fa98 f3a8 	rbit	r3, r8
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	f003 031f 	and.w	r3, r3, #31
 80020d4:	fa05 f303 	lsl.w	r3, r5, r3
 80020d8:	4213      	tst	r3, r2
 80020da:	d1ed      	bne.n	80020b8 <HAL_RCC_OscConfig+0x484>
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	e639      	b.n	8001d54 <HAL_RCC_OscConfig+0x120>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e0:	4a3a      	ldr	r2, [pc, #232]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 80020e2:	6813      	ldr	r3, [r2, #0]
 80020e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	e5cc      	b.n	8001c86 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ec:	4a37      	ldr	r2, [pc, #220]	; (80021cc <HAL_RCC_OscConfig+0x598>)
 80020ee:	6a13      	ldr	r3, [r2, #32]
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	6213      	str	r3, [r2, #32]
 80020f6:	e659      	b.n	8001dac <HAL_RCC_OscConfig+0x178>
 80020f8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80020fc:	fab3 f383 	clz	r3, r3
 8002100:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002104:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800210e:	f7fe ff1b 	bl	8000f48 <HAL_GetTick>
 8002112:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8002116:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002118:	2601      	movs	r6, #1
 800211a:	e005      	b.n	8002128 <HAL_RCC_OscConfig+0x4f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800211c:	f7fe ff14 	bl	8000f48 <HAL_GetTick>
 8002120:	1bc0      	subs	r0, r0, r7
 8002122:	2802      	cmp	r0, #2
 8002124:	f63f af7c 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8002128:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800212c:	682a      	ldr	r2, [r5, #0]
 800212e:	fa98 f3a8 	rbit	r3, r8
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	f003 031f 	and.w	r3, r3, #31
 800213a:	fa06 f303 	lsl.w	r3, r6, r3
 800213e:	4213      	tst	r3, r2
 8002140:	d1ec      	bne.n	800211c <HAL_RCC_OscConfig+0x4e8>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002142:	686a      	ldr	r2, [r5, #4]
 8002144:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002146:	6a21      	ldr	r1, [r4, #32]
 8002148:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800214c:	430b      	orrs	r3, r1
 800214e:	4313      	orrs	r3, r2
 8002150:	606b      	str	r3, [r5, #4]
 8002152:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002156:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800215a:	fab3 f383 	clz	r3, r3
 800215e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002162:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800216c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800216e:	f7fe feeb 	bl	8000f48 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002172:	4e16      	ldr	r6, [pc, #88]	; (80021cc <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 8002174:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002176:	2501      	movs	r5, #1
 8002178:	e005      	b.n	8002186 <HAL_RCC_OscConfig+0x552>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800217a:	f7fe fee5 	bl	8000f48 <HAL_GetTick>
 800217e:	1bc0      	subs	r0, r0, r7
 8002180:	2802      	cmp	r0, #2
 8002182:	f63f af4d 	bhi.w	8002020 <HAL_RCC_OscConfig+0x3ec>
 8002186:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800218a:	6832      	ldr	r2, [r6, #0]
 800218c:	fa94 f3a4 	rbit	r3, r4
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	f003 031f 	and.w	r3, r3, #31
 8002198:	fa05 f303 	lsl.w	r3, r5, r3
 800219c:	4213      	tst	r3, r2
 800219e:	d0ec      	beq.n	800217a <HAL_RCC_OscConfig+0x546>
 80021a0:	e68a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021a6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	e564      	b.n	8001c86 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021bc:	f042 0204 	orr.w	r2, r2, #4
 80021c0:	621a      	str	r2, [r3, #32]
 80021c2:	6a1a      	ldr	r2, [r3, #32]
 80021c4:	f042 0201 	orr.w	r2, r2, #1
 80021c8:	621a      	str	r2, [r3, #32]
 80021ca:	e5ef      	b.n	8001dac <HAL_RCC_OscConfig+0x178>
 80021cc:	40021000 	.word	0x40021000

080021d0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80021d0:	4a14      	ldr	r2, [pc, #80]	; (8002224 <HAL_RCC_GetSysClockFreq+0x54>)
 80021d2:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021d4:	f003 010c 	and.w	r1, r3, #12
 80021d8:	2908      	cmp	r1, #8
 80021da:	d121      	bne.n	8002220 <HAL_RCC_GetSysClockFreq+0x50>
 80021dc:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80021e0:	fa91 f1a1 	rbit	r1, r1
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021e4:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80021e8:	fab1 f181 	clz	r1, r1
 80021ec:	fa20 f101 	lsr.w	r1, r0, r1
 80021f0:	480d      	ldr	r0, [pc, #52]	; (8002228 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021f4:	5c40      	ldrb	r0, [r0, r1]
 80021f6:	210f      	movs	r1, #15
 80021f8:	fa91 f1a1 	rbit	r1, r1
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021fc:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021fe:	fab1 f181 	clz	r1, r1
 8002202:	f002 020f 	and.w	r2, r2, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002206:	bf4c      	ite	mi
 8002208:	4b08      	ldrmi	r3, [pc, #32]	; (800222c <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800220a:	4b09      	ldrpl	r3, [pc, #36]	; (8002230 <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800220c:	fa22 f201 	lsr.w	r2, r2, r1
 8002210:	4908      	ldr	r1, [pc, #32]	; (8002234 <HAL_RCC_GetSysClockFreq+0x64>)
 8002212:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002214:	bf48      	it	mi
 8002216:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800221a:	fb03 f000 	mul.w	r0, r3, r0
 800221e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8002220:	4802      	ldr	r0, [pc, #8]	; (800222c <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002222:	4770      	bx	lr
 8002224:	40021000 	.word	0x40021000
 8002228:	08005488 	.word	0x08005488
 800222c:	007a1200 	.word	0x007a1200
 8002230:	003d0900 	.word	0x003d0900
 8002234:	08005498 	.word	0x08005498

08002238 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002238:	4a5f      	ldr	r2, [pc, #380]	; (80023b8 <HAL_RCC_ClockConfig+0x180>)
 800223a:	6813      	ldr	r3, [r2, #0]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	428b      	cmp	r3, r1
 8002242:	d20b      	bcs.n	800225c <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002244:	6813      	ldr	r3, [r2, #0]
 8002246:	f023 0307 	bic.w	r3, r3, #7
 800224a:	430b      	orrs	r3, r1
 800224c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800224e:	6813      	ldr	r3, [r2, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	4299      	cmp	r1, r3
 8002256:	d001      	beq.n	800225c <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 8002258:	2001      	movs	r0, #1
}
 800225a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800225c:	6803      	ldr	r3, [r0, #0]
{
 800225e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002262:	079c      	lsls	r4, r3, #30
 8002264:	d506      	bpl.n	8002274 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002266:	4c55      	ldr	r4, [pc, #340]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 8002268:	6885      	ldr	r5, [r0, #8]
 800226a:	6862      	ldr	r2, [r4, #4]
 800226c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002270:	432a      	orrs	r2, r5
 8002272:	6062      	str	r2, [r4, #4]
 8002274:	460c      	mov	r4, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002276:	07d9      	lsls	r1, r3, #31
 8002278:	4606      	mov	r6, r0
 800227a:	d531      	bpl.n	80022e0 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227c:	6842      	ldr	r2, [r0, #4]
 800227e:	2a01      	cmp	r2, #1
 8002280:	f000 8087 	beq.w	8002392 <HAL_RCC_ClockConfig+0x15a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002284:	2a02      	cmp	r2, #2
 8002286:	bf0c      	ite	eq
 8002288:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800228c:	2302      	movne	r3, #2
 800228e:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002292:	494a      	ldr	r1, [pc, #296]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 8002294:	6808      	ldr	r0, [r1, #0]
 8002296:	fa93 f3a3 	rbit	r3, r3
 800229a:	fab3 f383 	clz	r3, r3
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	2101      	movs	r1, #1
 80022a4:	fa01 f303 	lsl.w	r3, r1, r3
 80022a8:	4203      	tst	r3, r0
 80022aa:	d029      	beq.n	8002300 <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ac:	4d43      	ldr	r5, [pc, #268]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 80022ae:	686b      	ldr	r3, [r5, #4]
 80022b0:	f023 0303 	bic.w	r3, r3, #3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80022b8:	f7fe fe46 	bl	8000f48 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022bc:	6873      	ldr	r3, [r6, #4]
 80022be:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80022c0:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c2:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c6:	d023      	beq.n	8002310 <HAL_RCC_ClockConfig+0xd8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d105      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xa0>
 80022cc:	e058      	b.n	8002380 <HAL_RCC_ClockConfig+0x148>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ce:	f7fe fe3b 	bl	8000f48 <HAL_GetTick>
 80022d2:	1bc0      	subs	r0, r0, r7
 80022d4:	4540      	cmp	r0, r8
 80022d6:	d859      	bhi.n	800238c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d8:	686b      	ldr	r3, [r5, #4]
 80022da:	f013 0f0c 	tst.w	r3, #12
 80022de:	d1f6      	bne.n	80022ce <HAL_RCC_ClockConfig+0x96>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80022e0:	4a35      	ldr	r2, [pc, #212]	; (80023b8 <HAL_RCC_ClockConfig+0x180>)
 80022e2:	6813      	ldr	r3, [r2, #0]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	429c      	cmp	r4, r3
 80022ea:	d217      	bcs.n	800231c <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ec:	6813      	ldr	r3, [r2, #0]
 80022ee:	f023 0307 	bic.w	r3, r3, #7
 80022f2:	4323      	orrs	r3, r4
 80022f4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022f6:	6813      	ldr	r3, [r2, #0]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	429c      	cmp	r4, r3
 80022fe:	d00d      	beq.n	800231c <HAL_RCC_ClockConfig+0xe4>
      return HAL_ERROR;
 8002300:	2001      	movs	r0, #1
 8002302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002306:	f7fe fe1f 	bl	8000f48 <HAL_GetTick>
 800230a:	1bc0      	subs	r0, r0, r7
 800230c:	4540      	cmp	r0, r8
 800230e:	d83d      	bhi.n	800238c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002310:	686b      	ldr	r3, [r5, #4]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	2b04      	cmp	r3, #4
 8002318:	d1f5      	bne.n	8002306 <HAL_RCC_ClockConfig+0xce>
 800231a:	e7e1      	b.n	80022e0 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	6833      	ldr	r3, [r6, #0]
 800231e:	075a      	lsls	r2, r3, #29
 8002320:	d506      	bpl.n	8002330 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002322:	4926      	ldr	r1, [pc, #152]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 8002324:	68f0      	ldr	r0, [r6, #12]
 8002326:	684a      	ldr	r2, [r1, #4]
 8002328:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800232c:	4302      	orrs	r2, r0
 800232e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002330:	071b      	lsls	r3, r3, #28
 8002332:	d507      	bpl.n	8002344 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002334:	4a21      	ldr	r2, [pc, #132]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 8002336:	6931      	ldr	r1, [r6, #16]
 8002338:	6853      	ldr	r3, [r2, #4]
 800233a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800233e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002342:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002344:	f7ff ff44 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 8002348:	4b1c      	ldr	r3, [pc, #112]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 800234a:	4601      	mov	r1, r0
 800234c:	22f0      	movs	r2, #240	; 0xf0
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	fa92 f2a2 	rbit	r2, r2
 8002354:	fab2 f282 	clz	r2, r2
 8002358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800235c:	40d3      	lsrs	r3, r2
 800235e:	4818      	ldr	r0, [pc, #96]	; (80023c0 <HAL_RCC_ClockConfig+0x188>)
 8002360:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <HAL_RCC_ClockConfig+0x18c>)
 8002362:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002364:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002366:	fa21 f303 	lsr.w	r3, r1, r3
 800236a:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800236c:	f7fe fdbc 	bl	8000ee8 <HAL_InitTick>
  return HAL_OK;
 8002370:	2000      	movs	r0, #0
}
 8002372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002376:	f7fe fde7 	bl	8000f48 <HAL_GetTick>
 800237a:	1bc0      	subs	r0, r0, r7
 800237c:	4540      	cmp	r0, r8
 800237e:	d805      	bhi.n	800238c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002380:	686b      	ldr	r3, [r5, #4]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b08      	cmp	r3, #8
 8002388:	d1f5      	bne.n	8002376 <HAL_RCC_ClockConfig+0x13e>
 800238a:	e7a9      	b.n	80022e0 <HAL_RCC_ClockConfig+0xa8>
          return HAL_TIMEOUT;
 800238c:	2003      	movs	r0, #3
 800238e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002392:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002396:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239a:	4908      	ldr	r1, [pc, #32]	; (80023bc <HAL_RCC_ClockConfig+0x184>)
 800239c:	6809      	ldr	r1, [r1, #0]
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	420b      	tst	r3, r1
 80023b0:	f47f af7c 	bne.w	80022ac <HAL_RCC_ClockConfig+0x74>
 80023b4:	e7a4      	b.n	8002300 <HAL_RCC_ClockConfig+0xc8>
 80023b6:	bf00      	nop
 80023b8:	40022000 	.word	0x40022000
 80023bc:	40021000 	.word	0x40021000
 80023c0:	080054cc 	.word	0x080054cc
 80023c4:	20000000 	.word	0x20000000

080023c8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80023c8:	4b01      	ldr	r3, [pc, #4]	; (80023d0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	20000000 	.word	0x20000000

080023d4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023d6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	fa92 f2a2 	rbit	r2, r2
 80023e0:	fab2 f282 	clz	r2, r2
 80023e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023e8:	40d3      	lsrs	r3, r2
 80023ea:	4904      	ldr	r1, [pc, #16]	; (80023fc <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 80023ec:	4a04      	ldr	r2, [pc, #16]	; (8002400 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023ee:	5ccb      	ldrb	r3, [r1, r3]
 80023f0:	6810      	ldr	r0, [r2, #0]
}    
 80023f2:	40d8      	lsrs	r0, r3
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40021000 	.word	0x40021000
 80023fc:	080054dc 	.word	0x080054dc
 8002400:	20000000 	.word	0x20000000

08002404 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002404:	4b08      	ldr	r3, [pc, #32]	; (8002428 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002406:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	fa92 f2a2 	rbit	r2, r2
 8002410:	fab2 f282 	clz	r2, r2
 8002414:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002418:	40d3      	lsrs	r3, r2
 800241a:	4904      	ldr	r1, [pc, #16]	; (800242c <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800241e:	5ccb      	ldrb	r3, [r1, r3]
 8002420:	6810      	ldr	r0, [r2, #0]
} 
 8002422:	40d8      	lsrs	r0, r3
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	080054dc 	.word	0x080054dc
 8002430:	20000000 	.word	0x20000000

08002434 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002438:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800243a:	6800      	ldr	r0, [r0, #0]
 800243c:	03c5      	lsls	r5, r0, #15
{
 800243e:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002440:	d538      	bpl.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002442:	4b5a      	ldr	r3, [pc, #360]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8002444:	69da      	ldr	r2, [r3, #28]
 8002446:	00d1      	lsls	r1, r2, #3
 8002448:	d567      	bpl.n	800251a <HAL_RCCEx_PeriphCLKConfig+0xe6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244a:	4d59      	ldr	r5, [pc, #356]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 800244c:	682b      	ldr	r3, [r5, #0]
 800244e:	05da      	lsls	r2, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8002450:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002454:	d570      	bpl.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x104>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002456:	4d55      	ldr	r5, [pc, #340]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8002458:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800245a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800245e:	d01f      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8002460:	6861      	ldr	r1, [r4, #4]
 8002462:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8002466:	4293      	cmp	r3, r2
 8002468:	d01b      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800246a:	6a29      	ldr	r1, [r5, #32]
 800246c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002470:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002474:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002478:	4f4e      	ldr	r7, [pc, #312]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800247a:	fab2 f282 	clz	r2, r2
 800247e:	443a      	add	r2, r7
 8002480:	0092      	lsls	r2, r2, #2
 8002482:	f04f 0e01 	mov.w	lr, #1
 8002486:	f8c2 e000 	str.w	lr, [r2]
 800248a:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800248e:	fab3 f383 	clz	r3, r3
 8002492:	443b      	add	r3, r7
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002498:	07cf      	lsls	r7, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800249a:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 800249c:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800249e:	d461      	bmi.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80024a0:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024a2:	4a42      	ldr	r2, [pc, #264]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80024a4:	6a13      	ldr	r3, [r2, #32]
 80024a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024aa:	430b      	orrs	r3, r1
 80024ac:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024ae:	2e00      	cmp	r6, #0
 80024b0:	d153      	bne.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x126>
 80024b2:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024b4:	07c5      	lsls	r5, r0, #31
 80024b6:	d506      	bpl.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024b8:	4a3c      	ldr	r2, [pc, #240]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80024ba:	68a1      	ldr	r1, [r4, #8]
 80024bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80024be:	f023 0303 	bic.w	r3, r3, #3
 80024c2:	430b      	orrs	r3, r1
 80024c4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024c6:	0681      	lsls	r1, r0, #26
 80024c8:	d506      	bpl.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024ca:	4a38      	ldr	r2, [pc, #224]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80024cc:	68e1      	ldr	r1, [r4, #12]
 80024ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80024d0:	f023 0310 	bic.w	r3, r3, #16
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80024d8:	0602      	lsls	r2, r0, #24
 80024da:	d506      	bpl.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80024dc:	4a33      	ldr	r2, [pc, #204]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80024de:	6921      	ldr	r1, [r4, #16]
 80024e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80024e2:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80024e6:	430b      	orrs	r3, r1
 80024e8:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80024ea:	04c3      	lsls	r3, r0, #19
 80024ec:	d40d      	bmi.n	800250a <HAL_RCCEx_PeriphCLKConfig+0xd6>
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80024ee:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 80024f2:	d007      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80024f4:	4a2d      	ldr	r2, [pc, #180]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80024f6:	69a1      	ldr	r1, [r4, #24]
 80024f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80024fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024fe:	430b      	orrs	r3, r1
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002502:	2000      	movs	r0, #0
}
 8002504:	b003      	add	sp, #12
 8002506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800250a:	4a28      	ldr	r2, [pc, #160]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800250c:	6961      	ldr	r1, [r4, #20]
 800250e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002514:	430b      	orrs	r3, r1
 8002516:	6313      	str	r3, [r2, #48]	; 0x30
 8002518:	e7e9      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0xba>
      __HAL_RCC_PWR_CLK_ENABLE();
 800251a:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251c:	4d24      	ldr	r5, [pc, #144]	; (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 800251e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002522:	61da      	str	r2, [r3, #28]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252e:	682b      	ldr	r3, [r5, #0]
 8002530:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 8002532:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002536:	d48e      	bmi.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002538:	682b      	ldr	r3, [r5, #0]
 800253a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800253e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002540:	f7fe fd02 	bl	8000f48 <HAL_GetTick>
 8002544:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002546:	682b      	ldr	r3, [r5, #0]
 8002548:	05db      	lsls	r3, r3, #23
 800254a:	d484      	bmi.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x22>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254c:	f7fe fcfc 	bl	8000f48 <HAL_GetTick>
 8002550:	1bc0      	subs	r0, r0, r7
 8002552:	2864      	cmp	r0, #100	; 0x64
 8002554:	d9f7      	bls.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x112>
          return HAL_TIMEOUT;
 8002556:	2003      	movs	r0, #3
 8002558:	e7d4      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      __HAL_RCC_PWR_CLK_DISABLE();
 800255a:	69d3      	ldr	r3, [r2, #28]
 800255c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	e7a6      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002564:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8002566:	f7fe fcef 	bl	8000f48 <HAL_GetTick>
 800256a:	f04f 0902 	mov.w	r9, #2
 800256e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002570:	e014      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002572:	fa99 f3a9 	rbit	r3, r9
 8002576:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002578:	fa99 f3a9 	rbit	r3, r9
 800257c:	fab3 f383 	clz	r3, r3
 8002580:	f003 031f 	and.w	r3, r3, #31
 8002584:	fa07 f303 	lsl.w	r3, r7, r3
 8002588:	4213      	tst	r3, r2
 800258a:	d189      	bne.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258c:	f7fe fcdc 	bl	8000f48 <HAL_GetTick>
 8002590:	f241 3388 	movw	r3, #5000	; 0x1388
 8002594:	eba0 0008 	sub.w	r0, r0, r8
 8002598:	4298      	cmp	r0, r3
 800259a:	d8dc      	bhi.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x122>
 800259c:	fa99 f3a9 	rbit	r3, r9
 80025a0:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0e4      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80025a8:	6a2a      	ldr	r2, [r5, #32]
 80025aa:	e7e5      	b.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x144>
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40007000 	.word	0x40007000
 80025b4:	10908100 	.word	0x10908100

080025b8 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025b8:	6802      	ldr	r2, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80025ba:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 80025bc:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80025be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80025c2:	4303      	orrs	r3, r0
{
 80025c4:	b470      	push	{r4, r5, r6}

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80025c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80025ca:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_SMS;
 80025cc:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80025d0:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80025d2:	2850      	cmp	r0, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 80025d4:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 80025d6:	d036      	beq.n	8002646 <TIM_SlaveTimer_SetConfig+0x8e>
 80025d8:	d924      	bls.n	8002624 <TIM_SlaveTimer_SetConfig+0x6c>
 80025da:	2860      	cmp	r0, #96	; 0x60
 80025dc:	d00e      	beq.n	80025fc <TIM_SlaveTimer_SetConfig+0x44>
 80025de:	2870      	cmp	r0, #112	; 0x70
 80025e0:	d10a      	bne.n	80025f8 <TIM_SlaveTimer_SetConfig+0x40>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025e2:	68cb      	ldr	r3, [r1, #12]
 80025e4:	688c      	ldr	r4, [r1, #8]
 80025e6:	6908      	ldr	r0, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 80025e8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025ea:	4323      	orrs	r3, r4
 80025ec:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025f0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025f4:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025f6:	6093      	str	r3, [r2, #8]
}
 80025f8:	bc70      	pop	{r4, r5, r6}
 80025fa:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025fc:	6a10      	ldr	r0, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80025fe:	688c      	ldr	r4, [r1, #8]
 8002600:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002602:	f020 0010 	bic.w	r0, r0, #16
 8002606:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002608:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 800260a:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800260c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002610:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002614:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8002618:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800261c:	6191      	str	r1, [r2, #24]
}
 800261e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8002620:	6213      	str	r3, [r2, #32]
}
 8002622:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8002624:	2840      	cmp	r0, #64	; 0x40
 8002626:	d1e7      	bne.n	80025f8 <TIM_SlaveTimer_SetConfig+0x40>
      tmpccer = htim->Instance->CCER;
 8002628:	6a14      	ldr	r4, [r2, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800262a:	6a10      	ldr	r0, [r2, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800262c:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800262e:	f020 0001 	bic.w	r0, r0, #1
 8002632:	6210      	str	r0, [r2, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8002634:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800263a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800263e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;                               
 8002640:	6214      	str	r4, [r2, #32]
}
 8002642:	bc70      	pop	{r4, r5, r6}
 8002644:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8002646:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002648:	6a15      	ldr	r5, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800264a:	690e      	ldr	r6, [r1, #16]
 800264c:	6888      	ldr	r0, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800264e:	f025 0501 	bic.w	r5, r5, #1
 8002652:	6215      	str	r5, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002654:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002656:	f024 010a 	bic.w	r1, r4, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800265a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800265e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002662:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002664:	6193      	str	r3, [r2, #24]
}
 8002666:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8002668:	6211      	str	r1, [r2, #32]
}
 800266a:	4770      	bx	lr

0800266c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800266c:	6803      	ldr	r3, [r0, #0]
 800266e:	68da      	ldr	r2, [r3, #12]
 8002670:	f042 0201 	orr.w	r2, r2, #1
 8002674:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	f042 0201 	orr.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]
}
 800267e:	2000      	movs	r0, #0
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop

08002684 <HAL_TIM_IC_MspInit>:
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop

08002688 <HAL_TIM_IC_Start_IT>:
  switch (Channel)
 8002688:	290c      	cmp	r1, #12
 800268a:	d82f      	bhi.n	80026ec <HAL_TIM_IC_Start_IT+0x64>
 800268c:	e8df f001 	tbb	[pc, r1]
 8002690:	2e2e2e28 	.word	0x2e2e2e28
 8002694:	2e2e2e22 	.word	0x2e2e2e22
 8002698:	2e2e2e1c 	.word	0x2e2e2e1c
 800269c:	07          	.byte	0x07
 800269d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800269e:	6803      	ldr	r3, [r0, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	f042 0210 	orr.w	r2, r2, #16
 80026a6:	60da      	str	r2, [r3, #12]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026a8:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80026aa:	2201      	movs	r2, #1
 80026ac:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 80026b0:	ea20 0001 	bic.w	r0, r0, r1
 80026b4:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80026b6:	6a1a      	ldr	r2, [r3, #32]
 80026b8:	4311      	orrs	r1, r2
 80026ba:	6219      	str	r1, [r3, #32]
  __HAL_TIM_ENABLE(htim);  
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]
} 
 80026c4:	2000      	movs	r0, #0
 80026c6:	4770      	bx	lr
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80026c8:	6803      	ldr	r3, [r0, #0]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	f042 0208 	orr.w	r2, r2, #8
 80026d0:	60da      	str	r2, [r3, #12]
    break;
 80026d2:	e7e9      	b.n	80026a8 <HAL_TIM_IC_Start_IT+0x20>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80026d4:	6803      	ldr	r3, [r0, #0]
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	f042 0204 	orr.w	r2, r2, #4
 80026dc:	60da      	str	r2, [r3, #12]
    break;
 80026de:	e7e3      	b.n	80026a8 <HAL_TIM_IC_Start_IT+0x20>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80026e0:	6803      	ldr	r3, [r0, #0]
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	f042 0202 	orr.w	r2, r2, #2
 80026e8:	60da      	str	r2, [r3, #12]
    break;
 80026ea:	e7dd      	b.n	80026a8 <HAL_TIM_IC_Start_IT+0x20>
 80026ec:	6803      	ldr	r3, [r0, #0]
 80026ee:	e7db      	b.n	80026a8 <HAL_TIM_IC_Start_IT+0x20>

080026f0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80026f0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d040      	beq.n	800277a <HAL_TIM_ConfigClockSource+0x8a>
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 80026fa:	6803      	ldr	r3, [r0, #0]
{
 80026fc:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80026fe:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002702:	689d      	ldr	r5, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002704:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002706:	4a5d      	ldr	r2, [pc, #372]	; (800287c <HAL_TIM_ConfigClockSource+0x18c>)
  switch (sClockSourceConfig->ClockSource)
 8002708:	2c40      	cmp	r4, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800270a:	ea02 0205 	and.w	r2, r2, r5
  __HAL_LOCK(htim);
 800270e:	f04f 0501 	mov.w	r5, #1
 8002712:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8002716:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002718:	d079      	beq.n	800280e <HAL_TIM_ConfigClockSource+0x11e>
 800271a:	d918      	bls.n	800274e <HAL_TIM_ConfigClockSource+0x5e>
 800271c:	2c70      	cmp	r4, #112	; 0x70
 800271e:	d062      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0xf6>
 8002720:	d92d      	bls.n	800277e <HAL_TIM_ConfigClockSource+0x8e>
 8002722:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8002726:	d057      	beq.n	80027d8 <HAL_TIM_ConfigClockSource+0xe8>
 8002728:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 800272c:	d11c      	bne.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800272e:	688a      	ldr	r2, [r1, #8]
 8002730:	684d      	ldr	r5, [r1, #4]
 8002732:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8002734:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002736:	432a      	orrs	r2, r5
 8002738:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002740:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8002742:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800274a:	609a      	str	r2, [r3, #8]
    break;
 800274c:	e00c      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 800274e:	2c10      	cmp	r4, #16
 8002750:	d032      	beq.n	80027b8 <HAL_TIM_ConfigClockSource+0xc8>
 8002752:	d938      	bls.n	80027c6 <HAL_TIM_ConfigClockSource+0xd6>
 8002754:	2c20      	cmp	r4, #32
 8002756:	d072      	beq.n	800283e <HAL_TIM_ConfigClockSource+0x14e>
 8002758:	2c30      	cmp	r4, #48	; 0x30
 800275a:	d105      	bne.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 800275c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800275e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002762:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 8002766:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8002768:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800276a:	2201      	movs	r2, #1
 800276c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002770:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8002774:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8002776:	4618      	mov	r0, r3
}
 8002778:	4770      	bx	lr
  __HAL_LOCK(htim);
 800277a:	2002      	movs	r0, #2
 800277c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800277e:	2c50      	cmp	r4, #80	; 0x50
 8002780:	d064      	beq.n	800284c <HAL_TIM_ConfigClockSource+0x15c>
 8002782:	2c60      	cmp	r4, #96	; 0x60
 8002784:	d1f0      	bne.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002786:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002788:	684d      	ldr	r5, [r1, #4]
 800278a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800278c:	f024 0410 	bic.w	r4, r4, #16
 8002790:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002792:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002794:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002796:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800279a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800279e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027a2:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80027a6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80027a8:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80027aa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027b0:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	e7d7      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 80027b8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027be:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	e7d0      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 80027c6:	2c00      	cmp	r4, #0
 80027c8:	d1ce      	bne.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 80027ca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027d0:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80027d4:	609a      	str	r2, [r3, #8]
 80027d6:	e7c7      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027de:	f022 0207 	bic.w	r2, r2, #7
 80027e2:	609a      	str	r2, [r3, #8]
    break;
 80027e4:	e7c0      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e6:	688a      	ldr	r2, [r1, #8]
 80027e8:	684d      	ldr	r5, [r1, #4]
 80027ea:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80027ec:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ee:	432a      	orrs	r2, r5
 80027f0:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027f4:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027f8:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80027fa:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80027fc:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002802:	f022 0277 	bic.w	r2, r2, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002806:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800280a:	609a      	str	r2, [r3, #8]
    break;
 800280c:	e7ac      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 800280e:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002810:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002812:	684c      	ldr	r4, [r1, #4]
 8002814:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002816:	f026 0601 	bic.w	r6, r6, #1
 800281a:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800281c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800281e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002822:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002826:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800282a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800282c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800282e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002830:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002832:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002836:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	e794      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 800283e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002840:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002844:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 8002848:	609a      	str	r2, [r3, #8]
 800284a:	e78d      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 800284c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800284e:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002850:	684c      	ldr	r4, [r1, #4]
 8002852:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002854:	f026 0601 	bic.w	r6, r6, #1
 8002858:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800285a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800285c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002860:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002864:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002868:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800286a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800286c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800286e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002870:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002874:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	e775      	b.n	8002768 <HAL_TIM_ConfigClockSource+0x78>
 800287c:	fffe0088 	.word	0xfffe0088

08002880 <HAL_TIM_SlaveConfigSynchronization>:
  __HAL_LOCK(htim);
 8002880:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8002884:	2a01      	cmp	r2, #1
 8002886:	d101      	bne.n	800288c <HAL_TIM_SlaveConfigSynchronization+0xc>
 8002888:	2002      	movs	r0, #2
 800288a:	4770      	bx	lr
{
 800288c:	b538      	push	{r3, r4, r5, lr}
 800288e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002890:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002892:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8002894:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002898:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800289c:	f7ff fe8c 	bl	80025b8 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80028aa:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 80028ac:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80028ae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80028b2:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80028b4:	4608      	mov	r0, r1
  htim->State = HAL_TIM_STATE_READY;
 80028b6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);  
 80028ba:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  return HAL_OK;
 80028be:	bd38      	pop	{r3, r4, r5, pc}

080028c0 <HAL_TIM_OC_DelayElapsedCallback>:
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop

080028c4 <HAL_TIM_IC_CaptureCallback>:
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop

080028c8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop

080028cc <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028cc:	6803      	ldr	r3, [r0, #0]
 80028ce:	691a      	ldr	r2, [r3, #16]
 80028d0:	0791      	lsls	r1, r2, #30
{
 80028d2:	b510      	push	{r4, lr}
 80028d4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028d6:	d502      	bpl.n	80028de <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	0792      	lsls	r2, r2, #30
 80028dc:	d465      	bmi.n	80029aa <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	0752      	lsls	r2, r2, #29
 80028e2:	d502      	bpl.n	80028ea <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	0750      	lsls	r0, r2, #29
 80028e8:	d44c      	bmi.n	8002984 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	0711      	lsls	r1, r2, #28
 80028ee:	d502      	bpl.n	80028f6 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	0712      	lsls	r2, r2, #28
 80028f4:	d434      	bmi.n	8002960 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028f6:	691a      	ldr	r2, [r3, #16]
 80028f8:	06d0      	lsls	r0, r2, #27
 80028fa:	d502      	bpl.n	8002902 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	06d1      	lsls	r1, r2, #27
 8002900:	d41e      	bmi.n	8002940 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002902:	691a      	ldr	r2, [r3, #16]
 8002904:	07d2      	lsls	r2, r2, #31
 8002906:	d502      	bpl.n	800290e <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	07d0      	lsls	r0, r2, #31
 800290c:	d46b      	bmi.n	80029e6 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	0611      	lsls	r1, r2, #24
 8002912:	d502      	bpl.n	800291a <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	0612      	lsls	r2, r2, #24
 8002918:	d46d      	bmi.n	80029f6 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	05d0      	lsls	r0, r2, #23
 800291e:	d502      	bpl.n	8002926 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	0611      	lsls	r1, r2, #24
 8002924:	d46f      	bmi.n	8002a06 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002926:	691a      	ldr	r2, [r3, #16]
 8002928:	0652      	lsls	r2, r2, #25
 800292a:	d502      	bpl.n	8002932 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	0650      	lsls	r0, r2, #25
 8002930:	d451      	bmi.n	80029d6 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	0691      	lsls	r1, r2, #26
 8002936:	d502      	bpl.n	800293e <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002938:	68da      	ldr	r2, [r3, #12]
 800293a:	0692      	lsls	r2, r2, #26
 800293c:	d443      	bmi.n	80029c6 <HAL_TIM_IRQHandler+0xfa>
 800293e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002940:	f06f 0210 	mvn.w	r2, #16
 8002944:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002946:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002948:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800294a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800294e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002950:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002952:	d06c      	beq.n	8002a2e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 8002954:	f7ff ffb6 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002958:	2200      	movs	r2, #0
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	7722      	strb	r2, [r4, #28]
 800295e:	e7d0      	b.n	8002902 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002960:	f06f 0208 	mvn.w	r2, #8
 8002964:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002966:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002968:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800296a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800296c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800296e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002970:	d15a      	bne.n	8002a28 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002972:	f7ff ffa5 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff ffa6 	bl	80028c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800297c:	2200      	movs	r2, #0
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	7722      	strb	r2, [r4, #28]
 8002982:	e7b8      	b.n	80028f6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002984:	f06f 0204 	mvn.w	r2, #4
 8002988:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800298a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800298c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800298e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002992:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002994:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002996:	d144      	bne.n	8002a22 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002998:	f7ff ff92 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff ff93 	bl	80028c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	2200      	movs	r2, #0
 80029a4:	6823      	ldr	r3, [r4, #0]
 80029a6:	7722      	strb	r2, [r4, #28]
 80029a8:	e79f      	b.n	80028ea <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029aa:	f06f 0202 	mvn.w	r2, #2
 80029ae:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029b0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029b2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029b4:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029b6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029b8:	d02d      	beq.n	8002a16 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 80029ba:	f7ff ff83 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029be:	2200      	movs	r2, #0
 80029c0:	6823      	ldr	r3, [r4, #0]
 80029c2:	7722      	strb	r2, [r4, #28]
 80029c4:	e78b      	b.n	80028de <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029c6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80029ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029cc:	611a      	str	r2, [r3, #16]
}
 80029ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80029d2:	f000 b9b1 	b.w	8002d38 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80029d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029da:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029dc:	4620      	mov	r0, r4
 80029de:	f001 f9e1 	bl	8003da4 <HAL_TIM_TriggerCallback>
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	e7a5      	b.n	8002932 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029e6:	f06f 0201 	mvn.w	r2, #1
 80029ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80029ec:	4620      	mov	r0, r4
 80029ee:	f001 fe35 	bl	800465c <HAL_TIM_PeriodElapsedCallback>
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	e78b      	b.n	800290e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80029fc:	4620      	mov	r0, r4
 80029fe:	f000 f99d 	bl	8002d3c <HAL_TIMEx_BreakCallback>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	e789      	b.n	800291a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a0a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	f000 f997 	bl	8002d40 <HAL_TIMEx_Break2Callback>
 8002a12:	6823      	ldr	r3, [r4, #0]
 8002a14:	e787      	b.n	8002926 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a16:	f7ff ff53 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	f7ff ff54 	bl	80028c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a20:	e7cd      	b.n	80029be <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a22:	f7ff ff4f 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8002a26:	e7bc      	b.n	80029a2 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a28:	f7ff ff4c 	bl	80028c4 <HAL_TIM_IC_CaptureCallback>
 8002a2c:	e7a6      	b.n	800297c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2e:	f7ff ff47 	bl	80028c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a32:	4620      	mov	r0, r4
 8002a34:	f7ff ff48 	bl	80028c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a38:	e78e      	b.n	8002958 <HAL_TIM_IRQHandler+0x8c>
 8002a3a:	bf00      	nop

08002a3c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a3c:	4a2d      	ldr	r2, [pc, #180]	; (8002af4 <TIM_Base_SetConfig+0xb8>)
  tmpcr1 = TIMx->CR1;
 8002a3e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a40:	4290      	cmp	r0, r2
{
 8002a42:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a44:	d04e      	beq.n	8002ae4 <TIM_Base_SetConfig+0xa8>
 8002a46:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a4a:	d02f      	beq.n	8002aac <TIM_Base_SetConfig+0x70>
 8002a4c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002a50:	4290      	cmp	r0, r2
 8002a52:	d02b      	beq.n	8002aac <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a54:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8002a58:	4290      	cmp	r0, r2
 8002a5a:	d014      	beq.n	8002a86 <TIM_Base_SetConfig+0x4a>
 8002a5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a60:	4290      	cmp	r0, r2
 8002a62:	d010      	beq.n	8002a86 <TIM_Base_SetConfig+0x4a>
 8002a64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a68:	4290      	cmp	r0, r2
 8002a6a:	d00c      	beq.n	8002a86 <TIM_Base_SetConfig+0x4a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a6c:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a6e:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a70:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a76:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002a78:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8002a7a:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a7c:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a7e:	6282      	str	r2, [r0, #40]	; 0x28
}
 8002a80:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 8002a82:	6143      	str	r3, [r0, #20]
}
 8002a84:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a86:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a88:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a8e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a94:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002a96:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a98:	688b      	ldr	r3, [r1, #8]
 8002a9a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a9c:	680b      	ldr	r3, [r1, #0]
 8002a9e:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002aa0:	690b      	ldr	r3, [r1, #16]
 8002aa2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	6143      	str	r3, [r0, #20]
}
 8002aa8:	bcf0      	pop	{r4, r5, r6, r7}
 8002aaa:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002aac:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aae:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ab0:	694a      	ldr	r2, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ab2:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002ab4:	680d      	ldr	r5, [r1, #0]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002aba:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8002abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ac0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ac2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ac6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002ac8:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002aca:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <TIM_Base_SetConfig+0xbc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002acc:	62c7      	str	r7, [r0, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002ace:	4298      	cmp	r0, r3
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002ad0:	6285      	str	r5, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002ad2:	d0e5      	beq.n	8002aa0 <TIM_Base_SetConfig+0x64>
 8002ad4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ad8:	4298      	cmp	r0, r3
 8002ada:	d0e1      	beq.n	8002aa0 <TIM_Base_SetConfig+0x64>
  TIMx->EGR = TIM_EGR_UG;
 8002adc:	2301      	movs	r3, #1
 8002ade:	6143      	str	r3, [r0, #20]
}
 8002ae0:	bcf0      	pop	{r4, r5, r6, r7}
 8002ae2:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002ae4:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ae6:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ae8:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002aee:	432b      	orrs	r3, r5
 8002af0:	e7cb      	b.n	8002a8a <TIM_Base_SetConfig+0x4e>
 8002af2:	bf00      	nop
 8002af4:	40012c00 	.word	0x40012c00
 8002af8:	40014400 	.word	0x40014400

08002afc <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8002afc:	b1b8      	cbz	r0, 8002b2e <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002afe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{ 
 8002b02:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b04:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b08:	4604      	mov	r4, r0
 8002b0a:	b15b      	cbz	r3, 8002b24 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002b12:	6820      	ldr	r0, [r4, #0]
 8002b14:	1d21      	adds	r1, r4, #4
 8002b16:	f7ff ff91 	bl	8002a3c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b20:	2000      	movs	r0, #0
 8002b22:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002b28:	f001 fe2c 	bl	8004784 <HAL_TIM_Base_MspInit>
 8002b2c:	e7ee      	b.n	8002b0c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8002b2e:	2001      	movs	r0, #1
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop

08002b34 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8002b34:	b1b8      	cbz	r0, 8002b66 <HAL_TIM_IC_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b36:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8002b3a:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b3c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b40:	4604      	mov	r4, r0
 8002b42:	b15b      	cbz	r3, 8002b5c <HAL_TIM_IC_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY; 
 8002b44:	2302      	movs	r3, #2
 8002b46:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002b4a:	6820      	ldr	r0, [r4, #0]
 8002b4c:	1d21      	adds	r1, r4, #4
 8002b4e:	f7ff ff75 	bl	8002a3c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002b52:	2301      	movs	r3, #1
 8002b54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b58:	2000      	movs	r0, #0
 8002b5a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b5c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002b60:	f7ff fd90 	bl	8002684 <HAL_TIM_IC_MspInit>
 8002b64:	e7ee      	b.n	8002b44 <HAL_TIM_IC_Init+0x10>
    return HAL_ERROR;
 8002b66:	2001      	movs	r0, #1
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop

08002b6c <TIM_TI1_SetConfig>:
{
 8002b6c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b6e:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b70:	4e13      	ldr	r6, [pc, #76]	; (8002bc0 <TIM_TI1_SetConfig+0x54>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b72:	f024 0401 	bic.w	r4, r4, #1
 8002b76:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b78:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8002b7a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002b7c:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002b7e:	d01a      	beq.n	8002bb6 <TIM_TI1_SetConfig+0x4a>
 8002b80:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b84:	d017      	beq.n	8002bb6 <TIM_TI1_SetConfig+0x4a>
 8002b86:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8002b8a:	42b0      	cmp	r0, r6
 8002b8c:	d013      	beq.n	8002bb6 <TIM_TI1_SetConfig+0x4a>
 8002b8e:	f506 369e 	add.w	r6, r6, #80896	; 0x13c00
 8002b92:	42b0      	cmp	r0, r6
 8002b94:	d00f      	beq.n	8002bb6 <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002b96:	f044 0201 	orr.w	r2, r4, #1
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	b2db      	uxtb	r3, r3
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b9e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ba2:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002ba6:	f001 010a 	and.w	r1, r1, #10
 8002baa:	430d      	orrs	r5, r1
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002bac:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8002bae:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002bb0:	6205      	str	r5, [r0, #32]
}
 8002bb2:	bc70      	pop	{r4, r5, r6}
 8002bb4:	4770      	bx	lr
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002bb6:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002bba:	4322      	orrs	r2, r4
 8002bbc:	e7ed      	b.n	8002b9a <TIM_TI1_SetConfig+0x2e>
 8002bbe:	bf00      	nop
 8002bc0:	40012c00 	.word	0x40012c00

08002bc4 <HAL_TIM_IC_ConfigChannel>:
{
 8002bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002bc6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d038      	beq.n	8002c40 <HAL_TIM_IC_ConfigChannel+0x7c>
 8002bce:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd0:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	4604      	mov	r4, r0
 8002bd6:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002bda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8002bde:	2a00      	cmp	r2, #0
 8002be0:	d030      	beq.n	8002c44 <HAL_TIM_IC_ConfigChannel+0x80>
  else if (Channel == TIM_CHANNEL_2)
 8002be2:	2a04      	cmp	r2, #4
    TIM_TI2_SetConfig(htim->Instance, 
 8002be4:	6803      	ldr	r3, [r0, #0]
  else if (Channel == TIM_CHANNEL_2)
 8002be6:	d03d      	beq.n	8002c64 <HAL_TIM_IC_ConfigChannel+0xa0>
  else if (Channel == TIM_CHANNEL_3)
 8002be8:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bea:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI3_SetConfig(htim->Instance,  
 8002bec:	682a      	ldr	r2, [r5, #0]
  else if (Channel == TIM_CHANNEL_3)
 8002bee:	d05d      	beq.n	8002cac <HAL_TIM_IC_ConfigChannel+0xe8>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bf0:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance, 
 8002bf4:	686f      	ldr	r7, [r5, #4]
 8002bf6:	68e9      	ldr	r1, [r5, #12]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002bf8:	68ad      	ldr	r5, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bfa:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002bfc:	69d8      	ldr	r0, [r3, #28]
  tmpccer = TIMx->CCER;
 8002bfe:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002c00:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c04:	0312      	lsls	r2, r2, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c06:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002c08:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c0c:	f402 4220 	and.w	r2, r2, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c10:	b289      	uxth	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002c12:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002c16:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002c1a:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002c1c:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8002c1e:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002c20:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002c22:	69da      	ldr	r2, [r3, #28]
 8002c24:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002c28:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002c2a:	69da      	ldr	r2, [r3, #28]
 8002c2c:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
 8002c30:	61dd      	str	r5, [r3, #28]
  htim->State = HAL_TIM_STATE_READY;
 8002c32:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c34:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c3a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK; 
 8002c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8002c40:	2002      	movs	r0, #2
}
 8002c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8002c44:	e895 0006 	ldmia.w	r5, {r1, r2}
 8002c48:	68eb      	ldr	r3, [r5, #12]
 8002c4a:	6800      	ldr	r0, [r0, #0]
 8002c4c:	f7ff ff8e 	bl	8002b6c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c50:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c52:	68a8      	ldr	r0, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c54:	6999      	ldr	r1, [r3, #24]
 8002c56:	f021 010c 	bic.w	r1, r1, #12
 8002c5a:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c5c:	699a      	ldr	r2, [r3, #24]
 8002c5e:	4302      	orrs	r2, r0
 8002c60:	619a      	str	r2, [r3, #24]
 8002c62:	e7e6      	b.n	8002c32 <HAL_TIM_IC_ConfigChannel+0x6e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c64:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI2_SetConfig(htim->Instance, 
 8002c66:	682a      	ldr	r2, [r5, #0]
 8002c68:	686f      	ldr	r7, [r5, #4]
 8002c6a:	68e9      	ldr	r1, [r5, #12]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002c6c:	68ad      	ldr	r5, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c6e:	f026 0610 	bic.w	r6, r6, #16
 8002c72:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c74:	6998      	ldr	r0, [r3, #24]
  tmpccer = TIMx->CCER;
 8002c76:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002c78:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c7c:	0112      	lsls	r2, r2, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c7e:	0309      	lsls	r1, r1, #12
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002c80:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c84:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c88:	b289      	uxth	r1, r1
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c8a:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c8e:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002c92:	4332      	orrs	r2, r6
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002c94:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8002c96:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c98:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002c9a:	699a      	ldr	r2, [r3, #24]
 8002c9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002ca0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
 8002ca8:	619d      	str	r5, [r3, #24]
 8002caa:	e7c2      	b.n	8002c32 <HAL_TIM_IC_ConfigChannel+0x6e>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cac:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,  
 8002cb0:	6868      	ldr	r0, [r5, #4]
 8002cb2:	68e9      	ldr	r1, [r5, #12]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002cb4:	68ad      	ldr	r5, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cb6:	621e      	str	r6, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002cb8:	69df      	ldr	r7, [r3, #28]
  tmpccer = TIMx->CCER;
 8002cba:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002cbc:	f027 0703 	bic.w	r7, r7, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002cc0:	0212      	lsls	r2, r2, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002cc2:	0109      	lsls	r1, r1, #4
  tmpccmr2 |= TIM_ICSelection;
 8002cc4:	4338      	orrs	r0, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002cc6:	f402 6220 	and.w	r2, r2, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002cca:	b2c9      	uxtb	r1, r1
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002ccc:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002cd0:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002cd4:	4332      	orrs	r2, r6
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002cd6:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8002cd8:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer;
 8002cda:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002cdc:	69da      	ldr	r2, [r3, #28]
 8002cde:	f022 020c 	bic.w	r2, r2, #12
 8002ce2:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ce4:	69da      	ldr	r2, [r3, #28]
 8002ce6:	432a      	orrs	r2, r5
 8002ce8:	61da      	str	r2, [r3, #28]
 8002cea:	e7a2      	b.n	8002c32 <HAL_TIM_IC_ConfigChannel+0x6e>

08002cec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002cec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d016      	beq.n	8002d22 <HAL_TIMEx_MasterConfigSynchronization+0x36>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cf4:	6802      	ldr	r2, [r0, #0]
{
 8002cf6:	b470      	push	{r4, r5, r6}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cf8:	4d0e      	ldr	r5, [pc, #56]	; (8002d34 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 8002cfa:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002cfc:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cfe:	42aa      	cmp	r2, r5
 8002d00:	d012      	beq.n	8002d28 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d02:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d04:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002d0a:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d0e:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002d10:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d12:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 8002d14:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002d16:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002d18:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  
  return HAL_OK;
} 
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	bc70      	pop	{r4, r5, r6}
 8002d20:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002d22:	2302      	movs	r3, #2
} 
 8002d24:	4618      	mov	r0, r3
 8002d26:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d28:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d2e:	432b      	orrs	r3, r5
 8002d30:	e7e7      	b.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x16>
 8002d32:	bf00      	nop
 8002d34:	40012c00 	.word	0x40012c00

08002d38 <HAL_TIMEx_CommutationCallback>:
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop

08002d3c <HAL_TIMEx_BreakCallback>:
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop

08002d40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop

08002d44 <HAL_UART_Transmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002d44:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d001      	beq.n	8002d50 <HAL_UART_Transmit_IT+0xc>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002d4c:	2002      	movs	r0, #2
 8002d4e:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8002d50:	b1c9      	cbz	r1, 8002d86 <HAL_UART_Transmit_IT+0x42>
 8002d52:	b1c2      	cbz	r2, 8002d86 <HAL_UART_Transmit_IT+0x42>
    __HAL_LOCK(huart);
 8002d54:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d0f7      	beq.n	8002d4c <HAL_UART_Transmit_IT+0x8>
{
 8002d5c:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d5e:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d60:	6805      	ldr	r5, [r0, #0]
    huart->TxXferCount = Size;
 8002d62:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d66:	2421      	movs	r4, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d68:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d6a:	f880 4069 	strb.w	r4, [r0, #105]	; 0x69
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d6e:	682c      	ldr	r4, [r5, #0]
    huart->pTxBuffPtr = pData;
 8002d70:	64c1      	str	r1, [r0, #76]	; 0x4c
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d72:	f044 0480 	orr.w	r4, r4, #128	; 0x80
    huart->TxXferSize = Size;
 8002d76:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    __HAL_UNLOCK(huart);
 8002d7a:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    return HAL_OK;
 8002d7e:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d80:	602c      	str	r4, [r5, #0]
  }
}
 8002d82:	bc30      	pop	{r4, r5}
 8002d84:	4770      	bx	lr
      return HAL_ERROR;
 8002d86:	2001      	movs	r0, #1
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop

08002d8c <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002d8c:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d001      	beq.n	8002d98 <HAL_UART_Receive_IT+0xc>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002d94:	2002      	movs	r0, #2
  }
}
 8002d96:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8002d98:	b349      	cbz	r1, 8002dee <HAL_UART_Receive_IT+0x62>
 8002d9a:	b342      	cbz	r2, 8002dee <HAL_UART_Receive_IT+0x62>
    __HAL_LOCK(huart);
 8002d9c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d0f7      	beq.n	8002d94 <HAL_UART_Receive_IT+0x8>
    UART_MASK_COMPUTATION(huart);
 8002da4:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8002da6:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8002da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    __HAL_LOCK(huart);
 8002dac:	f04f 0101 	mov.w	r1, #1
    huart->RxXferSize = Size;
 8002db0:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8002db4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    __HAL_LOCK(huart);
 8002db8:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8002dbc:	d027      	beq.n	8002e0e <HAL_UART_Receive_IT+0x82>
 8002dbe:	b9c3      	cbnz	r3, 8002df2 <HAL_UART_Receive_IT+0x66>
 8002dc0:	6903      	ldr	r3, [r0, #16]
 8002dc2:	b303      	cbz	r3, 8002e06 <HAL_UART_Receive_IT+0x7a>
 8002dc4:	237f      	movs	r3, #127	; 0x7f
 8002dc6:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dca:	6802      	ldr	r2, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dcc:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dce:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd0:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dd2:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd6:	6891      	ldr	r1, [r2, #8]
    __HAL_UNLOCK(huart);
 8002dd8:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ddc:	f041 0101 	orr.w	r1, r1, #1
 8002de0:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002de2:	6811      	ldr	r1, [r2, #0]
 8002de4:	f441 7190 	orr.w	r1, r1, #288	; 0x120
    return HAL_OK;
 8002de8:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002dea:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8002dec:	4770      	bx	lr
      return HAL_ERROR;
 8002dee:	2001      	movs	r0, #1
 8002df0:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8002df2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002df6:	d1e8      	bne.n	8002dca <HAL_UART_Receive_IT+0x3e>
 8002df8:	6903      	ldr	r3, [r0, #16]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0e2      	beq.n	8002dc4 <HAL_UART_Receive_IT+0x38>
 8002dfe:	233f      	movs	r3, #63	; 0x3f
 8002e00:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8002e04:	e7e1      	b.n	8002dca <HAL_UART_Receive_IT+0x3e>
 8002e06:	23ff      	movs	r3, #255	; 0xff
 8002e08:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8002e0c:	e7dd      	b.n	8002dca <HAL_UART_Receive_IT+0x3e>
 8002e0e:	6903      	ldr	r3, [r0, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1f8      	bne.n	8002e06 <HAL_UART_Receive_IT+0x7a>
 8002e14:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002e18:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8002e1c:	e7d5      	b.n	8002dca <HAL_UART_Receive_IT+0x3e>
 8002e1e:	bf00      	nop

08002e20 <HAL_UART_TxCpltCallback>:
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop

08002e24 <HAL_UART_ErrorCallback>:
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop

08002e28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e28:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002e2a:	6a43      	ldr	r3, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;

  HAL_UART_ErrorCallback(huart);
 8002e32:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8002e34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8002e38:	f7ff fff4 	bl	8002e24 <HAL_UART_ErrorCallback>
 8002e3c:	bd08      	pop	{r3, pc}
 8002e3e:	bf00      	nop

08002e40 <UART_SetConfig>:
{
 8002e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e42:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e44:	6907      	ldr	r7, [r0, #16]
 8002e46:	6883      	ldr	r3, [r0, #8]
 8002e48:	6946      	ldr	r6, [r0, #20]
 8002e4a:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e4c:	4a62      	ldr	r2, [pc, #392]	; (8002fd8 <UART_SetConfig+0x198>)
{
 8002e4e:	4605      	mov	r5, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e50:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e52:	6820      	ldr	r0, [r4, #0]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e54:	6a2f      	ldr	r7, [r5, #32]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e56:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e58:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e5a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	6023      	str	r3, [r4, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e60:	6862      	ldr	r2, [r4, #4]
 8002e62:	68ee      	ldr	r6, [r5, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e64:	69ab      	ldr	r3, [r5, #24]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e66:	485d      	ldr	r0, [pc, #372]	; (8002fdc <UART_SetConfig+0x19c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e68:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002e6c:	4332      	orrs	r2, r6
 8002e6e:	6062      	str	r2, [r4, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002e70:	68a2      	ldr	r2, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002e72:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002e74:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002e78:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e7a:	4284      	cmp	r4, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002e7c:	60a3      	str	r3, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e7e:	d01b      	beq.n	8002eb8 <UART_SetConfig+0x78>
 8002e80:	4b57      	ldr	r3, [pc, #348]	; (8002fe0 <UART_SetConfig+0x1a0>)
 8002e82:	429c      	cmp	r4, r3
 8002e84:	d00a      	beq.n	8002e9c <UART_SetConfig+0x5c>
 8002e86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e8a:	429c      	cmp	r4, r3
 8002e8c:	d006      	beq.n	8002e9c <UART_SetConfig+0x5c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e8e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002e92:	d158      	bne.n	8002f46 <UART_SetConfig+0x106>
 8002e94:	2300      	movs	r3, #0
        ret = HAL_ERROR;
 8002e96:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 8002e98:	60e3      	str	r3, [r4, #12]
 8002e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e9c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002ea0:	d053      	beq.n	8002f4a <UART_SetConfig+0x10a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002ea2:	f7ff fa97 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 8002ea6:	686b      	ldr	r3, [r5, #4]
 8002ea8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002eac:	fbb0 f0f3 	udiv	r0, r0, r3
 8002eb0:	b280      	uxth	r0, r0
 8002eb2:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002eb4:	2000      	movs	r0, #0
        break;
 8002eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eb8:	4b4a      	ldr	r3, [pc, #296]	; (8002fe4 <UART_SetConfig+0x1a4>)
 8002eba:	4a4b      	ldr	r2, [pc, #300]	; (8002fe8 <UART_SetConfig+0x1a8>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002ec6:	5cd3      	ldrb	r3, [r2, r3]
 8002ec8:	d051      	beq.n	8002f6e <UART_SetConfig+0x12e>
    switch (clocksource)
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d83b      	bhi.n	8002f46 <UART_SetConfig+0x106>
 8002ece:	a201      	add	r2, pc, #4	; (adr r2, 8002ed4 <UART_SetConfig+0x94>)
 8002ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed4:	08002ea3 	.word	0x08002ea3
 8002ed8:	08002f41 	.word	0x08002f41
 8002edc:	08002f27 	.word	0x08002f27
 8002ee0:	08002f47 	.word	0x08002f47
 8002ee4:	08002f0f 	.word	0x08002f0f
 8002ee8:	08002f47 	.word	0x08002f47
 8002eec:	08002f47 	.word	0x08002f47
 8002ef0:	08002f47 	.word	0x08002f47
 8002ef4:	08002ef9 	.word	0x08002ef9
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002ef8:	686a      	ldr	r2, [r5, #4]
 8002efa:	4938      	ldr	r1, [pc, #224]	; (8002fdc <UART_SetConfig+0x19c>)
 8002efc:	0853      	lsrs	r3, r2, #1
 8002efe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002f02:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f0a:	2000      	movs	r0, #0
        break;
 8002f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f0e:	f7ff f95f 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 8002f12:	686b      	ldr	r3, [r5, #4]
 8002f14:	4a31      	ldr	r2, [pc, #196]	; (8002fdc <UART_SetConfig+0x19c>)
 8002f16:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002f1a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f1e:	b280      	uxth	r0, r0
 8002f20:	60d0      	str	r0, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f22:	2000      	movs	r0, #0
        break;
 8002f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002f26:	686a      	ldr	r2, [r5, #4]
 8002f28:	492c      	ldr	r1, [pc, #176]	; (8002fdc <UART_SetConfig+0x19c>)
 8002f2a:	0853      	lsrs	r3, r2, #1
 8002f2c:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002f30:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002f34:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f3c:	2000      	movs	r0, #0
        break;
 8002f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f40:	f7ff fa60 	bl	8002404 <HAL_RCC_GetPCLK2Freq>
 8002f44:	e7e5      	b.n	8002f12 <UART_SetConfig+0xd2>
        ret = HAL_ERROR;
 8002f46:	2001      	movs	r0, #1
  return ret;
 8002f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f4a:	f7ff fa43 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f4e:	686a      	ldr	r2, [r5, #4]
 8002f50:	682c      	ldr	r4, [r5, #0]
 8002f52:	0853      	lsrs	r3, r2, #1
 8002f54:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8002f58:	fbb0 f0f2 	udiv	r0, r0, r2
 8002f5c:	f3c0 0342 	ubfx	r3, r0, #1, #3
 8002f60:	f020 000f 	bic.w	r0, r0, #15
 8002f64:	4303      	orrs	r3, r0
 8002f66:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f68:	2000      	movs	r0, #0
    huart->Instance->BRR = brrtemp;
 8002f6a:	60e3      	str	r3, [r4, #12]
 8002f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d890      	bhi.n	8002e94 <UART_SetConfig+0x54>
 8002f72:	a201      	add	r2, pc, #4	; (adr r2, 8002f78 <UART_SetConfig+0x138>)
 8002f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f78:	08002f4b 	.word	0x08002f4b
 8002f7c:	08002f9d 	.word	0x08002f9d
 8002f80:	08002fc5 	.word	0x08002fc5
 8002f84:	08002e95 	.word	0x08002e95
 8002f88:	08002fbf 	.word	0x08002fbf
 8002f8c:	08002e95 	.word	0x08002e95
 8002f90:	08002e95 	.word	0x08002e95
 8002f94:	08002e95 	.word	0x08002e95
 8002f98:	08002fa3 	.word	0x08002fa3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f9c:	f7ff fa32 	bl	8002404 <HAL_RCC_GetPCLK2Freq>
 8002fa0:	e7d5      	b.n	8002f4e <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002fa2:	686b      	ldr	r3, [r5, #4]
 8002fa4:	085a      	lsrs	r2, r3, #1
 8002fa6:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8002faa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fae:	f3c2 0342 	ubfx	r3, r2, #1, #3
 8002fb2:	f022 020f 	bic.w	r2, r2, #15
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fba:	2000      	movs	r0, #0
        break;
 8002fbc:	e76c      	b.n	8002e98 <UART_SetConfig+0x58>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002fbe:	f7ff f907 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 8002fc2:	e7c4      	b.n	8002f4e <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002fc4:	686a      	ldr	r2, [r5, #4]
 8002fc6:	0853      	lsrs	r3, r2, #1
 8002fc8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002fcc:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002fd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8002fd4:	e7eb      	b.n	8002fae <UART_SetConfig+0x16e>
 8002fd6:	bf00      	nop
 8002fd8:	efff69f3 	.word	0xefff69f3
 8002fdc:	40013800 	.word	0x40013800
 8002fe0:	40004400 	.word	0x40004400
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	080054a8 	.word	0x080054a8

08002fec <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002fee:	07da      	lsls	r2, r3, #31
{
 8002ff0:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ff2:	d506      	bpl.n	8003002 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ff4:	6801      	ldr	r1, [r0, #0]
 8002ff6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002ff8:	684a      	ldr	r2, [r1, #4]
 8002ffa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002ffe:	4322      	orrs	r2, r4
 8003000:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003002:	079c      	lsls	r4, r3, #30
 8003004:	d506      	bpl.n	8003014 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003006:	6801      	ldr	r1, [r0, #0]
 8003008:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800300a:	684a      	ldr	r2, [r1, #4]
 800300c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003010:	4322      	orrs	r2, r4
 8003012:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003014:	0759      	lsls	r1, r3, #29
 8003016:	d506      	bpl.n	8003026 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003018:	6801      	ldr	r1, [r0, #0]
 800301a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800301c:	684a      	ldr	r2, [r1, #4]
 800301e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003022:	4322      	orrs	r2, r4
 8003024:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003026:	071a      	lsls	r2, r3, #28
 8003028:	d506      	bpl.n	8003038 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800302a:	6801      	ldr	r1, [r0, #0]
 800302c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800302e:	684a      	ldr	r2, [r1, #4]
 8003030:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003034:	4322      	orrs	r2, r4
 8003036:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003038:	06dc      	lsls	r4, r3, #27
 800303a:	d506      	bpl.n	800304a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800303c:	6801      	ldr	r1, [r0, #0]
 800303e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003040:	688a      	ldr	r2, [r1, #8]
 8003042:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003046:	4322      	orrs	r2, r4
 8003048:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800304a:	0699      	lsls	r1, r3, #26
 800304c:	d506      	bpl.n	800305c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800304e:	6801      	ldr	r1, [r0, #0]
 8003050:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003052:	688a      	ldr	r2, [r1, #8]
 8003054:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003058:	4322      	orrs	r2, r4
 800305a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800305c:	065a      	lsls	r2, r3, #25
 800305e:	d509      	bpl.n	8003074 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003060:	6801      	ldr	r1, [r0, #0]
 8003062:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003064:	684a      	ldr	r2, [r1, #4]
 8003066:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800306a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800306c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003070:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003072:	d00b      	beq.n	800308c <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003074:	061b      	lsls	r3, r3, #24
 8003076:	d506      	bpl.n	8003086 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003078:	6802      	ldr	r2, [r0, #0]
 800307a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800307c:	6853      	ldr	r3, [r2, #4]
 800307e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003082:	430b      	orrs	r3, r1
 8003084:	6053      	str	r3, [r2, #4]
}
 8003086:	f85d 4b04 	ldr.w	r4, [sp], #4
 800308a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800308c:	684a      	ldr	r2, [r1, #4]
 800308e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003090:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003094:	4322      	orrs	r2, r4
 8003096:	604a      	str	r2, [r1, #4]
 8003098:	e7ec      	b.n	8003074 <UART_AdvFeatureConfig+0x88>
 800309a:	bf00      	nop

0800309c <UART_WaitOnFlagUntilTimeout>:
{
 800309c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030a0:	9d08      	ldr	r5, [sp, #32]
 80030a2:	4680      	mov	r8, r0
 80030a4:	460f      	mov	r7, r1
 80030a6:	4616      	mov	r6, r2
 80030a8:	4699      	mov	r9, r3
 80030aa:	f8d8 4000 	ldr.w	r4, [r8]
 80030ae:	e001      	b.n	80030b4 <UART_WaitOnFlagUntilTimeout+0x18>
    if(Timeout != HAL_MAX_DELAY)
 80030b0:	1c6b      	adds	r3, r5, #1
 80030b2:	d10a      	bne.n	80030ca <UART_WaitOnFlagUntilTimeout+0x2e>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030b4:	69e0      	ldr	r0, [r4, #28]
 80030b6:	ea37 0300 	bics.w	r3, r7, r0
 80030ba:	bf0c      	ite	eq
 80030bc:	2001      	moveq	r0, #1
 80030be:	2000      	movne	r0, #0
 80030c0:	42b0      	cmp	r0, r6
 80030c2:	d0f5      	beq.n	80030b0 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 80030c4:	2000      	movs	r0, #0
}
 80030c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80030ca:	b13d      	cbz	r5, 80030dc <UART_WaitOnFlagUntilTimeout+0x40>
 80030cc:	f7fd ff3c 	bl	8000f48 <HAL_GetTick>
 80030d0:	eba0 0009 	sub.w	r0, r0, r9
 80030d4:	4285      	cmp	r5, r0
 80030d6:	d2e8      	bcs.n	80030aa <UART_WaitOnFlagUntilTimeout+0xe>
 80030d8:	f8d8 4000 	ldr.w	r4, [r8]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030e2:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e4:	68a3      	ldr	r3, [r4, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80030e6:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e8:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 80030ec:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ee:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(huart);
 80030f0:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 80030f2:	f888 2069 	strb.w	r2, [r8, #105]	; 0x69
        __HAL_UNLOCK(huart);
 80030f6:	f888 1068 	strb.w	r1, [r8, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 80030fa:	f888 206a 	strb.w	r2, [r8, #106]	; 0x6a
 80030fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003102:	bf00      	nop

08003104 <HAL_UART_Transmit>:
{
 8003104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003108:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 800310a:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 800310e:	2920      	cmp	r1, #32
{
 8003110:	b084      	sub	sp, #16
  if(huart->gState == HAL_UART_STATE_READY)
 8003112:	d003      	beq.n	800311c <HAL_UART_Transmit+0x18>
    return HAL_BUSY;
 8003114:	2002      	movs	r0, #2
}
 8003116:	b004      	add	sp, #16
 8003118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((pData == NULL ) || (Size == 0U))
 800311c:	b395      	cbz	r5, 8003184 <HAL_UART_Transmit+0x80>
 800311e:	b38a      	cbz	r2, 8003184 <HAL_UART_Transmit+0x80>
 8003120:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8003122:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8003126:	2b01      	cmp	r3, #1
 8003128:	4604      	mov	r4, r0
 800312a:	d0f3      	beq.n	8003114 <HAL_UART_Transmit+0x10>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800312c:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 800312e:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003130:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003132:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 8003134:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003138:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 800313c:	9203      	str	r2, [sp, #12]
    tickstart = HAL_GetTick();
 800313e:	f7fd ff03 	bl	8000f48 <HAL_GetTick>
    huart->TxXferSize = Size;
 8003142:	9a03      	ldr	r2, [sp, #12]
 8003144:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003148:	4680      	mov	r8, r0
    huart->TxXferCount = Size;
 800314a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800314e:	f8b4 6052 	ldrh.w	r6, [r4, #82]	; 0x52
 8003152:	b2b6      	uxth	r6, r6
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003154:	4643      	mov	r3, r8
 8003156:	2200      	movs	r2, #0
 8003158:	2180      	movs	r1, #128	; 0x80
 800315a:	4620      	mov	r0, r4
    while(huart->TxXferCount > 0U)
 800315c:	b306      	cbz	r6, 80031a0 <HAL_UART_Transmit+0x9c>
      huart->TxXferCount--;
 800315e:	f8b4 6052 	ldrh.w	r6, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003162:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8003164:	3e01      	subs	r6, #1
 8003166:	b2b6      	uxth	r6, r6
 8003168:	f8a4 6052 	strh.w	r6, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800316c:	f7ff ff96 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8003170:	b9a0      	cbnz	r0, 800319c <HAL_UART_Transmit+0x98>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003172:	68a3      	ldr	r3, [r4, #8]
 8003174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003178:	d006      	beq.n	8003188 <HAL_UART_Transmit+0x84>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800317a:	6823      	ldr	r3, [r4, #0]
 800317c:	782a      	ldrb	r2, [r5, #0]
 800317e:	851a      	strh	r2, [r3, #40]	; 0x28
 8003180:	3501      	adds	r5, #1
 8003182:	e7e4      	b.n	800314e <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8003184:	2001      	movs	r0, #1
 8003186:	e7c6      	b.n	8003116 <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003188:	6923      	ldr	r3, [r4, #16]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f5      	bne.n	800317a <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800318e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003192:	6822      	ldr	r2, [r4, #0]
 8003194:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003198:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 800319a:	e7d8      	b.n	800314e <HAL_UART_Transmit+0x4a>
        return HAL_TIMEOUT;
 800319c:	2003      	movs	r0, #3
 800319e:	e7ba      	b.n	8003116 <HAL_UART_Transmit+0x12>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031a0:	9700      	str	r7, [sp, #0]
 80031a2:	4632      	mov	r2, r6
 80031a4:	2140      	movs	r1, #64	; 0x40
 80031a6:	f7ff ff79 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 80031aa:	2800      	cmp	r0, #0
 80031ac:	d1f6      	bne.n	800319c <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_READY;
 80031ae:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80031b0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80031b4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 80031b8:	e7ad      	b.n	8003116 <HAL_UART_Transmit+0x12>
 80031ba:	bf00      	nop

080031bc <UART_CheckIdleState>:
{
 80031bc:	b570      	push	{r4, r5, r6, lr}
 80031be:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c0:	2500      	movs	r5, #0
{
 80031c2:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c4:	66c5      	str	r5, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80031c6:	f7fd febf 	bl	8000f48 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80031d0:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031d2:	d40c      	bmi.n	80031ee <UART_CheckIdleState+0x32>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	075b      	lsls	r3, r3, #29
 80031d8:	d417      	bmi.n	800320a <UART_CheckIdleState+0x4e>
  huart->gState  = HAL_UART_STATE_READY;
 80031da:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80031dc:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80031de:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80031e2:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 80031e6:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 80031ea:	b002      	add	sp, #8
 80031ec:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	462a      	mov	r2, r5
 80031f6:	4603      	mov	r3, r0
 80031f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031fc:	4620      	mov	r0, r4
 80031fe:	f7ff ff4d 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8003202:	b180      	cbz	r0, 8003226 <UART_CheckIdleState+0x6a>
      return HAL_TIMEOUT;
 8003204:	2003      	movs	r0, #3
}
 8003206:	b002      	add	sp, #8
 8003208:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800320a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800320e:	9200      	str	r2, [sp, #0]
 8003210:	4633      	mov	r3, r6
 8003212:	2200      	movs	r2, #0
 8003214:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003218:	4620      	mov	r0, r4
 800321a:	f7ff ff3f 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 800321e:	2800      	cmp	r0, #0
 8003220:	d0db      	beq.n	80031da <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 8003222:	2003      	movs	r0, #3
 8003224:	e7ef      	b.n	8003206 <UART_CheckIdleState+0x4a>
 8003226:	6823      	ldr	r3, [r4, #0]
 8003228:	e7d4      	b.n	80031d4 <UART_CheckIdleState+0x18>
 800322a:	bf00      	nop

0800322c <HAL_UART_Init>:
  if(huart == NULL)
 800322c:	b390      	cbz	r0, 8003294 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 800322e:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8003232:	b510      	push	{r4, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8003234:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003238:	4604      	mov	r4, r0
 800323a:	b303      	cbz	r3, 800327e <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 800323c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800323e:	2324      	movs	r3, #36	; 0x24
 8003240:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003244:	6813      	ldr	r3, [r2, #0]
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800324c:	4620      	mov	r0, r4
 800324e:	f7ff fdf7 	bl	8002e40 <UART_SetConfig>
 8003252:	2801      	cmp	r0, #1
 8003254:	d018      	beq.n	8003288 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003258:	b9c3      	cbnz	r3, 800328c <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003262:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800326a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003272:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003274:	601a      	str	r2, [r3, #0]
}
 8003276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800327a:	f7ff bf9f 	b.w	80031bc <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800327e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8003282:	f001 fabb 	bl	80047fc <HAL_UART_MspInit>
 8003286:	e7d9      	b.n	800323c <HAL_UART_Init+0x10>
}
 8003288:	2001      	movs	r0, #1
 800328a:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800328c:	4620      	mov	r0, r4
 800328e:	f7ff fead 	bl	8002fec <UART_AdvFeatureConfig>
 8003292:	e7e2      	b.n	800325a <HAL_UART_Init+0x2e>
}
 8003294:	2001      	movs	r0, #1
 8003296:	4770      	bx	lr

08003298 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003298:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800329c:	2b21      	cmp	r3, #33	; 0x21
 800329e:	d001      	beq.n	80032a4 <UART_Transmit_IT+0xc>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80032a0:	2002      	movs	r0, #2
  }
}
 80032a2:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 80032a4:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	b18b      	cbz	r3, 80032d0 <UART_Transmit_IT+0x38>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ac:	6883      	ldr	r3, [r0, #8]
 80032ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032b2:	d018      	beq.n	80032e6 <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80032b4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80032b6:	6802      	ldr	r2, [r0, #0]
 80032b8:	1c59      	adds	r1, r3, #1
 80032ba:	64c1      	str	r1, [r0, #76]	; 0x4c
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80032c0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 80032cc:	2000      	movs	r0, #0
 80032ce:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80032d0:	6802      	ldr	r2, [r0, #0]
 80032d2:	6811      	ldr	r1, [r2, #0]
 80032d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80032d8:	6011      	str	r1, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032da:	6811      	ldr	r1, [r2, #0]
 80032dc:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80032e0:	4618      	mov	r0, r3
 80032e2:	6011      	str	r1, [r2, #0]
 80032e4:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032e6:	6903      	ldr	r3, [r0, #16]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1e3      	bne.n	80032b4 <UART_Transmit_IT+0x1c>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80032ec:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80032ee:	6801      	ldr	r1, [r0, #0]
 80032f0:	f833 2b02 	ldrh.w	r2, [r3], #2
 80032f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032f8:	850a      	strh	r2, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80032fa:	64c3      	str	r3, [r0, #76]	; 0x4c
 80032fc:	e7e0      	b.n	80032c0 <UART_Transmit_IT+0x28>
 80032fe:	bf00      	nop

08003300 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003300:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003302:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8003306:	2b22      	cmp	r3, #34	; 0x22
 8003308:	d006      	beq.n	8003318 <UART_Receive_IT+0x18>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800330a:	6802      	ldr	r2, [r0, #0]
 800330c:	6993      	ldr	r3, [r2, #24]
 800330e:	f043 0308 	orr.w	r3, r3, #8
 8003312:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 8003314:	2002      	movs	r0, #2
 8003316:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003318:	6803      	ldr	r3, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800331a:	6882      	ldr	r2, [r0, #8]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800331c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  uint16_t  uhMask = huart->Mask;
 800331e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003322:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003326:	b29b      	uxth	r3, r3
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003328:	d01d      	beq.n	8003366 <UART_Receive_IT+0x66>
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800332a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800332c:	400b      	ands	r3, r1
 800332e:	1c51      	adds	r1, r2, #1
 8003330:	6541      	str	r1, [r0, #84]	; 0x54
 8003332:	7013      	strb	r3, [r2, #0]
    if(--huart->RxXferCount == 0U)
 8003334:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8003338:	3c01      	subs	r4, #1
 800333a:	b2a4      	uxth	r4, r4
 800333c:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 8003340:	b10c      	cbz	r4, 8003346 <UART_Receive_IT+0x46>
    return HAL_OK;
 8003342:	2000      	movs	r0, #0
  }
}
 8003344:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003346:	6803      	ldr	r3, [r0, #0]
 8003348:	6819      	ldr	r1, [r3, #0]
 800334a:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800334e:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003350:	6899      	ldr	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8003352:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003354:	f021 0101 	bic.w	r1, r1, #1
 8003358:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800335a:	f880 506a 	strb.w	r5, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 800335e:	f000 fb05 	bl	800396c <HAL_UART_RxCpltCallback>
 8003362:	4620      	mov	r0, r4
 8003364:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003366:	6902      	ldr	r2, [r0, #16]
 8003368:	2a00      	cmp	r2, #0
 800336a:	d1de      	bne.n	800332a <UART_Receive_IT+0x2a>
      *tmp = (uint16_t)(uhdata & uhMask);
 800336c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800336e:	400b      	ands	r3, r1
 8003370:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr +=2U;
 8003374:	6542      	str	r2, [r0, #84]	; 0x54
 8003376:	e7dd      	b.n	8003334 <UART_Receive_IT+0x34>

08003378 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003378:	6803      	ldr	r3, [r0, #0]
 800337a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800337c:	6819      	ldr	r1, [r3, #0]
{
 800337e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003380:	0715      	lsls	r5, r2, #28
{
 8003382:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003384:	d110      	bne.n	80033a8 <HAL_UART_IRQHandler+0x30>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003386:	0696      	lsls	r6, r2, #26
 8003388:	d45b      	bmi.n	8003442 <HAL_UART_IRQHandler+0xca>
  cr3its = READ_REG(huart->Instance->CR3);
 800338a:	6898      	ldr	r0, [r3, #8]
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800338c:	02d5      	lsls	r5, r2, #11
 800338e:	d501      	bpl.n	8003394 <HAL_UART_IRQHandler+0x1c>
 8003390:	0240      	lsls	r0, r0, #9
 8003392:	d47f      	bmi.n	8003494 <HAL_UART_IRQHandler+0x11c>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003394:	0616      	lsls	r6, r2, #24
 8003396:	d502      	bpl.n	800339e <HAL_UART_IRQHandler+0x26>
 8003398:	060d      	lsls	r5, r1, #24
 800339a:	f100 808c 	bmi.w	80034b6 <HAL_UART_IRQHandler+0x13e>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800339e:	0650      	lsls	r0, r2, #25
 80033a0:	d501      	bpl.n	80033a6 <HAL_UART_IRQHandler+0x2e>
 80033a2:	064a      	lsls	r2, r1, #25
 80033a4:	d464      	bmi.n	8003470 <HAL_UART_IRQHandler+0xf8>
 80033a6:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 80033a8:	6898      	ldr	r0, [r3, #8]
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80033aa:	f010 0501 	ands.w	r5, r0, #1
 80033ae:	d04e      	beq.n	800344e <HAL_UART_IRQHandler+0xd6>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033b0:	07d6      	lsls	r6, r2, #31
 80033b2:	d507      	bpl.n	80033c4 <HAL_UART_IRQHandler+0x4c>
 80033b4:	05c8      	lsls	r0, r1, #23
 80033b6:	d505      	bpl.n	80033c4 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80033b8:	2001      	movs	r0, #1
 80033ba:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033bc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80033be:	f040 0001 	orr.w	r0, r0, #1
 80033c2:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033c4:	0796      	lsls	r6, r2, #30
 80033c6:	d548      	bpl.n	800345a <HAL_UART_IRQHandler+0xe2>
 80033c8:	b13d      	cbz	r5, 80033da <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80033ca:	2002      	movs	r0, #2
 80033cc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033ce:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80033d0:	f040 0004 	orr.w	r0, r0, #4
 80033d4:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033d6:	0750      	lsls	r0, r2, #29
 80033d8:	d443      	bmi.n	8003462 <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80033da:	0710      	lsls	r0, r2, #28
 80033dc:	d503      	bpl.n	80033e6 <HAL_UART_IRQHandler+0x6e>
 80033de:	068e      	lsls	r6, r1, #26
 80033e0:	d451      	bmi.n	8003486 <HAL_UART_IRQHandler+0x10e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80033e2:	2d00      	cmp	r5, #0
 80033e4:	d14f      	bne.n	8003486 <HAL_UART_IRQHandler+0x10e>
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033e6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d0dc      	beq.n	80033a6 <HAL_UART_IRQHandler+0x2e>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033ec:	0690      	lsls	r0, r2, #26
 80033ee:	d501      	bpl.n	80033f4 <HAL_UART_IRQHandler+0x7c>
 80033f0:	0689      	lsls	r1, r1, #26
 80033f2:	d465      	bmi.n	80034c0 <HAL_UART_IRQHandler+0x148>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80033f4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80033f6:	0712      	lsls	r2, r2, #28
 80033f8:	d403      	bmi.n	8003402 <HAL_UART_IRQHandler+0x8a>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80033fa:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80033fc:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003400:	d063      	beq.n	80034ca <HAL_UART_IRQHandler+0x152>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003408:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340a:	689a      	ldr	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800340c:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340e:	f022 0201 	bic.w	r2, r2, #1
 8003412:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8003414:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	0656      	lsls	r6, r2, #25
 800341c:	d547      	bpl.n	80034ae <HAL_UART_IRQHandler+0x136>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800341e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003420:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003426:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003428:	2800      	cmp	r0, #0
 800342a:	d040      	beq.n	80034ae <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800342c:	4b29      	ldr	r3, [pc, #164]	; (80034d4 <HAL_UART_IRQHandler+0x15c>)
 800342e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003430:	f7fe faa0 	bl	8001974 <HAL_DMA_Abort_IT>
 8003434:	2800      	cmp	r0, #0
 8003436:	d0b6      	beq.n	80033a6 <HAL_UART_IRQHandler+0x2e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003438:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 800343a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800343e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003440:	4718      	bx	r3
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003442:	068d      	lsls	r5, r1, #26
 8003444:	d5a1      	bpl.n	800338a <HAL_UART_IRQHandler+0x12>
}
 8003446:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800344a:	f7ff bf59 	b.w	8003300 <UART_Receive_IT>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800344e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003452:	d09b      	beq.n	800338c <HAL_UART_IRQHandler+0x14>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003454:	07d6      	lsls	r6, r2, #31
 8003456:	d5b5      	bpl.n	80033c4 <HAL_UART_IRQHandler+0x4c>
 8003458:	e7ac      	b.n	80033b4 <HAL_UART_IRQHandler+0x3c>
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800345a:	0756      	lsls	r6, r2, #29
 800345c:	d5bd      	bpl.n	80033da <HAL_UART_IRQHandler+0x62>
 800345e:	2d00      	cmp	r5, #0
 8003460:	d0bb      	beq.n	80033da <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8003462:	2004      	movs	r0, #4
 8003464:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003466:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003468:	f040 0002 	orr.w	r0, r0, #2
 800346c:	66e0      	str	r0, [r4, #108]	; 0x6c
 800346e:	e7b4      	b.n	80033da <HAL_UART_IRQHandler+0x62>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003470:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003472:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003478:	601a      	str	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 800347a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800347c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 8003480:	f7ff fcce 	bl	8002e20 <HAL_UART_TxCpltCallback>
 8003484:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8003486:	2008      	movs	r0, #8
 8003488:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800348a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800348c:	f040 0008 	orr.w	r0, r0, #8
 8003490:	66e0      	str	r0, [r4, #108]	; 0x6c
 8003492:	e7a8      	b.n	80033e6 <HAL_UART_IRQHandler+0x6e>
    huart->gState  = HAL_UART_STATE_READY;
 8003494:	2220      	movs	r2, #32
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8003496:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 800349a:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800349c:	4620      	mov	r0, r4
    huart->gState  = HAL_UART_STATE_READY;
 800349e:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 80034a2:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
}
 80034a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80034aa:	f000 b815 	b.w	80034d8 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 80034ae:	4620      	mov	r0, r4
 80034b0:	f7ff fcb8 	bl	8002e24 <HAL_UART_ErrorCallback>
 80034b4:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
 80034b6:	4620      	mov	r0, r4
}
 80034b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 80034bc:	f7ff beec 	b.w	8003298 <UART_Transmit_IT>
        UART_Receive_IT(huart);
 80034c0:	4620      	mov	r0, r4
 80034c2:	f7ff ff1d 	bl	8003300 <UART_Receive_IT>
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	e794      	b.n	80033f4 <HAL_UART_IRQHandler+0x7c>
        HAL_UART_ErrorCallback(huart);
 80034ca:	4620      	mov	r0, r4
 80034cc:	f7ff fcaa 	bl	8002e24 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d0:	66e5      	str	r5, [r4, #108]	; 0x6c
 80034d2:	bd70      	pop	{r4, r5, r6, pc}
 80034d4:	08002e29 	.word	0x08002e29

080034d8 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop

080034dc <uart_comms>:
extern TIM_HandleTypeDef htim3;
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc2;


void uart_comms(){
 80034dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
	rx_flag = 0;
	uart_command[uart_counter] = rx_buffer;
 80034e0:	4cba      	ldr	r4, [pc, #744]	; (80037cc <uart_comms+0x2f0>)
 80034e2:	4dbb      	ldr	r5, [pc, #748]	; (80037d0 <uart_comms+0x2f4>)
 80034e4:	49bb      	ldr	r1, [pc, #748]	; (80037d4 <uart_comms+0x2f8>)
 80034e6:	7823      	ldrb	r3, [r4, #0]
 80034e8:	682a      	ldr	r2, [r5, #0]
	rx_flag = 0;
 80034ea:	48bb      	ldr	r0, [pc, #748]	; (80037d8 <uart_comms+0x2fc>)
	uart_command[uart_counter] = rx_buffer;
 80034ec:	7809      	ldrb	r1, [r1, #0]
	rx_flag = 0;
 80034ee:	2600      	movs	r6, #0
 80034f0:	7006      	strb	r6, [r0, #0]
	uart_command[uart_counter] = rx_buffer;
 80034f2:	54d1      	strb	r1, [r2, r3]
	if(uart_command[0] == '$'){
 80034f4:	682a      	ldr	r2, [r5, #0]
 80034f6:	7813      	ldrb	r3, [r2, #0]
 80034f8:	2b24      	cmp	r3, #36	; 0x24

	uart_counter += 1;
 80034fa:	7823      	ldrb	r3, [r4, #0]
	if(uart_command[0] == '$'){
 80034fc:	d005      	beq.n	800350a <uart_comms+0x2e>
				 }
				memset(uart_command,0x00, 40);
				memset(return_value,0x00, 50);
				uart_counter = 0;
		  }
		  else if(uart_counter > 39 ){
 80034fe:	2b27      	cmp	r3, #39	; 0x27
			  uart_counter = 0;
 8003500:	bf84      	itt	hi
 8003502:	2300      	movhi	r3, #0
 8003504:	7023      	strbhi	r3, [r4, #0]
 8003506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uart_counter += 1;
 800350a:	3301      	adds	r3, #1
 800350c:	b2db      	uxtb	r3, r3
 800350e:	7023      	strb	r3, [r4, #0]
	if(uart_command[0] == '$' && uart_command[uart_counter-1] == '\n' && uart_command[uart_counter - 2] == '\r' && uart_counter > 2){
 8003510:	7811      	ldrb	r1, [r2, #0]
 8003512:	2924      	cmp	r1, #36	; 0x24
 8003514:	d1f3      	bne.n	80034fe <uart_comms+0x22>
 8003516:	18d1      	adds	r1, r2, r3
 8003518:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 800351c:	280a      	cmp	r0, #10
 800351e:	d1ee      	bne.n	80034fe <uart_comms+0x22>
 8003520:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 8003524:	290d      	cmp	r1, #13
 8003526:	d1ea      	bne.n	80034fe <uart_comms+0x22>
 8003528:	2b02      	cmp	r3, #2
 800352a:	d9ec      	bls.n	8003506 <uart_comms+0x2a>
		switch(uart_command[1]){
 800352c:	7853      	ldrb	r3, [r2, #1]
 800352e:	3b41      	subs	r3, #65	; 0x41
 8003530:	2b0a      	cmp	r3, #10
 8003532:	f200 81fc 	bhi.w	800392e <uart_comms+0x452>
 8003536:	e8df f013 	tbh	[pc, r3, lsl #1]
 800353a:	01ad      	.short	0x01ad
 800353c:	019301cb 	.word	0x019301cb
 8003540:	0139016f 	.word	0x0139016f
 8003544:	00f60118 	.word	0x00f60118
 8003548:	00e300ed 	.word	0x00e300ed
 800354c:	000b00da 	.word	0x000b00da
					 memcpy(return_value, uart_command, 2);
 8003550:	4ea2      	ldr	r6, [pc, #648]	; (80037dc <uart_comms+0x300>)
 8003552:	8812      	ldrh	r2, [r2, #0]
 8003554:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2,comma,1 );
 8003556:	4fa2      	ldr	r7, [pc, #648]	; (80037e0 <uart_comms+0x304>)
					 memcpy(return_value, uart_command, 2);
 8003558:	801a      	strh	r2, [r3, #0]
					 memcpy(return_value+2,comma,1 );
 800355a:	6832      	ldr	r2, [r6, #0]
 800355c:	f897 9000 	ldrb.w	r9, [r7]
					 memcpy(return_value+3,current_rms,strlen(current_rms));
 8003560:	4ba0      	ldr	r3, [pc, #640]	; (80037e4 <uart_comms+0x308>)
					 memcpy(return_value+2,comma,1 );
 8003562:	f882 9002 	strb.w	r9, [r2, #2]
					 memcpy(return_value+3,current_rms,strlen(current_rms));
 8003566:	f8d3 8000 	ldr.w	r8, [r3]
 800356a:	4640      	mov	r0, r8
 800356c:	f7fc fe30 	bl	80001d0 <strlen>
 8003570:	6833      	ldr	r3, [r6, #0]
 8003572:	4602      	mov	r2, r0
 8003574:	4641      	mov	r1, r8
 8003576:	1cd8      	adds	r0, r3, #3
 8003578:	f001 fa26 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 800357c:	f8d6 8000 	ldr.w	r8, [r6]
 8003580:	4640      	mov	r0, r8
 8003582:	f7fc fe25 	bl	80001d0 <strlen>
 8003586:	f808 9000 	strb.w	r9, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value),voltage_rms,strlen(voltage_rms) );
 800358a:	f8d6 8000 	ldr.w	r8, [r6]
 800358e:	4640      	mov	r0, r8
 8003590:	f7fc fe1e 	bl	80001d0 <strlen>
 8003594:	4b94      	ldr	r3, [pc, #592]	; (80037e8 <uart_comms+0x30c>)
 8003596:	f8d3 9000 	ldr.w	r9, [r3]
 800359a:	4682      	mov	sl, r0
 800359c:	4648      	mov	r0, r9
 800359e:	f7fc fe17 	bl	80001d0 <strlen>
 80035a2:	4649      	mov	r1, r9
 80035a4:	4602      	mov	r2, r0
 80035a6:	eb08 000a 	add.w	r0, r8, sl
 80035aa:	f001 fa0d 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 80035ae:	f8d6 8000 	ldr.w	r8, [r6]
 80035b2:	4640      	mov	r0, r8
 80035b4:	f7fc fe0c 	bl	80001d0 <strlen>
 80035b8:	783b      	ldrb	r3, [r7, #0]
 80035ba:	f808 3000 	strb.w	r3, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value),ambient_temp,strlen(ambient_temp) );
 80035be:	f8d6 8000 	ldr.w	r8, [r6]
 80035c2:	4640      	mov	r0, r8
 80035c4:	f7fc fe04 	bl	80001d0 <strlen>
 80035c8:	4b88      	ldr	r3, [pc, #544]	; (80037ec <uart_comms+0x310>)
 80035ca:	f8d3 9000 	ldr.w	r9, [r3]
 80035ce:	4682      	mov	sl, r0
 80035d0:	4648      	mov	r0, r9
 80035d2:	f7fc fdfd 	bl	80001d0 <strlen>
 80035d6:	4649      	mov	r1, r9
 80035d8:	4602      	mov	r2, r0
 80035da:	eb08 000a 	add.w	r0, r8, sl
 80035de:	f001 f9f3 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 80035e2:	f8d6 8000 	ldr.w	r8, [r6]
 80035e6:	4640      	mov	r0, r8
 80035e8:	f7fc fdf2 	bl	80001d0 <strlen>
 80035ec:	783b      	ldrb	r3, [r7, #0]
 80035ee:	f808 3000 	strb.w	r3, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value),geyser_temp,strlen(geyser_temp) );
 80035f2:	f8d6 8000 	ldr.w	r8, [r6]
 80035f6:	4640      	mov	r0, r8
 80035f8:	f7fc fdea 	bl	80001d0 <strlen>
 80035fc:	4b7c      	ldr	r3, [pc, #496]	; (80037f0 <uart_comms+0x314>)
 80035fe:	f8d3 9000 	ldr.w	r9, [r3]
 8003602:	4682      	mov	sl, r0
 8003604:	4648      	mov	r0, r9
 8003606:	f7fc fde3 	bl	80001d0 <strlen>
 800360a:	4649      	mov	r1, r9
 800360c:	4602      	mov	r2, r0
 800360e:	eb08 000a 	add.w	r0, r8, sl
 8003612:	f001 f9d9 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 8003616:	f8d6 8000 	ldr.w	r8, [r6]
 800361a:	4640      	mov	r0, r8
 800361c:	f7fc fdd8 	bl	80001d0 <strlen>
 8003620:	783b      	ldrb	r3, [r7, #0]
 8003622:	f808 3000 	strb.w	r3, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value),total_water,strlen(total_water) );
 8003626:	f8d6 8000 	ldr.w	r8, [r6]
 800362a:	4640      	mov	r0, r8
 800362c:	f7fc fdd0 	bl	80001d0 <strlen>
 8003630:	4b70      	ldr	r3, [pc, #448]	; (80037f4 <uart_comms+0x318>)
 8003632:	f8d3 9000 	ldr.w	r9, [r3]
 8003636:	4682      	mov	sl, r0
 8003638:	4648      	mov	r0, r9
 800363a:	f7fc fdc9 	bl	80001d0 <strlen>
 800363e:	4649      	mov	r1, r9
 8003640:	4602      	mov	r2, r0
 8003642:	eb08 000a 	add.w	r0, r8, sl
 8003646:	f001 f9bf 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 800364a:	f8d6 8000 	ldr.w	r8, [r6]
 800364e:	4640      	mov	r0, r8
 8003650:	f7fc fdbe 	bl	80001d0 <strlen>
 8003654:	783b      	ldrb	r3, [r7, #0]
 8003656:	f808 3000 	strb.w	r3, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value),heater_state,strlen(heater_state));
 800365a:	f8d6 8000 	ldr.w	r8, [r6]
 800365e:	4640      	mov	r0, r8
 8003660:	f7fc fdb6 	bl	80001d0 <strlen>
 8003664:	4b64      	ldr	r3, [pc, #400]	; (80037f8 <uart_comms+0x31c>)
 8003666:	f8d3 9000 	ldr.w	r9, [r3]
 800366a:	4682      	mov	sl, r0
 800366c:	4648      	mov	r0, r9
 800366e:	f7fc fdaf 	bl	80001d0 <strlen>
 8003672:	4649      	mov	r1, r9
 8003674:	4602      	mov	r2, r0
 8003676:	eb08 000a 	add.w	r0, r8, sl
 800367a:	f001 f9a5 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value),comma,1 );
 800367e:	f8d6 8000 	ldr.w	r8, [r6]
 8003682:	4640      	mov	r0, r8
 8003684:	f7fc fda4 	bl	80001d0 <strlen>
 8003688:	783b      	ldrb	r3, [r7, #0]
 800368a:	f808 3000 	strb.w	r3, [r8, r0]
					 memcpy(return_value+strlen((char*)return_value), valve_state,strlen(valve_state) );
 800368e:	6837      	ldr	r7, [r6, #0]
 8003690:	4638      	mov	r0, r7
 8003692:	f7fc fd9d 	bl	80001d0 <strlen>
 8003696:	4b59      	ldr	r3, [pc, #356]	; (80037fc <uart_comms+0x320>)
 8003698:	f8d3 8000 	ldr.w	r8, [r3]
 800369c:	4681      	mov	r9, r0
 800369e:	4640      	mov	r0, r8
 80036a0:	f7fc fd96 	bl	80001d0 <strlen>
 80036a4:	4641      	mov	r1, r8
 80036a6:	4602      	mov	r2, r0
 80036a8:	eb07 0009 	add.w	r0, r7, r9
 80036ac:	f001 f98c 	bl	80049c8 <memcpy>
					 memcpy(return_value+strlen((char*)return_value), endSimbol,2 );
 80036b0:	6837      	ldr	r7, [r6, #0]
 80036b2:	4638      	mov	r0, r7
 80036b4:	f7fc fd8c 	bl	80001d0 <strlen>
 80036b8:	4b51      	ldr	r3, [pc, #324]	; (8003800 <uart_comms+0x324>)
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	523b      	strh	r3, [r7, r0]
					 HAL_UART_Transmit(&huart1,return_value, (uint16_t)strlen((char*)return_value),100);
 80036be:	6837      	ldr	r7, [r6, #0]
 80036c0:	4638      	mov	r0, r7
 80036c2:	f7fc fd85 	bl	80001d0 <strlen>
 80036c6:	4639      	mov	r1, r7
 80036c8:	b282      	uxth	r2, r0
 80036ca:	2364      	movs	r3, #100	; 0x64
 80036cc:	484d      	ldr	r0, [pc, #308]	; (8003804 <uart_comms+0x328>)
 80036ce:	f7ff fd19 	bl	8003104 <HAL_UART_Transmit>
				memset(uart_command,0x00, 40);
 80036d2:	2228      	movs	r2, #40	; 0x28
 80036d4:	2100      	movs	r1, #0
 80036d6:	6828      	ldr	r0, [r5, #0]
 80036d8:	f001 f981 	bl	80049de <memset>
				memset(return_value,0x00, 50);
 80036dc:	6830      	ldr	r0, [r6, #0]
 80036de:	2232      	movs	r2, #50	; 0x32
 80036e0:	2100      	movs	r1, #0
 80036e2:	f001 f97c 	bl	80049de <memset>
				uart_counter = 0;
 80036e6:	2300      	movs	r3, #0
 80036e8:	7023      	strb	r3, [r4, #0]
 80036ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					HAL_UART_Transmit(&huart1,return_value, sizeof(return_value), 1000);
 80036ee:	4e3b      	ldr	r6, [pc, #236]	; (80037dc <uart_comms+0x300>)
 80036f0:	4844      	ldr	r0, [pc, #272]	; (8003804 <uart_comms+0x328>)
 80036f2:	6831      	ldr	r1, [r6, #0]
 80036f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036f8:	2204      	movs	r2, #4
 80036fa:	f7ff fd03 	bl	8003104 <HAL_UART_Transmit>
					 break;
 80036fe:	e7e8      	b.n	80036d2 <uart_comms+0x1f6>
					HAL_UART_Transmit(&huart1,(uint8_t*)time, sizeof(time), 1000);
 8003700:	4b41      	ldr	r3, [pc, #260]	; (8003808 <uart_comms+0x32c>)
 8003702:	4840      	ldr	r0, [pc, #256]	; (8003804 <uart_comms+0x328>)
 8003704:	6819      	ldr	r1, [r3, #0]
 8003706:	4e35      	ldr	r6, [pc, #212]	; (80037dc <uart_comms+0x300>)
 8003708:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800370c:	2204      	movs	r2, #4
 800370e:	f7ff fcf9 	bl	8003104 <HAL_UART_Transmit>
					 break;
 8003712:	e7de      	b.n	80036d2 <uart_comms+0x1f6>
					HAL_UART_Transmit(&huart1,return_value, sizeof(return_value)+1, 1000);
 8003714:	4e31      	ldr	r6, [pc, #196]	; (80037dc <uart_comms+0x300>)
 8003716:	483b      	ldr	r0, [pc, #236]	; (8003804 <uart_comms+0x328>)
 8003718:	6831      	ldr	r1, [r6, #0]
 800371a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800371e:	2205      	movs	r2, #5
 8003720:	f7ff fcf0 	bl	8003104 <HAL_UART_Transmit>
					 break;
 8003724:	e7d5      	b.n	80036d2 <uart_comms+0x1f6>
					 memcpy(return_value, uart_command, 2);
 8003726:	4e2d      	ldr	r6, [pc, #180]	; (80037dc <uart_comms+0x300>)
 8003728:	8811      	ldrh	r1, [r2, #0]
 800372a:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2, comma, 1);
 800372c:	4a2c      	ldr	r2, [pc, #176]	; (80037e0 <uart_comms+0x304>)
					 memcpy(return_value, uart_command, 2);
 800372e:	8019      	strh	r1, [r3, #0]
					 memcpy(return_value+2, comma, 1);
 8003730:	6833      	ldr	r3, [r6, #0]
 8003732:	7812      	ldrb	r2, [r2, #0]
					 memcpy(return_value+3, set_temp, sizeOfTemp * sizeof(uint8_t));
 8003734:	4f35      	ldr	r7, [pc, #212]	; (800380c <uart_comms+0x330>)
					 memcpy(return_value+2, comma, 1);
 8003736:	709a      	strb	r2, [r3, #2]
					 memcpy(return_value+3, set_temp, sizeOfTemp * sizeof(uint8_t));
 8003738:	f897 8000 	ldrb.w	r8, [r7]
 800373c:	6830      	ldr	r0, [r6, #0]
 800373e:	4b34      	ldr	r3, [pc, #208]	; (8003810 <uart_comms+0x334>)
 8003740:	4642      	mov	r2, r8
 8003742:	6819      	ldr	r1, [r3, #0]
 8003744:	3003      	adds	r0, #3
 8003746:	f001 f93f 	bl	80049c8 <memcpy>
					 memcpy(return_value+3+sizeOfTemp * sizeof(uint8_t),endSimbol, 2);
 800374a:	6833      	ldr	r3, [r6, #0]
 800374c:	4a2c      	ldr	r2, [pc, #176]	; (8003800 <uart_comms+0x324>)
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, (2+3+sizeOfTemp)*sizeof(uint8_t), 1000);
 800374e:	482d      	ldr	r0, [pc, #180]	; (8003804 <uart_comms+0x328>)
					 memcpy(return_value+3+sizeOfTemp * sizeof(uint8_t),endSimbol, 2);
 8003750:	8811      	ldrh	r1, [r2, #0]
 8003752:	eb03 0208 	add.w	r2, r3, r8
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, (2+3+sizeOfTemp)*sizeof(uint8_t), 1000);
 8003756:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
					 memcpy(return_value+3+sizeOfTemp * sizeof(uint8_t),endSimbol, 2);
 800375a:	f8a2 1003 	strh.w	r1, [r2, #3]
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, (2+3+sizeOfTemp)*sizeof(uint8_t), 1000);
 800375e:	783a      	ldrb	r2, [r7, #0]
 8003760:	6831      	ldr	r1, [r6, #0]
 8003762:	3205      	adds	r2, #5
 8003764:	f7ff fcce 	bl	8003104 <HAL_UART_Transmit>
					 break;
 8003768:	e7b3      	b.n	80036d2 <uart_comms+0x1f6>
					 memcpy(return_value, uart_command,2);
 800376a:	4e1c      	ldr	r6, [pc, #112]	; (80037dc <uart_comms+0x300>)
 800376c:	8811      	ldrh	r1, [r2, #0]
 800376e:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2,endSimbol, 2);
 8003770:	4a23      	ldr	r2, [pc, #140]	; (8003800 <uart_comms+0x324>)
					 memcpy(return_value, uart_command,2);
 8003772:	8019      	strh	r1, [r3, #0]
					 memcpy(return_value+2,endSimbol, 2);
 8003774:	6833      	ldr	r3, [r6, #0]
 8003776:	8812      	ldrh	r2, [r2, #0]
 8003778:	805a      	strh	r2, [r3, #2]
					 memset(set_temp, 0x00, 4);
 800377a:	4f25      	ldr	r7, [pc, #148]	; (8003810 <uart_comms+0x334>)
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, sizeof(return_value), 1000);
 800377c:	6831      	ldr	r1, [r6, #0]
 800377e:	4821      	ldr	r0, [pc, #132]	; (8003804 <uart_comms+0x328>)
 8003780:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003784:	2204      	movs	r2, #4
 8003786:	f7ff fcbd 	bl	8003104 <HAL_UART_Transmit>
					 sizeOfTemp = uart_counter - 5;
 800378a:	7823      	ldrb	r3, [r4, #0]
					 memset(set_temp, 0x00, 4);
 800378c:	6839      	ldr	r1, [r7, #0]
					 sizeOfTemp = uart_counter - 5;
 800378e:	4a1f      	ldr	r2, [pc, #124]	; (800380c <uart_comms+0x330>)
 8003790:	3b05      	subs	r3, #5
					 memset(set_temp, 0x00, 4);
 8003792:	2000      	movs	r0, #0
					 sizeOfTemp = uart_counter - 5;
 8003794:	7013      	strb	r3, [r2, #0]
					 memset(set_temp, 0x00, 4);
 8003796:	6008      	str	r0, [r1, #0]
					 memcpy(set_temp, uart_command+3, sizeOfTemp * sizeof(uint8_t) );
 8003798:	6829      	ldr	r1, [r5, #0]
 800379a:	7812      	ldrb	r2, [r2, #0]
 800379c:	6838      	ldr	r0, [r7, #0]
 800379e:	3103      	adds	r1, #3
 80037a0:	f001 f912 	bl	80049c8 <memcpy>
					 segment_val =set_temp;
 80037a4:	4b1b      	ldr	r3, [pc, #108]	; (8003814 <uart_comms+0x338>)
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	601a      	str	r2, [r3, #0]
					break;
 80037aa:	e792      	b.n	80036d2 <uart_comms+0x1f6>
					 memcpy(return_value, uart_command, 2);
 80037ac:	4e0b      	ldr	r6, [pc, #44]	; (80037dc <uart_comms+0x300>)
 80037ae:	8811      	ldrh	r1, [r2, #0]
 80037b0:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2, endSimbol,2 );
 80037b2:	4a13      	ldr	r2, [pc, #76]	; (8003800 <uart_comms+0x324>)
					 memcpy(return_value, uart_command, 2);
 80037b4:	8019      	strh	r1, [r3, #0]
					 memcpy(return_value+2, endSimbol,2 );
 80037b6:	6833      	ldr	r3, [r6, #0]
 80037b8:	8812      	ldrh	r2, [r2, #0]
 80037ba:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 80037bc:	6831      	ldr	r1, [r6, #0]
 80037be:	4811      	ldr	r0, [pc, #68]	; (8003804 <uart_comms+0x328>)
 80037c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037c4:	2204      	movs	r2, #4
 80037c6:	f7ff fc9d 	bl	8003104 <HAL_UART_Transmit>
 80037ca:	e782      	b.n	80036d2 <uart_comms+0x1f6>
 80037cc:	20000120 	.word	0x20000120
 80037d0:	2000011c 	.word	0x2000011c
 80037d4:	200002d0 	.word	0x200002d0
 80037d8:	20000100 	.word	0x20000100
 80037dc:	200000fc 	.word	0x200000fc
 80037e0:	20000004 	.word	0x20000004
 80037e4:	200000e8 	.word	0x200000e8
 80037e8:	2000012c 	.word	0x2000012c
 80037ec:	200000dc 	.word	0x200000dc
 80037f0:	200000ec 	.word	0x200000ec
 80037f4:	20000118 	.word	0x20000118
 80037f8:	200000f0 	.word	0x200000f0
 80037fc:	20000124 	.word	0x20000124
 8003800:	20000008 	.word	0x20000008
 8003804:	200001d8 	.word	0x200001d8
 8003808:	20000020 	.word	0x20000020
 800380c:	2000010c 	.word	0x2000010c
 8003810:	20000108 	.word	0x20000108
 8003814:	20000104 	.word	0x20000104
					 memcpy(return_value, uart_command, 2);
 8003818:	4e46      	ldr	r6, [pc, #280]	; (8003934 <uart_comms+0x458>)
 800381a:	8811      	ldrh	r1, [r2, #0]
 800381c:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2, endSimbol,2 );
 800381e:	4a46      	ldr	r2, [pc, #280]	; (8003938 <uart_comms+0x45c>)
					 memcpy(return_value, uart_command, 2);
 8003820:	8019      	strh	r1, [r3, #0]
					 memcpy(return_value+2, endSimbol,2 );
 8003822:	6833      	ldr	r3, [r6, #0]
 8003824:	8812      	ldrh	r2, [r2, #0]
 8003826:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 8003828:	6831      	ldr	r1, [r6, #0]
 800382a:	4844      	ldr	r0, [pc, #272]	; (800393c <uart_comms+0x460>)
 800382c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003830:	2204      	movs	r2, #4
 8003832:	f7ff fc67 	bl	8003104 <HAL_UART_Transmit>
					 if(auto_heating == 0){	// if auto heating off
 8003836:	4b42      	ldr	r3, [pc, #264]	; (8003940 <uart_comms+0x464>)
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f47f af49 	bne.w	80036d2 <uart_comms+0x1f6>
						 if(uart_command[3]=='0'){
 8003840:	682b      	ldr	r3, [r5, #0]
 8003842:	78db      	ldrb	r3, [r3, #3]
 8003844:	2b30      	cmp	r3, #48	; 0x30
 8003846:	d066      	beq.n	8003916 <uart_comms+0x43a>
						 else if(uart_command[3] == '1'){
 8003848:	2b31      	cmp	r3, #49	; 0x31
 800384a:	f47f af42 	bne.w	80036d2 <uart_comms+0x1f6>
							 heater_state = heater_ON;
 800384e:	4b3d      	ldr	r3, [pc, #244]	; (8003944 <uart_comms+0x468>)
 8003850:	4a3d      	ldr	r2, [pc, #244]	; (8003948 <uart_comms+0x46c>)
 8003852:	601a      	str	r2, [r3, #0]
							 HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);	// Heater
 8003854:	2201      	movs	r2, #1
 8003856:	483d      	ldr	r0, [pc, #244]	; (800394c <uart_comms+0x470>)
 8003858:	4611      	mov	r1, r2
 800385a:	f7fe f9e5 	bl	8001c28 <HAL_GPIO_WritePin>
 800385e:	e738      	b.n	80036d2 <uart_comms+0x1f6>
					 memcpy(return_value, uart_command, 2);
 8003860:	4e34      	ldr	r6, [pc, #208]	; (8003934 <uart_comms+0x458>)
 8003862:	8811      	ldrh	r1, [r2, #0]
 8003864:	6833      	ldr	r3, [r6, #0]
					 memcpy(return_value+2, endSimbol,2 );
 8003866:	4a34      	ldr	r2, [pc, #208]	; (8003938 <uart_comms+0x45c>)
					 memcpy(return_value, uart_command, 2);
 8003868:	8019      	strh	r1, [r3, #0]
					 memcpy(return_value+2, endSimbol,2 );
 800386a:	6833      	ldr	r3, [r6, #0]
 800386c:	8812      	ldrh	r2, [r2, #0]
 800386e:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 8003870:	6831      	ldr	r1, [r6, #0]
 8003872:	4832      	ldr	r0, [pc, #200]	; (800393c <uart_comms+0x460>)
 8003874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003878:	2204      	movs	r2, #4
 800387a:	f7ff fc43 	bl	8003104 <HAL_UART_Transmit>
					 if(uart_command[2]=='0'){
 800387e:	682b      	ldr	r3, [r5, #0]
 8003880:	789b      	ldrb	r3, [r3, #2]
 8003882:	2b30      	cmp	r3, #48	; 0x30
 8003884:	d043      	beq.n	800390e <uart_comms+0x432>
					 else if(uart_command[2] == '1'){
 8003886:	2b31      	cmp	r3, #49	; 0x31
 8003888:	f47f af23 	bne.w	80036d2 <uart_comms+0x1f6>
						 auto_heating = 1;
 800388c:	4b2c      	ldr	r3, [pc, #176]	; (8003940 <uart_comms+0x464>)
 800388e:	2201      	movs	r2, #1
 8003890:	701a      	strb	r2, [r3, #0]
 8003892:	e71e      	b.n	80036d2 <uart_comms+0x1f6>
				memcpy(studentnumber, uart_command, 2 );
 8003894:	4b2e      	ldr	r3, [pc, #184]	; (8003950 <uart_comms+0x474>)
 8003896:	8810      	ldrh	r0, [r2, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
				memcpy(studentnumber+2,comma,1);
 800389a:	492e      	ldr	r1, [pc, #184]	; (8003954 <uart_comms+0x478>)
				memcpy(studentnumber, uart_command, 2 );
 800389c:	8010      	strh	r0, [r2, #0]
				memcpy(studentnumber+2,comma,1);
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	7809      	ldrb	r1, [r1, #0]
 80038a2:	7091      	strb	r1, [r2, #2]
				memcpy(studentnumber+3 ,studentnumber1,8 );
 80038a4:	4a2c      	ldr	r2, [pc, #176]	; (8003958 <uart_comms+0x47c>)
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	6811      	ldr	r1, [r2, #0]
 80038aa:	6856      	ldr	r6, [r2, #4]
 80038ac:	f8c0 1003 	str.w	r1, [r0, #3]
				memcpy(studentnumber+11,endSimbol,sizeof(endSimbol));
 80038b0:	4a21      	ldr	r2, [pc, #132]	; (8003938 <uart_comms+0x45c>)
				memcpy(studentnumber+3 ,studentnumber1,8 );
 80038b2:	f8c0 6007 	str.w	r6, [r0, #7]
				memcpy(studentnumber+11,endSimbol,sizeof(endSimbol));
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	6813      	ldr	r3, [r2, #0]
 80038ba:	6852      	ldr	r2, [r2, #4]
 80038bc:	f8c1 200f 	str.w	r2, [r1, #15]
 80038c0:	f8c1 300b 	str.w	r3, [r1, #11]
				HAL_UART_Transmit_IT(&huart1, ((uint8_t*)studentnumber), 13);
 80038c4:	220d      	movs	r2, #13
 80038c6:	481d      	ldr	r0, [pc, #116]	; (800393c <uart_comms+0x460>)
 80038c8:	4e1a      	ldr	r6, [pc, #104]	; (8003934 <uart_comms+0x458>)
 80038ca:	f7ff fa3b 	bl	8002d44 <HAL_UART_Transmit_IT>
				break;
 80038ce:	e700      	b.n	80036d2 <uart_comms+0x1f6>
					memcpy(return_value, uart_command, 2);
 80038d0:	4e18      	ldr	r6, [pc, #96]	; (8003934 <uart_comms+0x458>)
 80038d2:	8811      	ldrh	r1, [r2, #0]
 80038d4:	6833      	ldr	r3, [r6, #0]
					memcpy(return_value+2, endSimbol,2 );
 80038d6:	4a18      	ldr	r2, [pc, #96]	; (8003938 <uart_comms+0x45c>)
					memcpy(return_value, uart_command, 2);
 80038d8:	8019      	strh	r1, [r3, #0]
					memcpy(return_value+2, endSimbol,2 );
 80038da:	6833      	ldr	r3, [r6, #0]
 80038dc:	8812      	ldrh	r2, [r2, #0]
 80038de:	805a      	strh	r2, [r3, #2]
					HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 80038e0:	6831      	ldr	r1, [r6, #0]
 80038e2:	4816      	ldr	r0, [pc, #88]	; (800393c <uart_comms+0x460>)
 80038e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038e8:	2204      	movs	r2, #4
 80038ea:	f7ff fc0b 	bl	8003104 <HAL_UART_Transmit>
					 if(uart_command[3]=='1'){
 80038ee:	682b      	ldr	r3, [r5, #0]
 80038f0:	78db      	ldrb	r3, [r3, #3]
 80038f2:	2b31      	cmp	r3, #49	; 0x31
 80038f4:	d012      	beq.n	800391c <uart_comms+0x440>
					 else if(uart_command[3] == '0'){
 80038f6:	2b30      	cmp	r3, #48	; 0x30
 80038f8:	f47f aeeb 	bne.w	80036d2 <uart_comms+0x1f6>
						 valve_state = valve_OPEN;
 80038fc:	4b17      	ldr	r3, [pc, #92]	; (800395c <uart_comms+0x480>)
 80038fe:	4a18      	ldr	r2, [pc, #96]	; (8003960 <uart_comms+0x484>)
 8003900:	601a      	str	r2, [r3, #0]
						 HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);		// Valve
 8003902:	4812      	ldr	r0, [pc, #72]	; (800394c <uart_comms+0x470>)
 8003904:	2200      	movs	r2, #0
 8003906:	2102      	movs	r1, #2
 8003908:	f7fe f98e 	bl	8001c28 <HAL_GPIO_WritePin>
 800390c:	e6e1      	b.n	80036d2 <uart_comms+0x1f6>
						 auto_heating = 0;
 800390e:	4b0c      	ldr	r3, [pc, #48]	; (8003940 <uart_comms+0x464>)
 8003910:	2200      	movs	r2, #0
 8003912:	701a      	strb	r2, [r3, #0]
 8003914:	e6dd      	b.n	80036d2 <uart_comms+0x1f6>
							 heater_state = heater_OFF;
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <uart_comms+0x468>)
 8003918:	4a12      	ldr	r2, [pc, #72]	; (8003964 <uart_comms+0x488>)
 800391a:	e79a      	b.n	8003852 <uart_comms+0x376>
						valve_state=valve_CLOSE;
 800391c:	4b0f      	ldr	r3, [pc, #60]	; (800395c <uart_comms+0x480>)
 800391e:	4a12      	ldr	r2, [pc, #72]	; (8003968 <uart_comms+0x48c>)
 8003920:	601a      	str	r2, [r3, #0]
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);		// Valve
 8003922:	480a      	ldr	r0, [pc, #40]	; (800394c <uart_comms+0x470>)
 8003924:	2201      	movs	r2, #1
 8003926:	2102      	movs	r1, #2
 8003928:	f7fe f97e 	bl	8001c28 <HAL_GPIO_WritePin>
 800392c:	e6d1      	b.n	80036d2 <uart_comms+0x1f6>
 800392e:	4e01      	ldr	r6, [pc, #4]	; (8003934 <uart_comms+0x458>)
 8003930:	e6cf      	b.n	80036d2 <uart_comms+0x1f6>
 8003932:	bf00      	nop
 8003934:	200000fc 	.word	0x200000fc
 8003938:	20000008 	.word	0x20000008
 800393c:	200001d8 	.word	0x200001d8
 8003940:	200000e0 	.word	0x200000e0
 8003944:	200000f0 	.word	0x200000f0
 8003948:	20000014 	.word	0x20000014
 800394c:	48000800 	.word	0x48000800
 8003950:	200002cc 	.word	0x200002cc
 8003954:	20000004 	.word	0x20000004
 8003958:	20000018 	.word	0x20000018
 800395c:	20000124 	.word	0x20000124
 8003960:	2000002c 	.word	0x2000002c
 8003964:	20000010 	.word	0x20000010
 8003968:	20000024 	.word	0x20000024

0800396c <HAL_UART_RxCpltCallback>:
		seven_segment_display(segment_val[segment_counter]-48);
		segment_counter = 0;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800396c:	b410      	push	{r4}
		rx_flag = 1;
 800396e:	4c05      	ldr	r4, [pc, #20]	; (8003984 <HAL_UART_RxCpltCallback+0x18>)
		HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 8003970:	4905      	ldr	r1, [pc, #20]	; (8003988 <HAL_UART_RxCpltCallback+0x1c>)
 8003972:	4806      	ldr	r0, [pc, #24]	; (800398c <HAL_UART_RxCpltCallback+0x20>)
		rx_flag = 1;
 8003974:	2301      	movs	r3, #1
 8003976:	7023      	strb	r3, [r4, #0]
		HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 8003978:	461a      	mov	r2, r3

}
 800397a:	f85d 4b04 	ldr.w	r4, [sp], #4
		HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 800397e:	f7ff ba05 	b.w	8002d8c <HAL_UART_Receive_IT>
 8003982:	bf00      	nop
 8003984:	20000100 	.word	0x20000100
 8003988:	200002d0 	.word	0x200002d0
 800398c:	200001d8 	.word	0x200001d8

08003990 <init_peripherals>:

void init_peripherals(){
 8003990:	b570      	push	{r4, r5, r6, lr}

	//A
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); 		// 7_SEG_1
 8003992:	2201      	movs	r2, #1
 8003994:	2120      	movs	r1, #32
 8003996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800399a:	f7fe f945 	bl	8001c28 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_3
 800399e:	2201      	movs	r2, #1
 80039a0:	2180      	movs	r1, #128	; 0x80
 80039a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039a6:	f7fe f93f 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);		// 7_SEG_7
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);		// 7_SEG_6

	// B
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 80039aa:	4c52      	ldr	r4, [pc, #328]	; (8003af4 <init_peripherals+0x164>)
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);		// 7_SEG_4
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
	// C
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_5
 80039ac:	4d52      	ldr	r5, [pc, #328]	; (8003af8 <init_peripherals+0x168>)

	  //Valve
	  valve_state = valve_CLOSE;

	HAL_TIM_Base_Start_IT(&htim2);
	HAL_TIM_Base_Start_IT(&htim3);
 80039ae:	4e53      	ldr	r6, [pc, #332]	; (8003afc <init_peripherals+0x16c>)
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);		// 7_SEG_7
 80039b0:	2201      	movs	r2, #1
 80039b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039ba:	f7fe f935 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);		// 7_SEG_6
 80039be:	2201      	movs	r2, #1
 80039c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039c8:	f7fe f92e 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 80039cc:	4620      	mov	r0, r4
 80039ce:	2201      	movs	r2, #1
 80039d0:	2108      	movs	r1, #8
 80039d2:	f7fe f929 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 80039d6:	4620      	mov	r0, r4
 80039d8:	2201      	movs	r2, #1
 80039da:	2110      	movs	r1, #16
 80039dc:	f7fe f924 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 80039e0:	4620      	mov	r0, r4
 80039e2:	2201      	movs	r2, #1
 80039e4:	2120      	movs	r1, #32
 80039e6:	f7fe f91f 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);		// 7_SEG_4
 80039ea:	4620      	mov	r0, r4
 80039ec:	2201      	movs	r2, #1
 80039ee:	2140      	movs	r1, #64	; 0x40
 80039f0:	f7fe f91a 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 80039f4:	4620      	mov	r0, r4
 80039f6:	2201      	movs	r2, #1
 80039f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039fc:	f7fe f914 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_5
 8003a00:	4628      	mov	r0, r5
 8003a02:	2201      	movs	r2, #1
 8003a04:	2180      	movs	r1, #128	; 0x80
 8003a06:	f7fe f90f 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);		// Heater
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	4628      	mov	r0, r5
 8003a0e:	4611      	mov	r1, r2
 8003a10:	f7fe f90a 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);		// Valve
 8003a14:	2201      	movs	r2, #1
 8003a16:	4628      	mov	r0, r5
 8003a18:	2102      	movs	r1, #2
 8003a1a:	f7fe f905 	bl	8001c28 <HAL_GPIO_WritePin>
	  studentnumber = (uint8_t*)malloc(15);
 8003a1e:	2101      	movs	r1, #1
 8003a20:	200f      	movs	r0, #15
 8003a22:	f000 ff9d 	bl	8004960 <calloc>
 8003a26:	4b36      	ldr	r3, [pc, #216]	; (8003b00 <init_peripherals+0x170>)
	  return_value = (uint8_t*)malloc(50);
 8003a28:	2101      	movs	r1, #1
	  studentnumber = (uint8_t*)malloc(15);
 8003a2a:	6018      	str	r0, [r3, #0]
	  return_value = (uint8_t*)malloc(50);
 8003a2c:	2032      	movs	r0, #50	; 0x32
 8003a2e:	f000 ff97 	bl	8004960 <calloc>
 8003a32:	4b34      	ldr	r3, [pc, #208]	; (8003b04 <init_peripherals+0x174>)
	  uart_command = (uint8_t*)malloc(40);
 8003a34:	2101      	movs	r1, #1
	  return_value = (uint8_t*)malloc(50);
 8003a36:	6018      	str	r0, [r3, #0]
	  uart_command = (uint8_t*)malloc(40);
 8003a38:	2028      	movs	r0, #40	; 0x28
 8003a3a:	f000 ff91 	bl	8004960 <calloc>
 8003a3e:	4b32      	ldr	r3, [pc, #200]	; (8003b08 <init_peripherals+0x178>)
 8003a40:	6018      	str	r0, [r3, #0]
	  set_temp = (uint8_t*)malloc(3);
 8003a42:	2003      	movs	r0, #3
 8003a44:	f000 ffb8 	bl	80049b8 <malloc>
 8003a48:	4930      	ldr	r1, [pc, #192]	; (8003b0c <init_peripherals+0x17c>)
	  segment_val =set_temp;
 8003a4a:	4a31      	ldr	r2, [pc, #196]	; (8003b10 <init_peripherals+0x180>)
	  set_temp = (uint8_t*)malloc(3);
 8003a4c:	6008      	str	r0, [r1, #0]
 8003a4e:	4603      	mov	r3, r0
	  memset(set_temp, 0x00, 4);
 8003a50:	2400      	movs	r4, #0
 8003a52:	601c      	str	r4, [r3, #0]
	  ADC1_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a54:	201c      	movs	r0, #28
	  segment_val =set_temp;
 8003a56:	6013      	str	r3, [r2, #0]
	  ADC1_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a58:	f000 ffae 	bl	80049b8 <malloc>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	4a2d      	ldr	r2, [pc, #180]	; (8003b14 <init_peripherals+0x184>)
	  memset(ADC1_buffer, 0x00, 7);
 8003a60:	6004      	str	r4, [r0, #0]
 8003a62:	f8c3 4003 	str.w	r4, [r3, #3]
	  ADC2_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a66:	201c      	movs	r0, #28
	  ADC1_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a68:	6013      	str	r3, [r2, #0]
	  ADC2_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a6a:	f000 ffa5 	bl	80049b8 <malloc>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	4a29      	ldr	r2, [pc, #164]	; (8003b18 <init_peripherals+0x188>)
	  memset(ADC2_buffer, 0x00, 7);
 8003a72:	6004      	str	r4, [r0, #0]
	  voltage_rms =(char*)malloc(3*sizeof(char));
 8003a74:	2101      	movs	r1, #1
	  memset(ADC2_buffer, 0x00, 7);
 8003a76:	f8c3 4003 	str.w	r4, [r3, #3]
	  voltage_rms =(char*)malloc(3*sizeof(char));
 8003a7a:	2003      	movs	r0, #3
	  ADC2_buffer = (uint32_t*)malloc(7*sizeof(uint32_t));
 8003a7c:	6013      	str	r3, [r2, #0]
	  voltage_rms =(char*)malloc(3*sizeof(char));
 8003a7e:	f000 ff6f 	bl	8004960 <calloc>
 8003a82:	4b26      	ldr	r3, [pc, #152]	; (8003b1c <init_peripherals+0x18c>)
	  heater_state = heater_OFF;
 8003a84:	4c26      	ldr	r4, [pc, #152]	; (8003b20 <init_peripherals+0x190>)
	  voltage_rms =(char*)malloc(3*sizeof(char));
 8003a86:	6018      	str	r0, [r3, #0]
	  current_rms =(char*)malloc(4*sizeof(char));
 8003a88:	2101      	movs	r1, #1
 8003a8a:	2004      	movs	r0, #4
 8003a8c:	f000 ff68 	bl	8004960 <calloc>
 8003a90:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <init_peripherals+0x194>)
	  total_water =(char*)malloc(4*sizeof(char));
 8003a92:	2101      	movs	r1, #1
	  current_rms =(char*)malloc(4*sizeof(char));
 8003a94:	6018      	str	r0, [r3, #0]
	  total_water =(char*)malloc(4*sizeof(char));
 8003a96:	2004      	movs	r0, #4
 8003a98:	f000 ff62 	bl	8004960 <calloc>
	  sprintf(total_water,"%lu", water_acc);
 8003a9c:	4a22      	ldr	r2, [pc, #136]	; (8003b28 <init_peripherals+0x198>)
	  total_water =(char*)malloc(4*sizeof(char));
 8003a9e:	4b23      	ldr	r3, [pc, #140]	; (8003b2c <init_peripherals+0x19c>)
	  sprintf(total_water,"%lu", water_acc);
 8003aa0:	6812      	ldr	r2, [r2, #0]
 8003aa2:	4923      	ldr	r1, [pc, #140]	; (8003b30 <init_peripherals+0x1a0>)
	  total_water =(char*)malloc(4*sizeof(char));
 8003aa4:	6018      	str	r0, [r3, #0]
	  sprintf(total_water,"%lu", water_acc);
 8003aa6:	f001 f86d 	bl	8004b84 <siprintf>
	  voltage_int_rms = (uint32_t*)malloc(4*sizeof(uint32_t));
 8003aaa:	2010      	movs	r0, #16
 8003aac:	f000 ff84 	bl	80049b8 <malloc>
 8003ab0:	4b20      	ldr	r3, [pc, #128]	; (8003b34 <init_peripherals+0x1a4>)
 8003ab2:	6018      	str	r0, [r3, #0]
	  current_int_rms = (uint32_t*)malloc(4*sizeof(uint32_t));
 8003ab4:	2010      	movs	r0, #16
 8003ab6:	f000 ff7f 	bl	80049b8 <malloc>
 8003aba:	4b1f      	ldr	r3, [pc, #124]	; (8003b38 <init_peripherals+0x1a8>)
 8003abc:	6018      	str	r0, [r3, #0]
	  ambient_temp = (char*)malloc(3*sizeof(char));
 8003abe:	2003      	movs	r0, #3
 8003ac0:	f000 ff7a 	bl	80049b8 <malloc>
 8003ac4:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <init_peripherals+0x1ac>)
 8003ac6:	6018      	str	r0, [r3, #0]
	  geyser_temp = (char*)malloc(3*sizeof(char));
 8003ac8:	2003      	movs	r0, #3
 8003aca:	f000 ff75 	bl	80049b8 <malloc>
 8003ace:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <init_peripherals+0x1b0>)
	  heater_state = heater_OFF;
 8003ad0:	491c      	ldr	r1, [pc, #112]	; (8003b44 <init_peripherals+0x1b4>)
	  valve_state = valve_CLOSE;
 8003ad2:	4b1d      	ldr	r3, [pc, #116]	; (8003b48 <init_peripherals+0x1b8>)
	  geyser_temp = (char*)malloc(3*sizeof(char));
 8003ad4:	6010      	str	r0, [r2, #0]
	  valve_state = valve_CLOSE;
 8003ad6:	4a1d      	ldr	r2, [pc, #116]	; (8003b4c <init_peripherals+0x1bc>)
	HAL_TIM_Base_Start_IT(&htim2);
 8003ad8:	481d      	ldr	r0, [pc, #116]	; (8003b50 <init_peripherals+0x1c0>)
	  heater_state = heater_OFF;
 8003ada:	600c      	str	r4, [r1, #0]
	  valve_state = valve_CLOSE;
 8003adc:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);
 8003ade:	f7fe fdc5 	bl	800266c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	f7fe fdc2 	bl	800266c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3,1);			// p696 on HAL & Low level drivers
 8003ae8:	4630      	mov	r0, r6
 8003aea:	2101      	movs	r1, #1

//	HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);

}
 8003aec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_IC_Start_IT(&htim3,1);			// p696 on HAL & Low level drivers
 8003af0:	f7fe bdca 	b.w	8002688 <HAL_TIM_IC_Start_IT>
 8003af4:	48000400 	.word	0x48000400
 8003af8:	48000800 	.word	0x48000800
 8003afc:	20000198 	.word	0x20000198
 8003b00:	200002cc 	.word	0x200002cc
 8003b04:	200000fc 	.word	0x200000fc
 8003b08:	2000011c 	.word	0x2000011c
 8003b0c:	20000108 	.word	0x20000108
 8003b10:	20000104 	.word	0x20000104
 8003b14:	200000b8 	.word	0x200000b8
 8003b18:	200000bc 	.word	0x200000bc
 8003b1c:	2000012c 	.word	0x2000012c
 8003b20:	20000010 	.word	0x20000010
 8003b24:	200000e8 	.word	0x200000e8
 8003b28:	20000130 	.word	0x20000130
 8003b2c:	20000118 	.word	0x20000118
 8003b30:	080054ac 	.word	0x080054ac
 8003b34:	20000128 	.word	0x20000128
 8003b38:	200000e4 	.word	0x200000e4
 8003b3c:	200000dc 	.word	0x200000dc
 8003b40:	200000ec 	.word	0x200000ec
 8003b44:	200000f0 	.word	0x200000f0
 8003b48:	20000124 	.word	0x20000124
 8003b4c:	20000024 	.word	0x20000024
 8003b50:	20000248 	.word	0x20000248
 8003b54:	00000000 	.word	0x00000000

08003b58 <adc_comms>:

void adc_comms(){



	 adc_raw_voltage =  ADC1_buffer[0];
 8003b58:	4b7f      	ldr	r3, [pc, #508]	; (8003d58 <adc_comms+0x200>)
	 adc_raw_current =	ADC1_buffer[1];
 8003b5a:	4a80      	ldr	r2, [pc, #512]	; (8003d5c <adc_comms+0x204>)
	 adc_raw_voltage =  ADC1_buffer[0];
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4980      	ldr	r1, [pc, #512]	; (8003d60 <adc_comms+0x208>)
 8003b60:	6818      	ldr	r0, [r3, #0]
void adc_comms(){
 8003b62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 adc_raw_current =	ADC1_buffer[1];
 8003b66:	f8d3 8004 	ldr.w	r8, [r3, #4]
	 raw_ambient_temp = ADC1_buffer[2];
 8003b6a:	f8d3 b008 	ldr.w	fp, [r3, #8]
	 raw_geyser_temp = ADC1_buffer[3];
 8003b6e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 8003b72:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8003d94 <adc_comms+0x23c>
	 raw_ambient_temp = ADC1_buffer[2];
 8003b76:	4b7b      	ldr	r3, [pc, #492]	; (8003d64 <adc_comms+0x20c>)
	 adc_raw_current =	ADC1_buffer[1];
 8003b78:	f8c2 8000 	str.w	r8, [r2]
void adc_comms(){
 8003b7c:	b083      	sub	sp, #12
	 raw_ambient_temp = ADC1_buffer[2];
 8003b7e:	f8c3 b000 	str.w	fp, [r3]
	 adc_raw_voltage =  ADC1_buffer[0];
 8003b82:	6008      	str	r0, [r1, #0]
	 raw_geyser_temp = ADC1_buffer[3];
 8003b84:	f8c9 a000 	str.w	sl, [r9]


	//Converting Voltage
	adc_buffer_voltage = (pow((adc_raw_voltage-2072.202)/0.008629,2))+adc_buffer_voltage;
 8003b88:	f7fc fcbc 	bl	8000504 <__aeabi_ui2d>
 8003b8c:	a36a      	add	r3, pc, #424	; (adr r3, 8003d38 <adc_comms+0x1e0>)
 8003b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b92:	f7fc fb79 	bl	8000288 <__aeabi_dsub>
 8003b96:	a36a      	add	r3, pc, #424	; (adr r3, 8003d40 <adc_comms+0x1e8>)
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	f7fc fd28 	bl	80005f0 <__aeabi_dmul>
 8003ba0:	4d71      	ldr	r5, [pc, #452]	; (8003d68 <adc_comms+0x210>)

	//Converting Current
	adc_buffer_current = (pow((adc_raw_current-2072.202)/0.14603,2))+adc_buffer_current;
 8003ba2:	4c72      	ldr	r4, [pc, #456]	; (8003d6c <adc_comms+0x214>)
	adc_buffer_voltage = (pow((adc_raw_voltage-2072.202)/0.008629,2))+adc_buffer_voltage;
 8003ba4:	4606      	mov	r6, r0
 8003ba6:	460f      	mov	r7, r1
 8003ba8:	e9d5 0100 	ldrd	r0, r1, [r5]
 8003bac:	f7fc fcea 	bl	8000584 <__aeabi_ul2d>
 8003bb0:	4632      	mov	r2, r6
 8003bb2:	e9cd 0100 	strd	r0, r1, [sp]
 8003bb6:	463b      	mov	r3, r7
 8003bb8:	4630      	mov	r0, r6
 8003bba:	4639      	mov	r1, r7
 8003bbc:	f7fc fd18 	bl	80005f0 <__aeabi_dmul>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003bc8:	f7fc fb60 	bl	800028c <__adddf3>
 8003bcc:	f7fc fff8 	bl	8000bc0 <__aeabi_d2ulz>
 8003bd0:	e9c5 0100 	strd	r0, r1, [r5]
	adc_buffer_current = (pow((adc_raw_current-2072.202)/0.14603,2))+adc_buffer_current;
 8003bd4:	4640      	mov	r0, r8
 8003bd6:	f7fc fc95 	bl	8000504 <__aeabi_ui2d>
 8003bda:	a357      	add	r3, pc, #348	; (adr r3, 8003d38 <adc_comms+0x1e0>)
 8003bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be0:	f7fc fb52 	bl	8000288 <__aeabi_dsub>
 8003be4:	a358      	add	r3, pc, #352	; (adr r3, 8003d48 <adc_comms+0x1f0>)
 8003be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bea:	f7fc fd01 	bl	80005f0 <__aeabi_dmul>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003bf6:	e9cd 2300 	strd	r2, r3, [sp]
 8003bfa:	f7fc fcc3 	bl	8000584 <__aeabi_ul2d>
 8003bfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c02:	4606      	mov	r6, r0
 8003c04:	460f      	mov	r7, r1
 8003c06:	4610      	mov	r0, r2
 8003c08:	4619      	mov	r1, r3
 8003c0a:	f7fc fcf1 	bl	80005f0 <__aeabi_dmul>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	4630      	mov	r0, r6
 8003c14:	4639      	mov	r1, r7
 8003c16:	f7fc fb39 	bl	800028c <__adddf3>
 8003c1a:	f7fc ffd1 	bl	8000bc0 <__aeabi_d2ulz>
 8003c1e:	e9c4 0100 	strd	r0, r1, [r4]

	//Converting Ambient temperature
	if( (raw_ambient_temp-615)/12.3 < 100){
 8003c22:	f2ab 2067 	subw	r0, fp, #615	; 0x267
 8003c26:	f7fc fc6d 	bl	8000504 <__aeabi_ui2d>
 8003c2a:	a349      	add	r3, pc, #292	; (adr r3, 8003d50 <adc_comms+0x1f8>)
 8003c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c30:	f7fc fcde 	bl	80005f0 <__aeabi_dmul>
 8003c34:	2200      	movs	r2, #0
 8003c36:	4b4e      	ldr	r3, [pc, #312]	; (8003d70 <adc_comms+0x218>)
 8003c38:	4606      	mov	r6, r0
 8003c3a:	460f      	mov	r7, r1
 8003c3c:	f7fc ff4a 	bl	8000ad4 <__aeabi_dcmplt>
 8003c40:	b9d0      	cbnz	r0, 8003c78 <adc_comms+0x120>
		raw_ambient_temp =(raw_ambient_temp-615)/12.3;
		sprintf(ambient_temp,"%lu", raw_ambient_temp);
	}
	//Converting Geyser Temperature
	if( (raw_geyser_temp-615)/12.3 < 100){
 8003c42:	f2aa 2067 	subw	r0, sl, #615	; 0x267
 8003c46:	f7fc fc5d 	bl	8000504 <__aeabi_ui2d>
 8003c4a:	a341      	add	r3, pc, #260	; (adr r3, 8003d50 <adc_comms+0x1f8>)
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f7fc fcce 	bl	80005f0 <__aeabi_dmul>
 8003c54:	2200      	movs	r2, #0
 8003c56:	4b46      	ldr	r3, [pc, #280]	; (8003d70 <adc_comms+0x218>)
 8003c58:	4606      	mov	r6, r0
 8003c5a:	460f      	mov	r7, r1
 8003c5c:	f7fc ff3a 	bl	8000ad4 <__aeabi_dcmplt>
 8003c60:	b9c8      	cbnz	r0, 8003c96 <adc_comms+0x13e>
	//Convert to chart




	adc_counter += 1;
 8003c62:	4e44      	ldr	r6, [pc, #272]	; (8003d74 <adc_comms+0x21c>)
 8003c64:	8833      	ldrh	r3, [r6, #0]
 8003c66:	3301      	adds	r3, #1
 8003c68:	b29b      	uxth	r3, r3
	if(adc_counter == 2000){
 8003c6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
	adc_counter += 1;
 8003c6e:	8033      	strh	r3, [r6, #0]
	if(adc_counter == 2000){
 8003c70:	d01e      	beq.n	8003cb0 <adc_comms+0x158>
		adc_counter = 0;

		adc_buffer_voltage = 0;
		adc_buffer_current = 0;
	}
}
 8003c72:	b003      	add	sp, #12
 8003c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		raw_ambient_temp =(raw_ambient_temp-615)/12.3;
 8003c78:	4639      	mov	r1, r7
 8003c7a:	4630      	mov	r0, r6
 8003c7c:	f7fc ff68 	bl	8000b50 <__aeabi_d2uiz>
		sprintf(ambient_temp,"%lu", raw_ambient_temp);
 8003c80:	4b3d      	ldr	r3, [pc, #244]	; (8003d78 <adc_comms+0x220>)
 8003c82:	493e      	ldr	r1, [pc, #248]	; (8003d7c <adc_comms+0x224>)
		raw_ambient_temp =(raw_ambient_temp-615)/12.3;
 8003c84:	4602      	mov	r2, r0
		sprintf(ambient_temp,"%lu", raw_ambient_temp);
 8003c86:	6818      	ldr	r0, [r3, #0]
		raw_ambient_temp =(raw_ambient_temp-615)/12.3;
 8003c88:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <adc_comms+0x20c>)
 8003c8a:	601a      	str	r2, [r3, #0]
		sprintf(ambient_temp,"%lu", raw_ambient_temp);
 8003c8c:	f000 ff7a 	bl	8004b84 <siprintf>
 8003c90:	f8d9 a000 	ldr.w	sl, [r9]
 8003c94:	e7d5      	b.n	8003c42 <adc_comms+0xea>
		raw_geyser_temp = (raw_geyser_temp-615)/12.3;
 8003c96:	4639      	mov	r1, r7
 8003c98:	4630      	mov	r0, r6
 8003c9a:	f7fc ff59 	bl	8000b50 <__aeabi_d2uiz>
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8003c9e:	4b38      	ldr	r3, [pc, #224]	; (8003d80 <adc_comms+0x228>)
 8003ca0:	4936      	ldr	r1, [pc, #216]	; (8003d7c <adc_comms+0x224>)
		raw_geyser_temp = (raw_geyser_temp-615)/12.3;
 8003ca2:	4602      	mov	r2, r0
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8003ca4:	6818      	ldr	r0, [r3, #0]
		raw_geyser_temp = (raw_geyser_temp-615)/12.3;
 8003ca6:	f8c9 2000 	str.w	r2, [r9]
		sprintf(geyser_temp,"%lu", raw_geyser_temp);
 8003caa:	f000 ff6b 	bl	8004b84 <siprintf>
 8003cae:	e7d8      	b.n	8003c62 <adc_comms+0x10a>
		*voltage_int_rms = sqrt(adc_buffer_voltage/2000);
 8003cb0:	4b34      	ldr	r3, [pc, #208]	; (8003d84 <adc_comms+0x22c>)
		*current_int_rms = sqrt(adc_buffer_current/2000);
 8003cb2:	4f35      	ldr	r7, [pc, #212]	; (8003d88 <adc_comms+0x230>)
		*voltage_int_rms = sqrt(adc_buffer_voltage/2000);
 8003cb4:	f8d3 8000 	ldr.w	r8, [r3]
 8003cb8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	e9d5 0100 	ldrd	r0, r1, [r5]
 8003cc2:	f7fc ff65 	bl	8000b90 <__aeabi_uldivmod>
 8003cc6:	f7fc fc5d 	bl	8000584 <__aeabi_ul2d>
 8003cca:	ec41 0b10 	vmov	d0, r0, r1
 8003cce:	f001 faaf 	bl	8005230 <sqrt>
 8003cd2:	ec51 0b10 	vmov	r0, r1, d0
 8003cd6:	f7fc ff3b 	bl	8000b50 <__aeabi_d2uiz>
		*current_int_rms = sqrt(adc_buffer_current/2000);
 8003cda:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003cde:	2300      	movs	r3, #0
		*voltage_int_rms = sqrt(adc_buffer_voltage/2000);
 8003ce0:	f8c8 0000 	str.w	r0, [r8]
		*current_int_rms = sqrt(adc_buffer_current/2000);
 8003ce4:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003ce8:	f7fc ff52 	bl	8000b90 <__aeabi_uldivmod>
 8003cec:	f7fc fc4a 	bl	8000584 <__aeabi_ul2d>
 8003cf0:	ec41 0b10 	vmov	d0, r0, r1
 8003cf4:	f001 fa9c 	bl	8005230 <sqrt>
 8003cf8:	ec51 0b10 	vmov	r0, r1, d0
 8003cfc:	f7fc ff28 	bl	8000b50 <__aeabi_d2uiz>
 8003d00:	683a      	ldr	r2, [r7, #0]
		sprintf(voltage_rms,"%lu", *voltage_int_rms);
 8003d02:	4b22      	ldr	r3, [pc, #136]	; (8003d8c <adc_comms+0x234>)
		*current_int_rms = sqrt(adc_buffer_current/2000);
 8003d04:	6010      	str	r0, [r2, #0]
		sprintf(voltage_rms,"%lu", *voltage_int_rms);
 8003d06:	f8d8 2000 	ldr.w	r2, [r8]
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	491b      	ldr	r1, [pc, #108]	; (8003d7c <adc_comms+0x224>)
 8003d0e:	f000 ff39 	bl	8004b84 <siprintf>
		sprintf(current_rms,"%lu", *current_int_rms);
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	4b1e      	ldr	r3, [pc, #120]	; (8003d90 <adc_comms+0x238>)
 8003d16:	6812      	ldr	r2, [r2, #0]
 8003d18:	6818      	ldr	r0, [r3, #0]
 8003d1a:	4918      	ldr	r1, [pc, #96]	; (8003d7c <adc_comms+0x224>)
 8003d1c:	f000 ff32 	bl	8004b84 <siprintf>
		adc_buffer_voltage = 0;
 8003d20:	2200      	movs	r2, #0
 8003d22:	2300      	movs	r3, #0
 8003d24:	e9c5 2300 	strd	r2, r3, [r5]
		adc_buffer_current = 0;
 8003d28:	e9c4 2300 	strd	r2, r3, [r4]
		adc_counter = 0;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	8033      	strh	r3, [r6, #0]
}
 8003d30:	b003      	add	sp, #12
 8003d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d36:	bf00      	nop
 8003d38:	6c8b4396 	.word	0x6c8b4396
 8003d3c:	40a03067 	.word	0x40a03067
 8003d40:	a3da61ba 	.word	0xa3da61ba
 8003d44:	405cf8d9 	.word	0x405cf8d9
 8003d48:	fc3f99e7 	.word	0xfc3f99e7
 8003d4c:	401b6441 	.word	0x401b6441
 8003d50:	4d0214d0 	.word	0x4d0214d0
 8003d54:	3fb4d021 	.word	0x3fb4d021
 8003d58:	200000b8 	.word	0x200000b8
 8003d5c:	200000d4 	.word	0x200000d4
 8003d60:	200000d8 	.word	0x200000d8
 8003d64:	200000f4 	.word	0x200000f4
 8003d68:	200000c8 	.word	0x200000c8
 8003d6c:	200000c0 	.word	0x200000c0
 8003d70:	40590000 	.word	0x40590000
 8003d74:	200000d0 	.word	0x200000d0
 8003d78:	200000dc 	.word	0x200000dc
 8003d7c:	080054ac 	.word	0x080054ac
 8003d80:	200000ec 	.word	0x200000ec
 8003d84:	20000128 	.word	0x20000128
 8003d88:	200000e4 	.word	0x200000e4
 8003d8c:	2000012c 	.word	0x2000012c
 8003d90:	200000e8 	.word	0x200000e8
 8003d94:	200000f8 	.word	0x200000f8

08003d98 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
	adc_flag = 1;
 8003d98:	4b01      	ldr	r3, [pc, #4]	; (8003da0 <HAL_ADC_ConvCpltCallback+0x8>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	701a      	strb	r2, [r3, #0]
 8003d9e:	4770      	bx	lr
 8003da0:	200000d2 	.word	0x200000d2

08003da4 <HAL_TIM_TriggerCallback>:
}

void HAL_TIM_TriggerCallback (TIM_HandleTypeDef * htim){
	tim3_flag = 1;
 8003da4:	4b01      	ldr	r3, [pc, #4]	; (8003dac <HAL_TIM_TriggerCallback+0x8>)
 8003da6:	2201      	movs	r2, #1
 8003da8:	701a      	strb	r2, [r3, #0]
 8003daa:	4770      	bx	lr
 8003dac:	2000010d 	.word	0x2000010d

08003db0 <seven_segment_display>:
}

void seven_segment_display(uint8_t num){
 8003db0:	b508      	push	{r3, lr}
	switch(num){
 8003db2:	2809      	cmp	r0, #9
 8003db4:	f200 81bf 	bhi.w	8004136 <seven_segment_display+0x386>
 8003db8:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003dbc:	006c003b 	.word	0x006c003b
 8003dc0:	00c40098 	.word	0x00c40098
 8003dc4:	011200e8 	.word	0x011200e8
 8003dc8:	016a013e 	.word	0x016a013e
 8003dcc:	000a018c 	.word	0x000a018c
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
		break;
	case 9:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	2120      	movs	r1, #32
 8003dd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dd8:	f7fd ff26 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2140      	movs	r1, #64	; 0x40
 8003de0:	48e9      	ldr	r0, [pc, #932]	; (8004188 <seven_segment_display+0x3d8>)
 8003de2:	f7fd ff21 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003de6:	2200      	movs	r2, #0
 8003de8:	2180      	movs	r1, #128	; 0x80
 8003dea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dee:	f7fd ff1b 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003df2:	2200      	movs	r2, #0
 8003df4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003df8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dfc:	f7fd ff14 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003e00:	2200      	movs	r2, #0
 8003e02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e0a:	f7fd ff0d 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2140      	movs	r1, #64	; 0x40
 8003e12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e16:	f7fd ff07 	bl	8001c28 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8003e1a:	48dc      	ldr	r0, [pc, #880]	; (800418c <seven_segment_display+0x3dc>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	2180      	movs	r1, #128	; 0x80
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003e20:	f7fd ff02 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003e24:	2201      	movs	r2, #1
 8003e26:	2140      	movs	r1, #64	; 0x40
 8003e28:	48d7      	ldr	r0, [pc, #860]	; (8004188 <seven_segment_display+0x3d8>)

	}



}
 8003e2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003e2e:	f7fd befb 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003e32:	2200      	movs	r2, #0
 8003e34:	2140      	movs	r1, #64	; 0x40
 8003e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e3a:	f7fd fef5 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003e3e:	2200      	movs	r2, #0
 8003e40:	2120      	movs	r1, #32
 8003e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e46:	f7fd feef 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2140      	movs	r1, #64	; 0x40
 8003e4e:	48ce      	ldr	r0, [pc, #824]	; (8004188 <seven_segment_display+0x3d8>)
 8003e50:	f7fd feea 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003e54:	2200      	movs	r2, #0
 8003e56:	2180      	movs	r1, #128	; 0x80
 8003e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e5c:	f7fd fee4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8003e60:	2200      	movs	r2, #0
 8003e62:	2140      	movs	r1, #64	; 0x40
 8003e64:	48c8      	ldr	r0, [pc, #800]	; (8004188 <seven_segment_display+0x3d8>)
 8003e66:	f7fd fedf 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	2180      	movs	r1, #128	; 0x80
 8003e6e:	48c7      	ldr	r0, [pc, #796]	; (800418c <seven_segment_display+0x3dc>)
 8003e70:	f7fd feda 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003e74:	2200      	movs	r2, #0
 8003e76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e7e:	f7fd fed3 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003e82:	2201      	movs	r2, #1
 8003e84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8003e8c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003e90:	f7fd beca 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003e94:	2200      	movs	r2, #0
 8003e96:	2140      	movs	r1, #64	; 0x40
 8003e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e9c:	f7fd fec4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	2180      	movs	r1, #128	; 0x80
 8003ea4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ea8:	f7fd febe 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8003eac:	2201      	movs	r2, #1
 8003eae:	2120      	movs	r1, #32
 8003eb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003eb4:	f7fd feb8 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ec2:	f7fd feb1 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ecc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ed0:	f7fd feaa 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);
 8003ed4:	48ac      	ldr	r0, [pc, #688]	; (8004188 <seven_segment_display+0x3d8>)
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	2140      	movs	r1, #64	; 0x40
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8003eda:	f7fd fea5 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8003ede:	2201      	movs	r2, #1
 8003ee0:	2180      	movs	r1, #128	; 0x80
 8003ee2:	48aa      	ldr	r0, [pc, #680]	; (800418c <seven_segment_display+0x3dc>)
}
 8003ee4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8003ee8:	f7fd be9e 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);//A
 8003eec:	2200      	movs	r2, #0
 8003eee:	2120      	movs	r1, #32
 8003ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ef4:	f7fd fe98 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2140      	movs	r1, #64	; 0x40
 8003efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f00:	f7fd fe92 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003f04:	2200      	movs	r2, #0
 8003f06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f0e:	f7fd fe8b 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8003f12:	2200      	movs	r2, #0
 8003f14:	2180      	movs	r1, #128	; 0x80
 8003f16:	489d      	ldr	r0, [pc, #628]	; (800418c <seven_segment_display+0x3dc>)
 8003f18:	f7fd fe86 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2140      	movs	r1, #64	; 0x40
 8003f20:	4899      	ldr	r0, [pc, #612]	; (8004188 <seven_segment_display+0x3d8>)
 8003f22:	f7fd fe81 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8003f26:	2201      	movs	r2, #1
 8003f28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f30:	f7fd fe7a 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 8003f34:	2201      	movs	r2, #1
 8003f36:	2180      	movs	r1, #128	; 0x80
 8003f38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8003f3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 8003f40:	f7fd be72 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003f44:	2200      	movs	r2, #0
 8003f46:	2120      	movs	r1, #32
 8003f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f4c:	f7fd fe6c 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET); //B
 8003f50:	2200      	movs	r2, #0
 8003f52:	2140      	movs	r1, #64	; 0x40
 8003f54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f58:	f7fd fe66 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f66:	f7fd fe5f 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2180      	movs	r1, #128	; 0x80
 8003f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f72:	f7fd fe59 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8003f76:	2200      	movs	r2, #0
 8003f78:	2140      	movs	r1, #64	; 0x40
 8003f7a:	4883      	ldr	r0, [pc, #524]	; (8004188 <seven_segment_display+0x3d8>)
 8003f7c:	f7fd fe54 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8003f80:	2201      	movs	r2, #1
 8003f82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f8a:	e7a6      	b.n	8003eda <seven_segment_display+0x12a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2140      	movs	r1, #64	; 0x40
 8003f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f94:	f7fd fe48 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fa2:	f7fd fe41 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003fac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fb0:	f7fd fe3a 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2180      	movs	r1, #128	; 0x80
 8003fb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fbc:	f7fd fe34 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	2120      	movs	r1, #32
 8003fc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fc8:	f7fd fe2e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8003fcc:	2201      	movs	r2, #1
 8003fce:	2180      	movs	r1, #128	; 0x80
 8003fd0:	486e      	ldr	r0, [pc, #440]	; (800418c <seven_segment_display+0x3dc>)
 8003fd2:	f7fd fe29 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	2120      	movs	r1, #32
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003fda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fde:	e71f      	b.n	8003e20 <seven_segment_display+0x70>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	2120      	movs	r1, #32
 8003fe4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fe8:	f7fd fe1e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003fec:	2200      	movs	r2, #0
 8003fee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ff6:	f7fd fe17 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004004:	f7fd fe10 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8004008:	2200      	movs	r2, #0
 800400a:	2180      	movs	r1, #128	; 0x80
 800400c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004010:	f7fd fe0a 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET); //B
 8004014:	2201      	movs	r2, #1
 8004016:	2140      	movs	r1, #64	; 0x40
 8004018:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800401c:	f7fd fe04 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8004020:	2201      	movs	r2, #1
 8004022:	2180      	movs	r1, #128	; 0x80
 8004024:	4859      	ldr	r0, [pc, #356]	; (800418c <seven_segment_display+0x3dc>)
 8004026:	f7fd fdff 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//d
 800402a:	2200      	movs	r2, #0
 800402c:	2140      	movs	r1, #64	; 0x40
 800402e:	4856      	ldr	r0, [pc, #344]	; (8004188 <seven_segment_display+0x3d8>)
}
 8004030:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//d
 8004034:	f7fd bdf8 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8004038:	2200      	movs	r2, #0
 800403a:	2120      	movs	r1, #32
 800403c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004040:	f7fd fdf2 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8004044:	2200      	movs	r2, #0
 8004046:	f44f 7180 	mov.w	r1, #256	; 0x100
 800404a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800404e:	f7fd fdeb 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8004052:	2200      	movs	r2, #0
 8004054:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800405c:	f7fd fde4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8004060:	2200      	movs	r2, #0
 8004062:	2180      	movs	r1, #128	; 0x80
 8004064:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004068:	f7fd fdde 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 800406c:	2200      	movs	r2, #0
 800406e:	2140      	movs	r1, #64	; 0x40
 8004070:	4845      	ldr	r0, [pc, #276]	; (8004188 <seven_segment_display+0x3d8>)
 8004072:	f7fd fdd9 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8004076:	4845      	ldr	r0, [pc, #276]	; (800418c <seven_segment_display+0x3dc>)
 8004078:	2200      	movs	r2, #0
 800407a:	2180      	movs	r1, #128	; 0x80
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//
 800407c:	f7fd fdd4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 8004080:	2201      	movs	r2, #1
 8004082:	2140      	movs	r1, #64	; 0x40
 8004084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8004088:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 800408c:	f7fd bdcc 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8004090:	2200      	movs	r2, #0
 8004092:	2120      	movs	r1, #32
 8004094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004098:	f7fd fdc6 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800409c:	2200      	movs	r2, #0
 800409e:	2140      	movs	r1, #64	; 0x40
 80040a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040a4:	f7fd fdc0 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80040a8:	2200      	movs	r2, #0
 80040aa:	2180      	movs	r1, #128	; 0x80
 80040ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040b0:	f7fd fdba 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80040b4:	2201      	movs	r2, #1
 80040b6:	2180      	movs	r1, #128	; 0x80
 80040b8:	4834      	ldr	r0, [pc, #208]	; (800418c <seven_segment_display+0x3dc>)
 80040ba:	f7fd fdb5 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 80040be:	2201      	movs	r2, #1
 80040c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040c8:	f7fd fdae 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 80040cc:	2201      	movs	r2, #1
 80040ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040d2:	e782      	b.n	8003fda <seven_segment_display+0x22a>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 80040d4:	2200      	movs	r2, #0
 80040d6:	2140      	movs	r1, #64	; 0x40
 80040d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040dc:	f7fd fda4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80040e0:	2200      	movs	r2, #0
 80040e2:	2120      	movs	r1, #32
 80040e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040e8:	f7fd fd9e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 80040ec:	2200      	movs	r2, #0
 80040ee:	2140      	movs	r1, #64	; 0x40
 80040f0:	4825      	ldr	r0, [pc, #148]	; (8004188 <seven_segment_display+0x3d8>)
 80040f2:	f7fd fd99 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80040f6:	2200      	movs	r2, #0
 80040f8:	2180      	movs	r1, #128	; 0x80
 80040fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040fe:	f7fd fd93 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8004102:	2200      	movs	r2, #0
 8004104:	2140      	movs	r1, #64	; 0x40
 8004106:	4820      	ldr	r0, [pc, #128]	; (8004188 <seven_segment_display+0x3d8>)
 8004108:	f7fd fd8e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 800410c:	2200      	movs	r2, #0
 800410e:	2180      	movs	r1, #128	; 0x80
 8004110:	481e      	ldr	r0, [pc, #120]	; (800418c <seven_segment_display+0x3dc>)
 8004112:	f7fd fd89 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8004116:	2200      	movs	r2, #0
 8004118:	f44f 7180 	mov.w	r1, #256	; 0x100
 800411c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004120:	f7fd fd82 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8004124:	2200      	movs	r2, #0
 8004126:	f44f 7100 	mov.w	r1, #512	; 0x200
 800412a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800412e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8004132:	f7fd bd79 	b.w	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8004136:	2201      	movs	r2, #1
 8004138:	2120      	movs	r1, #32
 800413a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800413e:	f7fd fd73 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//B
 8004142:	2201      	movs	r2, #1
 8004144:	2140      	movs	r1, #64	; 0x40
 8004146:	4810      	ldr	r0, [pc, #64]	; (8004188 <seven_segment_display+0x3d8>)
 8004148:	f7fd fd6e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 800414c:	2201      	movs	r2, #1
 800414e:	2180      	movs	r1, #128	; 0x80
 8004150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004154:	f7fd fd68 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8004158:	2201      	movs	r2, #1
 800415a:	2140      	movs	r1, #64	; 0x40
 800415c:	480a      	ldr	r0, [pc, #40]	; (8004188 <seven_segment_display+0x3d8>)
 800415e:	f7fd fd63 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 8004162:	2201      	movs	r2, #1
 8004164:	2180      	movs	r1, #128	; 0x80
 8004166:	4809      	ldr	r0, [pc, #36]	; (800418c <seven_segment_display+0x3dc>)
 8004168:	f7fd fd5e 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 800416c:	2201      	movs	r2, #1
 800416e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004172:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004176:	f7fd fd57 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//
 800417a:	2201      	movs	r2, #1
 800417c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004184:	e77a      	b.n	800407c <seven_segment_display+0x2cc>
 8004186:	bf00      	nop
 8004188:	48000400 	.word	0x48000400
 800418c:	48000800 	.word	0x48000800

08004190 <seven_segment>:
void seven_segment(){
 8004190:	b538      	push	{r3, r4, r5, lr}
	if(segment_counter == 0){	// Left Most Digit
 8004192:	4d30      	ldr	r5, [pc, #192]	; (8004254 <seven_segment+0xc4>)
 8004194:	782c      	ldrb	r4, [r5, #0]
 8004196:	b134      	cbz	r4, 80041a6 <seven_segment+0x16>
	else if( segment_counter == 1){		// Middle left Digit
 8004198:	2c01      	cmp	r4, #1
 800419a:	d045      	beq.n	8004228 <seven_segment+0x98>
	else if( segment_counter == 2){		// Middle Right Digit
 800419c:	2c02      	cmp	r4, #2
 800419e:	d04b      	beq.n	8004238 <seven_segment+0xa8>
	else if( segment_counter == 3){ // Right Most Digit
 80041a0:	2c03      	cmp	r4, #3
 80041a2:	d021      	beq.n	80041e8 <seven_segment+0x58>
 80041a4:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_RESET);	// D1
 80041a6:	4622      	mov	r2, r4
 80041a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80041ac:	482a      	ldr	r0, [pc, #168]	; (8004258 <seven_segment+0xc8>)
 80041ae:	f7fd fd3b 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 80041b2:	2201      	movs	r2, #1
 80041b4:	2110      	movs	r1, #16
 80041b6:	4828      	ldr	r0, [pc, #160]	; (8004258 <seven_segment+0xc8>)
 80041b8:	f7fd fd36 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 80041bc:	2201      	movs	r2, #1
 80041be:	2120      	movs	r1, #32
 80041c0:	4825      	ldr	r0, [pc, #148]	; (8004258 <seven_segment+0xc8>)
 80041c2:	f7fd fd31 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 80041c6:	2201      	movs	r2, #1
 80041c8:	2108      	movs	r1, #8
 80041ca:	4823      	ldr	r0, [pc, #140]	; (8004258 <seven_segment+0xc8>)
 80041cc:	f7fd fd2c 	bl	8001c28 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48 );
 80041d0:	4a22      	ldr	r2, [pc, #136]	; (800425c <seven_segment+0xcc>)
 80041d2:	782b      	ldrb	r3, [r5, #0]
 80041d4:	6812      	ldr	r2, [r2, #0]
 80041d6:	5cd0      	ldrb	r0, [r2, r3]
 80041d8:	3830      	subs	r0, #48	; 0x30
 80041da:	b2c0      	uxtb	r0, r0
 80041dc:	f7ff fde8 	bl	8003db0 <seven_segment_display>
		segment_counter += 1;
 80041e0:	782b      	ldrb	r3, [r5, #0]
 80041e2:	3301      	adds	r3, #1
 80041e4:	702b      	strb	r3, [r5, #0]
 80041e6:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 80041e8:	2201      	movs	r2, #1
 80041ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80041ee:	481a      	ldr	r0, [pc, #104]	; (8004258 <seven_segment+0xc8>)
 80041f0:	f7fd fd1a 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 80041f4:	2201      	movs	r2, #1
 80041f6:	2110      	movs	r1, #16
 80041f8:	4817      	ldr	r0, [pc, #92]	; (8004258 <seven_segment+0xc8>)
 80041fa:	f7fd fd15 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 80041fe:	2201      	movs	r2, #1
 8004200:	2120      	movs	r1, #32
 8004202:	4815      	ldr	r0, [pc, #84]	; (8004258 <seven_segment+0xc8>)
 8004204:	f7fd fd10 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_RESET);		// D4
 8004208:	2200      	movs	r2, #0
 800420a:	2108      	movs	r1, #8
 800420c:	4812      	ldr	r0, [pc, #72]	; (8004258 <seven_segment+0xc8>)
 800420e:	f7fd fd0b 	bl	8001c28 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48);
 8004212:	4a12      	ldr	r2, [pc, #72]	; (800425c <seven_segment+0xcc>)
 8004214:	782b      	ldrb	r3, [r5, #0]
 8004216:	6812      	ldr	r2, [r2, #0]
 8004218:	5cd0      	ldrb	r0, [r2, r3]
 800421a:	3830      	subs	r0, #48	; 0x30
 800421c:	b2c0      	uxtb	r0, r0
 800421e:	f7ff fdc7 	bl	8003db0 <seven_segment_display>
		segment_counter = 0;
 8004222:	2300      	movs	r3, #0
 8004224:	702b      	strb	r3, [r5, #0]
 8004226:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8004228:	4622      	mov	r2, r4
 800422a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800422e:	480a      	ldr	r0, [pc, #40]	; (8004258 <seven_segment+0xc8>)
 8004230:	f7fd fcfa 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);		// D2
 8004234:	2200      	movs	r2, #0
 8004236:	e7bd      	b.n	80041b4 <seven_segment+0x24>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8004238:	2201      	movs	r2, #1
 800423a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800423e:	4806      	ldr	r0, [pc, #24]	; (8004258 <seven_segment+0xc8>)
 8004240:	f7fd fcf2 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8004244:	2201      	movs	r2, #1
 8004246:	2110      	movs	r1, #16
 8004248:	4803      	ldr	r0, [pc, #12]	; (8004258 <seven_segment+0xc8>)
 800424a:	f7fd fced 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_RESET);		// D3
 800424e:	2200      	movs	r2, #0
 8004250:	e7b5      	b.n	80041be <seven_segment+0x2e>
 8004252:	bf00      	nop
 8004254:	20000101 	.word	0x20000101
 8004258:	48000400 	.word	0x48000400
 800425c:	20000104 	.word	0x20000104

08004260 <liters_pumped>:

void liters_pumped(){

	tim3_now = htim3.Instance->CNT; // timer value
 8004260:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <liters_pumped+0x38>)
 8004262:	490e      	ldr	r1, [pc, #56]	; (800429c <liters_pumped+0x3c>)
 8004264:	681a      	ldr	r2, [r3, #0]
void liters_pumped(){
 8004266:	b470      	push	{r4, r5, r6}
			tim3_prev = tim3_now;
			water_acc+=100;
			sprintf(total_water,"%lu", water_acc);
		}
	}
	else if(tim3_now - tim3_prev > 5100){
 8004268:	4d0d      	ldr	r5, [pc, #52]	; (80042a0 <liters_pumped+0x40>)
	tim3_now = htim3.Instance->CNT; // timer value
 800426a:	6a54      	ldr	r4, [r2, #36]	; 0x24
	else if(tim3_now - tim3_prev > 5100){
 800426c:	682b      	ldr	r3, [r5, #0]
	tim3_now = htim3.Instance->CNT; // timer value
 800426e:	600c      	str	r4, [r1, #0]
	else if(tim3_now - tim3_prev > 5100){
 8004270:	1ae3      	subs	r3, r4, r3
 8004272:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8004276:	4293      	cmp	r3, r2
 8004278:	d801      	bhi.n	800427e <liters_pumped+0x1e>
		tim3_prev = tim3_now;
		water_acc+=100;
		sprintf(total_water,"%lu", water_acc);
	}

}
 800427a:	bc70      	pop	{r4, r5, r6}
 800427c:	4770      	bx	lr
		water_acc+=100;
 800427e:	4e09      	ldr	r6, [pc, #36]	; (80042a4 <liters_pumped+0x44>)
		sprintf(total_water,"%lu", water_acc);
 8004280:	4a09      	ldr	r2, [pc, #36]	; (80042a8 <liters_pumped+0x48>)
		water_acc+=100;
 8004282:	6833      	ldr	r3, [r6, #0]
		sprintf(total_water,"%lu", water_acc);
 8004284:	6810      	ldr	r0, [r2, #0]
		tim3_prev = tim3_now;
 8004286:	602c      	str	r4, [r5, #0]
		water_acc+=100;
 8004288:	3364      	adds	r3, #100	; 0x64
 800428a:	6033      	str	r3, [r6, #0]
		sprintf(total_water,"%lu", water_acc);
 800428c:	4907      	ldr	r1, [pc, #28]	; (80042ac <liters_pumped+0x4c>)
 800428e:	461a      	mov	r2, r3
}
 8004290:	bc70      	pop	{r4, r5, r6}
		sprintf(total_water,"%lu", water_acc);
 8004292:	f000 bc77 	b.w	8004b84 <siprintf>
 8004296:	bf00      	nop
 8004298:	20000198 	.word	0x20000198
 800429c:	20000110 	.word	0x20000110
 80042a0:	20000114 	.word	0x20000114
 80042a4:	20000130 	.word	0x20000130
 80042a8:	20000118 	.word	0x20000118
 80042ac:	080054ac 	.word	0x080054ac

080042b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042b0:	b530      	push	{r4, r5, lr}
 80042b2:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042b4:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042b6:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80042b8:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80042ba:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80042bc:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042c0:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042c2:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042c4:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042c6:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80042c8:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80042ca:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80042cc:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042ce:	f7fd fcb1 	bl	8001c34 <HAL_RCC_OscConfig>
 80042d2:	b100      	cbz	r0, 80042d6 <SystemClock_Config+0x26>
 80042d4:	e7fe      	b.n	80042d4 <SystemClock_Config+0x24>
 80042d6:	4603      	mov	r3, r0
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042dc:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80042de:	4621      	mov	r1, r4
 80042e0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042e2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042e4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042e6:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042e8:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042ea:	9203      	str	r2, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80042ec:	f7fd ffa4 	bl	8002238 <HAL_RCC_ClockConfig>
 80042f0:	4603      	mov	r3, r0
 80042f2:	b100      	cbz	r0, 80042f6 <SystemClock_Config+0x46>
 80042f4:	e7fe      	b.n	80042f4 <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 80042f6:	2181      	movs	r1, #129	; 0x81
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV256;
 80042f8:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042fc:	a805      	add	r0, sp, #20
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80042fe:	9307      	str	r3, [sp, #28]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 8004300:	9105      	str	r1, [sp, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV256;
 8004302:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004304:	f7fe f896 	bl	8002434 <HAL_RCCEx_PeriphCLKConfig>
 8004308:	4605      	mov	r5, r0
 800430a:	b100      	cbz	r0, 800430e <SystemClock_Config+0x5e>
 800430c:	e7fe      	b.n	800430c <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800430e:	f7fe f85b 	bl	80023c8 <HAL_RCC_GetHCLKFreq>
 8004312:	4b08      	ldr	r3, [pc, #32]	; (8004334 <SystemClock_Config+0x84>)
 8004314:	fba3 3000 	umull	r3, r0, r3, r0
 8004318:	0980      	lsrs	r0, r0, #6
 800431a:	f7fd fa85 	bl	8001828 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800431e:	2004      	movs	r0, #4
 8004320:	f7fd fa9c 	bl	800185c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 2);
 8004324:	4622      	mov	r2, r4
 8004326:	4629      	mov	r1, r5
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	f7fd fa3a 	bl	80017a4 <HAL_NVIC_SetPriority>
}
 8004330:	b017      	add	sp, #92	; 0x5c
 8004332:	bd30      	pop	{r4, r5, pc}
 8004334:	10624dd3 	.word	0x10624dd3

08004338 <main>:
{
 8004338:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800433a:	4d9b      	ldr	r5, [pc, #620]	; (80045a8 <main+0x270>)
  htim2.Instance = TIM2;
 800433c:	4e9b      	ldr	r6, [pc, #620]	; (80045ac <main+0x274>)
{
 800433e:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8004340:	f7fc fde8 	bl	8000f14 <HAL_Init>
  SystemClock_Config();
 8004344:	f7ff ffb4 	bl	80042b0 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004348:	696b      	ldr	r3, [r5, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 800434a:	4899      	ldr	r0, [pc, #612]	; (80045b0 <main+0x278>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800434c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004350:	616b      	str	r3, [r5, #20]
 8004352:	696b      	ldr	r3, [r5, #20]
 8004354:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004358:	9301      	str	r3, [sp, #4]
 800435a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800435c:	696b      	ldr	r3, [r5, #20]
 800435e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004362:	616b      	str	r3, [r5, #20]
 8004364:	696b      	ldr	r3, [r5, #20]
 8004366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800436a:	9302      	str	r3, [sp, #8]
 800436c:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800436e:	696b      	ldr	r3, [r5, #20]
 8004370:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004374:	616b      	str	r3, [r5, #20]
 8004376:	696b      	ldr	r3, [r5, #20]
 8004378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437c:	9303      	str	r3, [sp, #12]
 800437e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004380:	696b      	ldr	r3, [r5, #20]
 8004382:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004386:	616b      	str	r3, [r5, #20]
 8004388:	696b      	ldr	r3, [r5, #20]
 800438a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800438e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8004390:	2200      	movs	r2, #0
 8004392:	2183      	movs	r1, #131	; 0x83
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004394:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8004396:	f7fd fc47 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 800439a:	2200      	movs	r2, #0
 800439c:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 80043a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043a4:	f7fd fc40 	bl	8001c28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80043a8:	2200      	movs	r2, #0
 80043aa:	f44f 618f 	mov.w	r1, #1144	; 0x478
 80043ae:	4881      	ldr	r0, [pc, #516]	; (80045b4 <main+0x27c>)
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b0:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80043b2:	f7fd fc39 	bl	8001c28 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80043b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80043ba:	4b7f      	ldr	r3, [pc, #508]	; (80045b8 <main+0x280>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043bc:	487c      	ldr	r0, [pc, #496]	; (80045b0 <main+0x278>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80043be:	9210      	str	r2, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c0:	a910      	add	r1, sp, #64	; 0x40

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043c2:	2701      	movs	r7, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80043c4:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c6:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c8:	f7fd fb44 	bl	8001a54 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 80043cc:	2383      	movs	r3, #131	; 0x83
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043ce:	a910      	add	r1, sp, #64	; 0x40
 80043d0:	4877      	ldr	r0, [pc, #476]	; (80045b0 <main+0x278>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 80043d2:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d4:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d6:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043d8:	9711      	str	r7, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043da:	f7fd fb3b 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80043de:	2313      	movs	r3, #19
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e0:	a910      	add	r1, sp, #64	; 0x40
 80043e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80043e6:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043e8:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ea:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ec:	f7fd fb32 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8 
                           PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 80043f0:	f44f 7378 	mov.w	r3, #992	; 0x3e0
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f4:	a910      	add	r1, sp, #64	; 0x40
 80043f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 80043fa:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043fc:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fe:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004400:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004402:	f7fd fb27 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9;
 8004406:	f240 3302 	movw	r3, #770	; 0x302
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800440a:	a910      	add	r1, sp, #64	; 0x40
 800440c:	4869      	ldr	r0, [pc, #420]	; (80045b4 <main+0x27c>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9;
 800440e:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004410:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004412:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004414:	f7fd fb1e 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8004418:	f44f 638f 	mov.w	r3, #1144	; 0x478
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441c:	a910      	add	r1, sp, #64	; 0x40
 800441e:	4865      	ldr	r0, [pc, #404]	; (80045b4 <main+0x27c>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8004420:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004422:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004424:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004426:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004428:	f7fd fb14 	bl	8001a54 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800442c:	696b      	ldr	r3, [r5, #20]
 800442e:	433b      	orrs	r3, r7
 8004430:	616b      	str	r3, [r5, #20]
 8004432:	696b      	ldr	r3, [r5, #20]
 8004434:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004436:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004438:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800443a:	4621      	mov	r1, r4
 800443c:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800443e:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004440:	f7fd f9b0 	bl	80017a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004444:	200c      	movs	r0, #12
 8004446:	f7fd f9e3 	bl	8001810 <HAL_NVIC_EnableIRQ>
  htim2.Instance = TIM2;
 800444a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Period = 63999999;
 800444e:	4b5b      	ldr	r3, [pc, #364]	; (80045bc <main+0x284>)
  htim2.Init.Prescaler = 1;
 8004450:	6077      	str	r7, [r6, #4]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004452:	4630      	mov	r0, r6
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004454:	60b4      	str	r4, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004456:	6134      	str	r4, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004458:	61b4      	str	r4, [r6, #24]
  htim2.Instance = TIM2;
 800445a:	6032      	str	r2, [r6, #0]
  htim2.Init.Period = 63999999;
 800445c:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800445e:	f7fe fb4d 	bl	8002afc <HAL_TIM_Base_Init>
 8004462:	b100      	cbz	r0, 8004466 <main+0x12e>
 8004464:	e7fe      	b.n	8004464 <main+0x12c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004466:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800446a:	a910      	add	r1, sp, #64	; 0x40
 800446c:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800446e:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004470:	f7fe f93e 	bl	80026f0 <HAL_TIM_ConfigClockSource>
 8004474:	4603      	mov	r3, r0
 8004476:	b100      	cbz	r0, 800447a <main+0x142>
 8004478:	e7fe      	b.n	8004478 <main+0x140>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800447a:	4630      	mov	r0, r6
 800447c:	a90c      	add	r1, sp, #48	; 0x30
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800447e:	930c      	str	r3, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004480:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004482:	f7fe fc33 	bl	8002cec <HAL_TIMEx_MasterConfigSynchronization>
 8004486:	b100      	cbz	r0, 800448a <main+0x152>
 8004488:	e7fe      	b.n	8004488 <main+0x150>
  huart1.Instance = USART1;
 800448a:	4b4d      	ldr	r3, [pc, #308]	; (80045c0 <main+0x288>)
 800448c:	4c4d      	ldr	r4, [pc, #308]	; (80045c4 <main+0x28c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800448e:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004490:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004492:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004494:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004496:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004498:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800449a:	6258      	str	r0, [r3, #36]	; 0x24
  huart1.Init.BaudRate = 115200;
 800449c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044a0:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044a2:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 80044a4:	601c      	str	r4, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80044a6:	6059      	str	r1, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044a8:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044aa:	f7fe febf 	bl	800322c <HAL_UART_Init>
 80044ae:	4603      	mov	r3, r0
 80044b0:	b100      	cbz	r0, 80044b4 <main+0x17c>
 80044b2:	e7fe      	b.n	80044b2 <main+0x17a>
  htim3.Instance = TIM3;
 80044b4:	4c44      	ldr	r4, [pc, #272]	; (80045c8 <main+0x290>)
 80044b6:	4945      	ldr	r1, [pc, #276]	; (80045cc <main+0x294>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044b8:	60a0      	str	r0, [r4, #8]
  htim3.Init.Period = 65535;
 80044ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim3.Init.Prescaler = 64;
 80044be:	2640      	movs	r6, #64	; 0x40
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80044c0:	4620      	mov	r0, r4
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044c2:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044c4:	61a3      	str	r3, [r4, #24]
  htim3.Instance = TIM3;
 80044c6:	6021      	str	r1, [r4, #0]
  htim3.Init.Period = 65535;
 80044c8:	60e2      	str	r2, [r4, #12]
  htim3.Init.Prescaler = 64;
 80044ca:	6066      	str	r6, [r4, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80044cc:	f7fe fb16 	bl	8002afc <HAL_TIM_Base_Init>
 80044d0:	b100      	cbz	r0, 80044d4 <main+0x19c>
 80044d2:	e7fe      	b.n	80044d2 <main+0x19a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044d4:	a916      	add	r1, sp, #88	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80044d6:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044d8:	f841 5d38 	str.w	r5, [r1, #-56]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80044dc:	f7fe f908 	bl	80026f0 <HAL_TIM_ConfigClockSource>
 80044e0:	b100      	cbz	r0, 80044e4 <main+0x1ac>
 80044e2:	e7fe      	b.n	80044e2 <main+0x1aa>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80044e4:	4620      	mov	r0, r4
 80044e6:	f7fe fb25 	bl	8002b34 <HAL_TIM_IC_Init>
 80044ea:	4603      	mov	r3, r0
 80044ec:	b100      	cbz	r0, 80044f0 <main+0x1b8>
 80044ee:	e7fe      	b.n	80044ee <main+0x1b6>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80044f0:	2206      	movs	r2, #6
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 80044f2:	a910      	add	r1, sp, #64	; 0x40
 80044f4:	4620      	mov	r0, r4
  sSlaveConfig.TriggerFilter = 0;
 80044f6:	9314      	str	r3, [sp, #80]	; 0x50
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80044f8:	9611      	str	r6, [sp, #68]	; 0x44
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80044fa:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 80044fc:	f7fe f9c0 	bl	8002880 <HAL_TIM_SlaveConfigSynchronization>
 8004500:	4603      	mov	r3, r0
 8004502:	b100      	cbz	r0, 8004506 <main+0x1ce>
 8004504:	e7fe      	b.n	8004504 <main+0x1cc>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004506:	a905      	add	r1, sp, #20
 8004508:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800450a:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800450c:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800450e:	f7fe fbed 	bl	8002cec <HAL_TIMEx_MasterConfigSynchronization>
 8004512:	4603      	mov	r3, r0
 8004514:	b100      	cbz	r0, 8004518 <main+0x1e0>
 8004516:	e7fe      	b.n	8004516 <main+0x1de>
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004518:	4620      	mov	r0, r4
 800451a:	a90c      	add	r1, sp, #48	; 0x30
  sConfigIC.ICSelection = TIM_ICSELECTION_TRC;
 800451c:	2403      	movs	r4, #3
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800451e:	461a      	mov	r2, r3
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004520:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004522:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigIC.ICFilter = 0;
 8004524:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigIC.ICSelection = TIM_ICSELECTION_TRC;
 8004526:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004528:	f7fe fb4c 	bl	8002bc4 <HAL_TIM_IC_ConfigChannel>
 800452c:	b100      	cbz	r0, 8004530 <main+0x1f8>
 800452e:	e7fe      	b.n	800452e <main+0x1f6>
  hadc2.Instance = ADC2;
 8004530:	4c27      	ldr	r4, [pc, #156]	; (80045d0 <main+0x298>)
 8004532:	4b28      	ldr	r3, [pc, #160]	; (80045d4 <main+0x29c>)
 8004534:	6023      	str	r3, [r4, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004536:	2601      	movs	r6, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004538:	2300      	movs	r3, #0
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800453a:	2204      	movs	r2, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800453c:	4620      	mov	r0, r4
  hadc2.Init.NbrOfConversion = 3;
 800453e:	2503      	movs	r5, #3
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004540:	6063      	str	r3, [r4, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004542:	60a3      	str	r3, [r4, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004544:	6263      	str	r3, [r4, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004546:	6323      	str	r3, [r4, #48]	; 0x30
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004548:	60e3      	str	r3, [r4, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800454a:	61a3      	str	r3, [r4, #24]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800454c:	6162      	str	r2, [r4, #20]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800454e:	6126      	str	r6, [r4, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004550:	61e6      	str	r6, [r4, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004552:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004554:	6366      	str	r6, [r4, #52]	; 0x34
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004556:	63a6      	str	r6, [r4, #56]	; 0x38
  hadc2.Init.NbrOfConversion = 3;
 8004558:	6225      	str	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800455a:	f7fc fda5 	bl	80010a8 <HAL_ADC_Init>
 800455e:	4603      	mov	r3, r0
 8004560:	b100      	cbz	r0, 8004564 <main+0x22c>
 8004562:	e7fe      	b.n	8004562 <main+0x22a>
  sConfig.Channel = ADC_CHANNEL_8;
 8004564:	2208      	movs	r2, #8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004566:	a910      	add	r1, sp, #64	; 0x40
 8004568:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800456a:	9611      	str	r6, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800456c:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800456e:	9312      	str	r3, [sp, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004570:	9314      	str	r3, [sp, #80]	; 0x50
  sConfig.Offset = 0;
 8004572:	9315      	str	r3, [sp, #84]	; 0x54
  sConfig.Channel = ADC_CHANNEL_8;
 8004574:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004576:	f7fc ff6d 	bl	8001454 <HAL_ADC_ConfigChannel>
 800457a:	b100      	cbz	r0, 800457e <main+0x246>
 800457c:	e7fe      	b.n	800457c <main+0x244>
  sConfig.Channel = ADC_CHANNEL_9;
 800457e:	2209      	movs	r2, #9
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004580:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004582:	a910      	add	r1, sp, #64	; 0x40
 8004584:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8004586:	9210      	str	r2, [sp, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004588:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800458a:	f7fc ff63 	bl	8001454 <HAL_ADC_ConfigChannel>
 800458e:	b100      	cbz	r0, 8004592 <main+0x25a>
 8004590:	e7fe      	b.n	8004590 <main+0x258>
  sConfig.Channel = ADC_CHANNEL_12;
 8004592:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004594:	a910      	add	r1, sp, #64	; 0x40
 8004596:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004598:	9511      	str	r5, [sp, #68]	; 0x44
  sConfig.Channel = ADC_CHANNEL_12;
 800459a:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800459c:	f7fc ff5a 	bl	8001454 <HAL_ADC_ConfigChannel>
 80045a0:	4605      	mov	r5, r0
 80045a2:	b1c8      	cbz	r0, 80045d8 <main+0x2a0>
 80045a4:	e7fe      	b.n	80045a4 <main+0x26c>
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000
 80045ac:	20000248 	.word	0x20000248
 80045b0:	48000800 	.word	0x48000800
 80045b4:	48000400 	.word	0x48000400
 80045b8:	10110000 	.word	0x10110000
 80045bc:	03d08fff 	.word	0x03d08fff
 80045c0:	200001d8 	.word	0x200001d8
 80045c4:	40013800 	.word	0x40013800
 80045c8:	20000198 	.word	0x20000198
 80045cc:	40000400 	.word	0x40000400
 80045d0:	20000144 	.word	0x20000144
 80045d4:	50000100 	.word	0x50000100
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80045d8:	4601      	mov	r1, r0
 80045da:	4620      	mov	r0, r4
 80045dc:	f7fc fef4 	bl	80013c8 <HAL_ADCEx_Calibration_Start>
  init_peripherals();
 80045e0:	f7ff f9d6 	bl	8003990 <init_peripherals>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 80045e4:	4632      	mov	r2, r6
 80045e6:	4916      	ldr	r1, [pc, #88]	; (8004640 <main+0x308>)
 80045e8:	4816      	ldr	r0, [pc, #88]	; (8004644 <main+0x30c>)
 80045ea:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8004654 <main+0x31c>
 80045ee:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8004658 <main+0x320>
 80045f2:	4f15      	ldr	r7, [pc, #84]	; (8004648 <main+0x310>)
 80045f4:	4e15      	ldr	r6, [pc, #84]	; (800464c <main+0x314>)
 80045f6:	f7fe fbc9 	bl	8002d8c <HAL_UART_Receive_IT>
 HAL_ADC_Start_DMA(&hadc2, ADC1_buffer, 7);
 80045fa:	4b15      	ldr	r3, [pc, #84]	; (8004650 <main+0x318>)
 80045fc:	4620      	mov	r0, r4
 80045fe:	6819      	ldr	r1, [r3, #0]
 8004600:	2207      	movs	r2, #7
 8004602:	f7fc fe5b 	bl	80012bc <HAL_ADC_Start_DMA>
	  if(rx_flag == 1 ){ 	// UART Comms
 8004606:	f899 3000 	ldrb.w	r3, [r9]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d103      	bne.n	8004616 <main+0x2de>
		  rx_flag = 0;
 800460e:	f889 5000 	strb.w	r5, [r9]
		  uart_comms();
 8004612:	f7fe ff63 	bl	80034dc <uart_comms>
	  if(tim2_flag == 1){	// Seven Segment
 8004616:	f898 3000 	ldrb.w	r3, [r8]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d103      	bne.n	8004626 <main+0x2ee>
		  tim2_flag = 0;
 800461e:	f888 5000 	strb.w	r5, [r8]
		  seven_segment();
 8004622:	f7ff fdb5 	bl	8004190 <seven_segment>
	  if(adc_flag == 1){	// ADC conversion
 8004626:	783b      	ldrb	r3, [r7, #0]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d102      	bne.n	8004632 <main+0x2fa>
		  adc_flag = 0;
 800462c:	703d      	strb	r5, [r7, #0]
		  adc_comms();
 800462e:	f7ff fa93 	bl	8003b58 <adc_comms>
	  if(tim3_flag == 1 ){ // also check for time specification.
 8004632:	7833      	ldrb	r3, [r6, #0]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d1e6      	bne.n	8004606 <main+0x2ce>
		  tim3_flag = 0;
 8004638:	7035      	strb	r5, [r6, #0]
		  liters_pumped();
 800463a:	f7ff fe11 	bl	8004260 <liters_pumped>
 800463e:	e7e2      	b.n	8004606 <main+0x2ce>
 8004640:	200002d0 	.word	0x200002d0
 8004644:	200001d8 	.word	0x200001d8
 8004648:	200000d2 	.word	0x200000d2
 800464c:	2000010d 	.word	0x2000010d
 8004650:	200000b8 	.word	0x200000b8
 8004654:	20000100 	.word	0x20000100
 8004658:	200000b4 	.word	0x200000b4

0800465c <HAL_TIM_PeriodElapsedCallback>:

}

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim){
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop

08004660 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8004660:	e7fe      	b.n	8004660 <_Error_Handler>
 8004662:	bf00      	nop

08004664 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004664:	4b1d      	ldr	r3, [pc, #116]	; (80046dc <HAL_MspInit+0x78>)
{
 8004666:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004668:	699a      	ldr	r2, [r3, #24]
 800466a:	f042 0201 	orr.w	r2, r2, #1
 800466e:	619a      	str	r2, [r3, #24]
 8004670:	699b      	ldr	r3, [r3, #24]
{
 8004672:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800467a:	2007      	movs	r0, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800467c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800467e:	f7fd f87f 	bl	8001780 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 2);
 8004682:	2202      	movs	r2, #2
 8004684:	2100      	movs	r1, #0
 8004686:	f06f 000b 	mvn.w	r0, #11
 800468a:	f7fd f88b 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 2);
 800468e:	2202      	movs	r2, #2
 8004690:	2100      	movs	r1, #0
 8004692:	f06f 000a 	mvn.w	r0, #10
 8004696:	f7fd f885 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 2);
 800469a:	2202      	movs	r2, #2
 800469c:	2100      	movs	r1, #0
 800469e:	f06f 0009 	mvn.w	r0, #9
 80046a2:	f7fd f87f 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 2);
 80046a6:	2202      	movs	r2, #2
 80046a8:	2100      	movs	r1, #0
 80046aa:	f06f 0004 	mvn.w	r0, #4
 80046ae:	f7fd f879 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 2);
 80046b2:	2202      	movs	r2, #2
 80046b4:	2100      	movs	r1, #0
 80046b6:	f06f 0003 	mvn.w	r0, #3
 80046ba:	f7fd f873 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 2);
 80046be:	2202      	movs	r2, #2
 80046c0:	2100      	movs	r1, #0
 80046c2:	f06f 0001 	mvn.w	r0, #1
 80046c6:	f7fd f86d 	bl	80017a4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 2);
 80046ca:	2202      	movs	r2, #2
 80046cc:	2100      	movs	r1, #0
 80046ce:	f04f 30ff 	mov.w	r0, #4294967295
 80046d2:	f7fd f867 	bl	80017a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046d6:	b003      	add	sp, #12
 80046d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80046dc:	40021000 	.word	0x40021000

080046e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC2)
 80046e0:	4b21      	ldr	r3, [pc, #132]	; (8004768 <HAL_ADC_MspInit+0x88>)
 80046e2:	6802      	ldr	r2, [r0, #0]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d000      	beq.n	80046ea <HAL_ADC_MspInit+0xa>
 80046e8:	4770      	bx	lr
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046ea:	4b20      	ldr	r3, [pc, #128]	; (800476c <HAL_ADC_MspInit+0x8c>)
{
 80046ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046ee:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel2;
 80046f0:	4d1f      	ldr	r5, [pc, #124]	; (8004770 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80046f6:	615a      	str	r2, [r3, #20]
 80046f8:	695b      	ldr	r3, [r3, #20]
{
 80046fa:	b087      	sub	sp, #28
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004700:	2600      	movs	r6, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004702:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004704:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004706:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004708:	a901      	add	r1, sp, #4
 800470a:	4604      	mov	r4, r0
 800470c:	4819      	ldr	r0, [pc, #100]	; (8004774 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800470e:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004710:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004712:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004714:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004716:	f7fd f99d 	bl	8001a54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800471a:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471c:	a901      	add	r1, sp, #4
 800471e:	4816      	ldr	r0, [pc, #88]	; (8004778 <HAL_ADC_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004720:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004722:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004724:	9603      	str	r6, [sp, #12]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004726:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004728:	f7fd f994 	bl	8001a54 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800472c:	f8df e050 	ldr.w	lr, [pc, #80]	; 8004780 <HAL_ADC_MspInit+0xa0>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004730:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004732:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004736:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800473a:	2320      	movs	r3, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800473c:	4628      	mov	r0, r5
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800473e:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8004740:	61ee      	str	r6, [r5, #28]
    hdma_adc2.Instance = DMA1_Channel2;
 8004742:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004746:	60ef      	str	r7, [r5, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004748:	6129      	str	r1, [r5, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800474a:	616a      	str	r2, [r5, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800474c:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800474e:	f7fd f897 	bl	8001880 <HAL_DMA_Init>
 8004752:	b918      	cbnz	r0, 800475c <HAL_ADC_MspInit+0x7c>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004754:	63e5      	str	r5, [r4, #60]	; 0x3c
 8004756:	626c      	str	r4, [r5, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004758:	b007      	add	sp, #28
 800475a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      _Error_Handler(__FILE__, __LINE__);
 800475c:	2179      	movs	r1, #121	; 0x79
 800475e:	4807      	ldr	r0, [pc, #28]	; (800477c <HAL_ADC_MspInit+0x9c>)
 8004760:	f7ff ff7e 	bl	8004660 <_Error_Handler>
 8004764:	e7f6      	b.n	8004754 <HAL_ADC_MspInit+0x74>
 8004766:	bf00      	nop
 8004768:	50000100 	.word	0x50000100
 800476c:	40021000 	.word	0x40021000
 8004770:	20000288 	.word	0x20000288
 8004774:	48000800 	.word	0x48000800
 8004778:	48000400 	.word	0x48000400
 800477c:	080054b0 	.word	0x080054b0
 8004780:	4002001c 	.word	0x4002001c

08004784 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004784:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8004786:	6803      	ldr	r3, [r0, #0]
 8004788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800478c:	b087      	sub	sp, #28
  if(htim_base->Instance==TIM2)
 800478e:	d01b      	beq.n	80047c8 <HAL_TIM_Base_MspInit+0x44>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8004790:	4a17      	ldr	r2, [pc, #92]	; (80047f0 <HAL_TIM_Base_MspInit+0x6c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d001      	beq.n	800479a <HAL_TIM_Base_MspInit+0x16>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004796:	b007      	add	sp, #28
 8004798:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800479a:	4b16      	ldr	r3, [pc, #88]	; (80047f4 <HAL_TIM_Base_MspInit+0x70>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800479c:	4816      	ldr	r0, [pc, #88]	; (80047f8 <HAL_TIM_Base_MspInit+0x74>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800479e:	69da      	ldr	r2, [r3, #28]
 80047a0:	f042 0202 	orr.w	r2, r2, #2
 80047a4:	61da      	str	r2, [r3, #28]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ae:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b0:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80047b2:	2440      	movs	r4, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047b4:	a901      	add	r1, sp, #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 80047b6:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80047b8:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ba:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80047bc:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047be:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047c0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047c2:	f7fd f947 	bl	8001a54 <HAL_GPIO_Init>
}
 80047c6:	e7e6      	b.n	8004796 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047c8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 80047cc:	2100      	movs	r1, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047ce:	69da      	ldr	r2, [r3, #28]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	61da      	str	r2, [r3, #28]
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 80047de:	2202      	movs	r2, #2
 80047e0:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047e2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 80047e4:	f7fc ffde 	bl	80017a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80047e8:	201c      	movs	r0, #28
 80047ea:	f7fd f811 	bl	8001810 <HAL_NVIC_EnableIRQ>
 80047ee:	e7d2      	b.n	8004796 <HAL_TIM_Base_MspInit+0x12>
 80047f0:	40000400 	.word	0x40000400
 80047f4:	40021000 	.word	0x40021000
 80047f8:	48000800 	.word	0x48000800

080047fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80047fc:	6802      	ldr	r2, [r0, #0]
 80047fe:	4b14      	ldr	r3, [pc, #80]	; (8004850 <HAL_UART_MspInit+0x54>)
 8004800:	429a      	cmp	r2, r3
 8004802:	d000      	beq.n	8004806 <HAL_UART_MspInit+0xa>
 8004804:	4770      	bx	lr
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004806:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
{
 800480a:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_USART1_CLK_ENABLE();
 800480c:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800480e:	4811      	ldr	r0, [pc, #68]	; (8004854 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004810:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004814:	619a      	str	r2, [r3, #24]
 8004816:	699b      	ldr	r3, [r3, #24]
{
 8004818:	b087      	sub	sp, #28
    __HAL_RCC_USART1_CLK_ENABLE();
 800481a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800481e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004820:	2400      	movs	r4, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004822:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004824:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004826:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004828:	2630      	movs	r6, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800482a:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800482c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800482e:	9204      	str	r2, [sp, #16]
    __HAL_RCC_USART1_CLK_ENABLE();
 8004830:	9f00      	ldr	r7, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004832:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004834:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004836:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004838:	f7fd f90c 	bl	8001a54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 800483c:	4621      	mov	r1, r4
 800483e:	2201      	movs	r2, #1
 8004840:	2025      	movs	r0, #37	; 0x25
 8004842:	f7fc ffaf 	bl	80017a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004846:	2025      	movs	r0, #37	; 0x25
 8004848:	f7fc ffe2 	bl	8001810 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800484c:	b007      	add	sp, #28
 800484e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004850:	40013800 	.word	0x40013800
 8004854:	48000800 	.word	0x48000800

08004858 <SVC_Handler>:
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop

0800485c <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop

08004860 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004860:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004862:	f7fc fb69 	bl	8000f38 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004866:	f7fd f807 	bl	8001878 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tim2_flag = 1;
 800486a:	4b02      	ldr	r3, [pc, #8]	; (8004874 <SysTick_Handler+0x14>)
 800486c:	2201      	movs	r2, #1
 800486e:	701a      	strb	r2, [r3, #0]
 8004870:	bd08      	pop	{r3, pc}
 8004872:	bf00      	nop
 8004874:	200000b4 	.word	0x200000b4

08004878 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004878:	4801      	ldr	r0, [pc, #4]	; (8004880 <DMA1_Channel2_IRQHandler+0x8>)
 800487a:	f7fd b89f 	b.w	80019bc <HAL_DMA_IRQHandler>
 800487e:	bf00      	nop
 8004880:	20000288 	.word	0x20000288

08004884 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004884:	4801      	ldr	r0, [pc, #4]	; (800488c <TIM2_IRQHandler+0x8>)
 8004886:	f7fe b821 	b.w	80028cc <HAL_TIM_IRQHandler>
 800488a:	bf00      	nop
 800488c:	20000248 	.word	0x20000248

08004890 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004890:	4801      	ldr	r0, [pc, #4]	; (8004898 <USART1_IRQHandler+0x8>)
 8004892:	f7fe bd71 	b.w	8003378 <HAL_UART_IRQHandler>
 8004896:	bf00      	nop
 8004898:	200001d8 	.word	0x200001d8

0800489c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800489c:	4917      	ldr	r1, [pc, #92]	; (80048fc <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800489e:	4b18      	ldr	r3, [pc, #96]	; (8004900 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80048a0:	4a18      	ldr	r2, [pc, #96]	; (8004904 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80048a2:	4819      	ldr	r0, [pc, #100]	; (8004908 <SystemInit+0x6c>)
{
 80048a4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048a6:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 80048aa:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 80048ae:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 80048b2:	681c      	ldr	r4, [r3, #0]
 80048b4:	f044 0401 	orr.w	r4, r4, #1
 80048b8:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 80048ba:	685c      	ldr	r4, [r3, #4]
 80048bc:	4022      	ands	r2, r4
 80048be:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80048c6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80048ca:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048d2:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80048da:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80048dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048de:	f022 020f 	bic.w	r2, r2, #15
 80048e2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 80048e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80048e6:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 80048e8:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80048ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 80048ee:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 80048f0:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80048f2:	608a      	str	r2, [r1, #8]
#endif
}
 80048f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	e000ed00 	.word	0xe000ed00
 8004900:	40021000 	.word	0x40021000
 8004904:	f87fc00c 	.word	0xf87fc00c
 8004908:	ff00fccc 	.word	0xff00fccc

0800490c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800490c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004944 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004910:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004912:	e003      	b.n	800491c <LoopCopyDataInit>

08004914 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004914:	4b0c      	ldr	r3, [pc, #48]	; (8004948 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004916:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004918:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800491a:	3104      	adds	r1, #4

0800491c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800491c:	480b      	ldr	r0, [pc, #44]	; (800494c <LoopForever+0xa>)
	ldr	r3, =_edata
 800491e:	4b0c      	ldr	r3, [pc, #48]	; (8004950 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004920:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004922:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004924:	d3f6      	bcc.n	8004914 <CopyDataInit>
	ldr	r2, =_sbss
 8004926:	4a0b      	ldr	r2, [pc, #44]	; (8004954 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004928:	e002      	b.n	8004930 <LoopFillZerobss>

0800492a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800492a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800492c:	f842 3b04 	str.w	r3, [r2], #4

08004930 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004930:	4b09      	ldr	r3, [pc, #36]	; (8004958 <LoopForever+0x16>)
	cmp	r2, r3
 8004932:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004934:	d3f9      	bcc.n	800492a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004936:	f7ff ffb1 	bl	800489c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800493a:	f000 f819 	bl	8004970 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800493e:	f7ff fcfb 	bl	8004338 <main>

08004942 <LoopForever>:

LoopForever:
    b LoopForever
 8004942:	e7fe      	b.n	8004942 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004944:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004948:	08005538 	.word	0x08005538
	ldr	r0, =_sdata
 800494c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004950:	20000098 	.word	0x20000098
	ldr	r2, =_sbss
 8004954:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 8004958:	200002d8 	.word	0x200002d8

0800495c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800495c:	e7fe      	b.n	800495c <ADC1_2_IRQHandler>
	...

08004960 <calloc>:
 8004960:	4b02      	ldr	r3, [pc, #8]	; (800496c <calloc+0xc>)
 8004962:	460a      	mov	r2, r1
 8004964:	4601      	mov	r1, r0
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	f000 b841 	b.w	80049ee <_calloc_r>
 800496c:	20000030 	.word	0x20000030

08004970 <__libc_init_array>:
 8004970:	b570      	push	{r4, r5, r6, lr}
 8004972:	4e0d      	ldr	r6, [pc, #52]	; (80049a8 <__libc_init_array+0x38>)
 8004974:	4c0d      	ldr	r4, [pc, #52]	; (80049ac <__libc_init_array+0x3c>)
 8004976:	1ba4      	subs	r4, r4, r6
 8004978:	10a4      	asrs	r4, r4, #2
 800497a:	2500      	movs	r5, #0
 800497c:	42a5      	cmp	r5, r4
 800497e:	d109      	bne.n	8004994 <__libc_init_array+0x24>
 8004980:	4e0b      	ldr	r6, [pc, #44]	; (80049b0 <__libc_init_array+0x40>)
 8004982:	4c0c      	ldr	r4, [pc, #48]	; (80049b4 <__libc_init_array+0x44>)
 8004984:	f000 fd74 	bl	8005470 <_init>
 8004988:	1ba4      	subs	r4, r4, r6
 800498a:	10a4      	asrs	r4, r4, #2
 800498c:	2500      	movs	r5, #0
 800498e:	42a5      	cmp	r5, r4
 8004990:	d105      	bne.n	800499e <__libc_init_array+0x2e>
 8004992:	bd70      	pop	{r4, r5, r6, pc}
 8004994:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004998:	4798      	blx	r3
 800499a:	3501      	adds	r5, #1
 800499c:	e7ee      	b.n	800497c <__libc_init_array+0xc>
 800499e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049a2:	4798      	blx	r3
 80049a4:	3501      	adds	r5, #1
 80049a6:	e7f2      	b.n	800498e <__libc_init_array+0x1e>
 80049a8:	08005530 	.word	0x08005530
 80049ac:	08005530 	.word	0x08005530
 80049b0:	08005530 	.word	0x08005530
 80049b4:	08005534 	.word	0x08005534

080049b8 <malloc>:
 80049b8:	4b02      	ldr	r3, [pc, #8]	; (80049c4 <malloc+0xc>)
 80049ba:	4601      	mov	r1, r0
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	f000 b873 	b.w	8004aa8 <_malloc_r>
 80049c2:	bf00      	nop
 80049c4:	20000030 	.word	0x20000030

080049c8 <memcpy>:
 80049c8:	b510      	push	{r4, lr}
 80049ca:	1e43      	subs	r3, r0, #1
 80049cc:	440a      	add	r2, r1
 80049ce:	4291      	cmp	r1, r2
 80049d0:	d100      	bne.n	80049d4 <memcpy+0xc>
 80049d2:	bd10      	pop	{r4, pc}
 80049d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049dc:	e7f7      	b.n	80049ce <memcpy+0x6>

080049de <memset>:
 80049de:	4402      	add	r2, r0
 80049e0:	4603      	mov	r3, r0
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d100      	bne.n	80049e8 <memset+0xa>
 80049e6:	4770      	bx	lr
 80049e8:	f803 1b01 	strb.w	r1, [r3], #1
 80049ec:	e7f9      	b.n	80049e2 <memset+0x4>

080049ee <_calloc_r>:
 80049ee:	b538      	push	{r3, r4, r5, lr}
 80049f0:	fb02 f401 	mul.w	r4, r2, r1
 80049f4:	4621      	mov	r1, r4
 80049f6:	f000 f857 	bl	8004aa8 <_malloc_r>
 80049fa:	4605      	mov	r5, r0
 80049fc:	b118      	cbz	r0, 8004a06 <_calloc_r+0x18>
 80049fe:	4622      	mov	r2, r4
 8004a00:	2100      	movs	r1, #0
 8004a02:	f7ff ffec 	bl	80049de <memset>
 8004a06:	4628      	mov	r0, r5
 8004a08:	bd38      	pop	{r3, r4, r5, pc}
	...

08004a0c <_free_r>:
 8004a0c:	b538      	push	{r3, r4, r5, lr}
 8004a0e:	4605      	mov	r5, r0
 8004a10:	2900      	cmp	r1, #0
 8004a12:	d045      	beq.n	8004aa0 <_free_r+0x94>
 8004a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a18:	1f0c      	subs	r4, r1, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	bfb8      	it	lt
 8004a1e:	18e4      	addlt	r4, r4, r3
 8004a20:	f000 f8d4 	bl	8004bcc <__malloc_lock>
 8004a24:	4a1f      	ldr	r2, [pc, #124]	; (8004aa4 <_free_r+0x98>)
 8004a26:	6813      	ldr	r3, [r2, #0]
 8004a28:	4610      	mov	r0, r2
 8004a2a:	b933      	cbnz	r3, 8004a3a <_free_r+0x2e>
 8004a2c:	6063      	str	r3, [r4, #4]
 8004a2e:	6014      	str	r4, [r2, #0]
 8004a30:	4628      	mov	r0, r5
 8004a32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a36:	f000 b8ca 	b.w	8004bce <__malloc_unlock>
 8004a3a:	42a3      	cmp	r3, r4
 8004a3c:	d90c      	bls.n	8004a58 <_free_r+0x4c>
 8004a3e:	6821      	ldr	r1, [r4, #0]
 8004a40:	1862      	adds	r2, r4, r1
 8004a42:	4293      	cmp	r3, r2
 8004a44:	bf04      	itt	eq
 8004a46:	681a      	ldreq	r2, [r3, #0]
 8004a48:	685b      	ldreq	r3, [r3, #4]
 8004a4a:	6063      	str	r3, [r4, #4]
 8004a4c:	bf04      	itt	eq
 8004a4e:	1852      	addeq	r2, r2, r1
 8004a50:	6022      	streq	r2, [r4, #0]
 8004a52:	6004      	str	r4, [r0, #0]
 8004a54:	e7ec      	b.n	8004a30 <_free_r+0x24>
 8004a56:	4613      	mov	r3, r2
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	b10a      	cbz	r2, 8004a60 <_free_r+0x54>
 8004a5c:	42a2      	cmp	r2, r4
 8004a5e:	d9fa      	bls.n	8004a56 <_free_r+0x4a>
 8004a60:	6819      	ldr	r1, [r3, #0]
 8004a62:	1858      	adds	r0, r3, r1
 8004a64:	42a0      	cmp	r0, r4
 8004a66:	d10b      	bne.n	8004a80 <_free_r+0x74>
 8004a68:	6820      	ldr	r0, [r4, #0]
 8004a6a:	4401      	add	r1, r0
 8004a6c:	1858      	adds	r0, r3, r1
 8004a6e:	4282      	cmp	r2, r0
 8004a70:	6019      	str	r1, [r3, #0]
 8004a72:	d1dd      	bne.n	8004a30 <_free_r+0x24>
 8004a74:	6810      	ldr	r0, [r2, #0]
 8004a76:	6852      	ldr	r2, [r2, #4]
 8004a78:	605a      	str	r2, [r3, #4]
 8004a7a:	4401      	add	r1, r0
 8004a7c:	6019      	str	r1, [r3, #0]
 8004a7e:	e7d7      	b.n	8004a30 <_free_r+0x24>
 8004a80:	d902      	bls.n	8004a88 <_free_r+0x7c>
 8004a82:	230c      	movs	r3, #12
 8004a84:	602b      	str	r3, [r5, #0]
 8004a86:	e7d3      	b.n	8004a30 <_free_r+0x24>
 8004a88:	6820      	ldr	r0, [r4, #0]
 8004a8a:	1821      	adds	r1, r4, r0
 8004a8c:	428a      	cmp	r2, r1
 8004a8e:	bf04      	itt	eq
 8004a90:	6811      	ldreq	r1, [r2, #0]
 8004a92:	6852      	ldreq	r2, [r2, #4]
 8004a94:	6062      	str	r2, [r4, #4]
 8004a96:	bf04      	itt	eq
 8004a98:	1809      	addeq	r1, r1, r0
 8004a9a:	6021      	streq	r1, [r4, #0]
 8004a9c:	605c      	str	r4, [r3, #4]
 8004a9e:	e7c7      	b.n	8004a30 <_free_r+0x24>
 8004aa0:	bd38      	pop	{r3, r4, r5, pc}
 8004aa2:	bf00      	nop
 8004aa4:	20000134 	.word	0x20000134

08004aa8 <_malloc_r>:
 8004aa8:	b570      	push	{r4, r5, r6, lr}
 8004aaa:	1ccd      	adds	r5, r1, #3
 8004aac:	f025 0503 	bic.w	r5, r5, #3
 8004ab0:	3508      	adds	r5, #8
 8004ab2:	2d0c      	cmp	r5, #12
 8004ab4:	bf38      	it	cc
 8004ab6:	250c      	movcc	r5, #12
 8004ab8:	2d00      	cmp	r5, #0
 8004aba:	4606      	mov	r6, r0
 8004abc:	db01      	blt.n	8004ac2 <_malloc_r+0x1a>
 8004abe:	42a9      	cmp	r1, r5
 8004ac0:	d903      	bls.n	8004aca <_malloc_r+0x22>
 8004ac2:	230c      	movs	r3, #12
 8004ac4:	6033      	str	r3, [r6, #0]
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	bd70      	pop	{r4, r5, r6, pc}
 8004aca:	f000 f87f 	bl	8004bcc <__malloc_lock>
 8004ace:	4a23      	ldr	r2, [pc, #140]	; (8004b5c <_malloc_r+0xb4>)
 8004ad0:	6814      	ldr	r4, [r2, #0]
 8004ad2:	4621      	mov	r1, r4
 8004ad4:	b991      	cbnz	r1, 8004afc <_malloc_r+0x54>
 8004ad6:	4c22      	ldr	r4, [pc, #136]	; (8004b60 <_malloc_r+0xb8>)
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	b91b      	cbnz	r3, 8004ae4 <_malloc_r+0x3c>
 8004adc:	4630      	mov	r0, r6
 8004ade:	f000 f841 	bl	8004b64 <_sbrk_r>
 8004ae2:	6020      	str	r0, [r4, #0]
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	4630      	mov	r0, r6
 8004ae8:	f000 f83c 	bl	8004b64 <_sbrk_r>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	d126      	bne.n	8004b3e <_malloc_r+0x96>
 8004af0:	230c      	movs	r3, #12
 8004af2:	6033      	str	r3, [r6, #0]
 8004af4:	4630      	mov	r0, r6
 8004af6:	f000 f86a 	bl	8004bce <__malloc_unlock>
 8004afa:	e7e4      	b.n	8004ac6 <_malloc_r+0x1e>
 8004afc:	680b      	ldr	r3, [r1, #0]
 8004afe:	1b5b      	subs	r3, r3, r5
 8004b00:	d41a      	bmi.n	8004b38 <_malloc_r+0x90>
 8004b02:	2b0b      	cmp	r3, #11
 8004b04:	d90f      	bls.n	8004b26 <_malloc_r+0x7e>
 8004b06:	600b      	str	r3, [r1, #0]
 8004b08:	50cd      	str	r5, [r1, r3]
 8004b0a:	18cc      	adds	r4, r1, r3
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	f000 f85e 	bl	8004bce <__malloc_unlock>
 8004b12:	f104 000b 	add.w	r0, r4, #11
 8004b16:	1d23      	adds	r3, r4, #4
 8004b18:	f020 0007 	bic.w	r0, r0, #7
 8004b1c:	1ac3      	subs	r3, r0, r3
 8004b1e:	d01b      	beq.n	8004b58 <_malloc_r+0xb0>
 8004b20:	425a      	negs	r2, r3
 8004b22:	50e2      	str	r2, [r4, r3]
 8004b24:	bd70      	pop	{r4, r5, r6, pc}
 8004b26:	428c      	cmp	r4, r1
 8004b28:	bf0d      	iteet	eq
 8004b2a:	6863      	ldreq	r3, [r4, #4]
 8004b2c:	684b      	ldrne	r3, [r1, #4]
 8004b2e:	6063      	strne	r3, [r4, #4]
 8004b30:	6013      	streq	r3, [r2, #0]
 8004b32:	bf18      	it	ne
 8004b34:	460c      	movne	r4, r1
 8004b36:	e7e9      	b.n	8004b0c <_malloc_r+0x64>
 8004b38:	460c      	mov	r4, r1
 8004b3a:	6849      	ldr	r1, [r1, #4]
 8004b3c:	e7ca      	b.n	8004ad4 <_malloc_r+0x2c>
 8004b3e:	1cc4      	adds	r4, r0, #3
 8004b40:	f024 0403 	bic.w	r4, r4, #3
 8004b44:	42a0      	cmp	r0, r4
 8004b46:	d005      	beq.n	8004b54 <_malloc_r+0xac>
 8004b48:	1a21      	subs	r1, r4, r0
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	f000 f80a 	bl	8004b64 <_sbrk_r>
 8004b50:	3001      	adds	r0, #1
 8004b52:	d0cd      	beq.n	8004af0 <_malloc_r+0x48>
 8004b54:	6025      	str	r5, [r4, #0]
 8004b56:	e7d9      	b.n	8004b0c <_malloc_r+0x64>
 8004b58:	bd70      	pop	{r4, r5, r6, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20000134 	.word	0x20000134
 8004b60:	20000138 	.word	0x20000138

08004b64 <_sbrk_r>:
 8004b64:	b538      	push	{r3, r4, r5, lr}
 8004b66:	4c06      	ldr	r4, [pc, #24]	; (8004b80 <_sbrk_r+0x1c>)
 8004b68:	2300      	movs	r3, #0
 8004b6a:	4605      	mov	r5, r0
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	6023      	str	r3, [r4, #0]
 8004b70:	f000 fc70 	bl	8005454 <_sbrk>
 8004b74:	1c43      	adds	r3, r0, #1
 8004b76:	d102      	bne.n	8004b7e <_sbrk_r+0x1a>
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	b103      	cbz	r3, 8004b7e <_sbrk_r+0x1a>
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	bd38      	pop	{r3, r4, r5, pc}
 8004b80:	200002d4 	.word	0x200002d4

08004b84 <siprintf>:
 8004b84:	b40e      	push	{r1, r2, r3}
 8004b86:	b500      	push	{lr}
 8004b88:	b09c      	sub	sp, #112	; 0x70
 8004b8a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004b8e:	ab1d      	add	r3, sp, #116	; 0x74
 8004b90:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004b94:	9002      	str	r0, [sp, #8]
 8004b96:	9006      	str	r0, [sp, #24]
 8004b98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b9c:	480a      	ldr	r0, [pc, #40]	; (8004bc8 <siprintf+0x44>)
 8004b9e:	9104      	str	r1, [sp, #16]
 8004ba0:	9107      	str	r1, [sp, #28]
 8004ba2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004baa:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004bae:	6800      	ldr	r0, [r0, #0]
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	a902      	add	r1, sp, #8
 8004bb4:	f000 f868 	bl	8004c88 <_svfiprintf_r>
 8004bb8:	9b02      	ldr	r3, [sp, #8]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	701a      	strb	r2, [r3, #0]
 8004bbe:	b01c      	add	sp, #112	; 0x70
 8004bc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bc4:	b003      	add	sp, #12
 8004bc6:	4770      	bx	lr
 8004bc8:	20000030 	.word	0x20000030

08004bcc <__malloc_lock>:
 8004bcc:	4770      	bx	lr

08004bce <__malloc_unlock>:
 8004bce:	4770      	bx	lr

08004bd0 <__ssputs_r>:
 8004bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bd4:	688e      	ldr	r6, [r1, #8]
 8004bd6:	429e      	cmp	r6, r3
 8004bd8:	4682      	mov	sl, r0
 8004bda:	460c      	mov	r4, r1
 8004bdc:	4691      	mov	r9, r2
 8004bde:	4698      	mov	r8, r3
 8004be0:	d835      	bhi.n	8004c4e <__ssputs_r+0x7e>
 8004be2:	898a      	ldrh	r2, [r1, #12]
 8004be4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004be8:	d031      	beq.n	8004c4e <__ssputs_r+0x7e>
 8004bea:	6825      	ldr	r5, [r4, #0]
 8004bec:	6909      	ldr	r1, [r1, #16]
 8004bee:	1a6f      	subs	r7, r5, r1
 8004bf0:	6965      	ldr	r5, [r4, #20]
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004bf8:	fb95 f5f3 	sdiv	r5, r5, r3
 8004bfc:	f108 0301 	add.w	r3, r8, #1
 8004c00:	443b      	add	r3, r7
 8004c02:	429d      	cmp	r5, r3
 8004c04:	bf38      	it	cc
 8004c06:	461d      	movcc	r5, r3
 8004c08:	0553      	lsls	r3, r2, #21
 8004c0a:	d531      	bpl.n	8004c70 <__ssputs_r+0xa0>
 8004c0c:	4629      	mov	r1, r5
 8004c0e:	f7ff ff4b 	bl	8004aa8 <_malloc_r>
 8004c12:	4606      	mov	r6, r0
 8004c14:	b950      	cbnz	r0, 8004c2c <__ssputs_r+0x5c>
 8004c16:	230c      	movs	r3, #12
 8004c18:	f8ca 3000 	str.w	r3, [sl]
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c22:	81a3      	strh	r3, [r4, #12]
 8004c24:	f04f 30ff 	mov.w	r0, #4294967295
 8004c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c2c:	463a      	mov	r2, r7
 8004c2e:	6921      	ldr	r1, [r4, #16]
 8004c30:	f7ff feca 	bl	80049c8 <memcpy>
 8004c34:	89a3      	ldrh	r3, [r4, #12]
 8004c36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c3e:	81a3      	strh	r3, [r4, #12]
 8004c40:	6126      	str	r6, [r4, #16]
 8004c42:	6165      	str	r5, [r4, #20]
 8004c44:	443e      	add	r6, r7
 8004c46:	1bed      	subs	r5, r5, r7
 8004c48:	6026      	str	r6, [r4, #0]
 8004c4a:	60a5      	str	r5, [r4, #8]
 8004c4c:	4646      	mov	r6, r8
 8004c4e:	4546      	cmp	r6, r8
 8004c50:	bf28      	it	cs
 8004c52:	4646      	movcs	r6, r8
 8004c54:	4632      	mov	r2, r6
 8004c56:	4649      	mov	r1, r9
 8004c58:	6820      	ldr	r0, [r4, #0]
 8004c5a:	f000 fa9f 	bl	800519c <memmove>
 8004c5e:	68a3      	ldr	r3, [r4, #8]
 8004c60:	1b9b      	subs	r3, r3, r6
 8004c62:	60a3      	str	r3, [r4, #8]
 8004c64:	6823      	ldr	r3, [r4, #0]
 8004c66:	441e      	add	r6, r3
 8004c68:	6026      	str	r6, [r4, #0]
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c70:	462a      	mov	r2, r5
 8004c72:	f000 faad 	bl	80051d0 <_realloc_r>
 8004c76:	4606      	mov	r6, r0
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d1e1      	bne.n	8004c40 <__ssputs_r+0x70>
 8004c7c:	6921      	ldr	r1, [r4, #16]
 8004c7e:	4650      	mov	r0, sl
 8004c80:	f7ff fec4 	bl	8004a0c <_free_r>
 8004c84:	e7c7      	b.n	8004c16 <__ssputs_r+0x46>
	...

08004c88 <_svfiprintf_r>:
 8004c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c8c:	b09d      	sub	sp, #116	; 0x74
 8004c8e:	4680      	mov	r8, r0
 8004c90:	9303      	str	r3, [sp, #12]
 8004c92:	898b      	ldrh	r3, [r1, #12]
 8004c94:	061c      	lsls	r4, r3, #24
 8004c96:	460d      	mov	r5, r1
 8004c98:	4616      	mov	r6, r2
 8004c9a:	d50f      	bpl.n	8004cbc <_svfiprintf_r+0x34>
 8004c9c:	690b      	ldr	r3, [r1, #16]
 8004c9e:	b96b      	cbnz	r3, 8004cbc <_svfiprintf_r+0x34>
 8004ca0:	2140      	movs	r1, #64	; 0x40
 8004ca2:	f7ff ff01 	bl	8004aa8 <_malloc_r>
 8004ca6:	6028      	str	r0, [r5, #0]
 8004ca8:	6128      	str	r0, [r5, #16]
 8004caa:	b928      	cbnz	r0, 8004cb8 <_svfiprintf_r+0x30>
 8004cac:	230c      	movs	r3, #12
 8004cae:	f8c8 3000 	str.w	r3, [r8]
 8004cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb6:	e0c5      	b.n	8004e44 <_svfiprintf_r+0x1bc>
 8004cb8:	2340      	movs	r3, #64	; 0x40
 8004cba:	616b      	str	r3, [r5, #20]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004cc0:	2320      	movs	r3, #32
 8004cc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cc6:	2330      	movs	r3, #48	; 0x30
 8004cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ccc:	f04f 0b01 	mov.w	fp, #1
 8004cd0:	4637      	mov	r7, r6
 8004cd2:	463c      	mov	r4, r7
 8004cd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d13c      	bne.n	8004d56 <_svfiprintf_r+0xce>
 8004cdc:	ebb7 0a06 	subs.w	sl, r7, r6
 8004ce0:	d00b      	beq.n	8004cfa <_svfiprintf_r+0x72>
 8004ce2:	4653      	mov	r3, sl
 8004ce4:	4632      	mov	r2, r6
 8004ce6:	4629      	mov	r1, r5
 8004ce8:	4640      	mov	r0, r8
 8004cea:	f7ff ff71 	bl	8004bd0 <__ssputs_r>
 8004cee:	3001      	adds	r0, #1
 8004cf0:	f000 80a3 	beq.w	8004e3a <_svfiprintf_r+0x1b2>
 8004cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cf6:	4453      	add	r3, sl
 8004cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8004cfa:	783b      	ldrb	r3, [r7, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 809c 	beq.w	8004e3a <_svfiprintf_r+0x1b2>
 8004d02:	2300      	movs	r3, #0
 8004d04:	f04f 32ff 	mov.w	r2, #4294967295
 8004d08:	9304      	str	r3, [sp, #16]
 8004d0a:	9307      	str	r3, [sp, #28]
 8004d0c:	9205      	str	r2, [sp, #20]
 8004d0e:	9306      	str	r3, [sp, #24]
 8004d10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d14:	931a      	str	r3, [sp, #104]	; 0x68
 8004d16:	2205      	movs	r2, #5
 8004d18:	7821      	ldrb	r1, [r4, #0]
 8004d1a:	4850      	ldr	r0, [pc, #320]	; (8004e5c <_svfiprintf_r+0x1d4>)
 8004d1c:	f7fb fa60 	bl	80001e0 <memchr>
 8004d20:	1c67      	adds	r7, r4, #1
 8004d22:	9b04      	ldr	r3, [sp, #16]
 8004d24:	b9d8      	cbnz	r0, 8004d5e <_svfiprintf_r+0xd6>
 8004d26:	06d9      	lsls	r1, r3, #27
 8004d28:	bf44      	itt	mi
 8004d2a:	2220      	movmi	r2, #32
 8004d2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d30:	071a      	lsls	r2, r3, #28
 8004d32:	bf44      	itt	mi
 8004d34:	222b      	movmi	r2, #43	; 0x2b
 8004d36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d3a:	7822      	ldrb	r2, [r4, #0]
 8004d3c:	2a2a      	cmp	r2, #42	; 0x2a
 8004d3e:	d016      	beq.n	8004d6e <_svfiprintf_r+0xe6>
 8004d40:	9a07      	ldr	r2, [sp, #28]
 8004d42:	2100      	movs	r1, #0
 8004d44:	200a      	movs	r0, #10
 8004d46:	4627      	mov	r7, r4
 8004d48:	3401      	adds	r4, #1
 8004d4a:	783b      	ldrb	r3, [r7, #0]
 8004d4c:	3b30      	subs	r3, #48	; 0x30
 8004d4e:	2b09      	cmp	r3, #9
 8004d50:	d951      	bls.n	8004df6 <_svfiprintf_r+0x16e>
 8004d52:	b1c9      	cbz	r1, 8004d88 <_svfiprintf_r+0x100>
 8004d54:	e011      	b.n	8004d7a <_svfiprintf_r+0xf2>
 8004d56:	2b25      	cmp	r3, #37	; 0x25
 8004d58:	d0c0      	beq.n	8004cdc <_svfiprintf_r+0x54>
 8004d5a:	4627      	mov	r7, r4
 8004d5c:	e7b9      	b.n	8004cd2 <_svfiprintf_r+0x4a>
 8004d5e:	4a3f      	ldr	r2, [pc, #252]	; (8004e5c <_svfiprintf_r+0x1d4>)
 8004d60:	1a80      	subs	r0, r0, r2
 8004d62:	fa0b f000 	lsl.w	r0, fp, r0
 8004d66:	4318      	orrs	r0, r3
 8004d68:	9004      	str	r0, [sp, #16]
 8004d6a:	463c      	mov	r4, r7
 8004d6c:	e7d3      	b.n	8004d16 <_svfiprintf_r+0x8e>
 8004d6e:	9a03      	ldr	r2, [sp, #12]
 8004d70:	1d11      	adds	r1, r2, #4
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	9103      	str	r1, [sp, #12]
 8004d76:	2a00      	cmp	r2, #0
 8004d78:	db01      	blt.n	8004d7e <_svfiprintf_r+0xf6>
 8004d7a:	9207      	str	r2, [sp, #28]
 8004d7c:	e004      	b.n	8004d88 <_svfiprintf_r+0x100>
 8004d7e:	4252      	negs	r2, r2
 8004d80:	f043 0302 	orr.w	r3, r3, #2
 8004d84:	9207      	str	r2, [sp, #28]
 8004d86:	9304      	str	r3, [sp, #16]
 8004d88:	783b      	ldrb	r3, [r7, #0]
 8004d8a:	2b2e      	cmp	r3, #46	; 0x2e
 8004d8c:	d10e      	bne.n	8004dac <_svfiprintf_r+0x124>
 8004d8e:	787b      	ldrb	r3, [r7, #1]
 8004d90:	2b2a      	cmp	r3, #42	; 0x2a
 8004d92:	f107 0101 	add.w	r1, r7, #1
 8004d96:	d132      	bne.n	8004dfe <_svfiprintf_r+0x176>
 8004d98:	9b03      	ldr	r3, [sp, #12]
 8004d9a:	1d1a      	adds	r2, r3, #4
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	9203      	str	r2, [sp, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	bfb8      	it	lt
 8004da4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004da8:	3702      	adds	r7, #2
 8004daa:	9305      	str	r3, [sp, #20]
 8004dac:	4c2c      	ldr	r4, [pc, #176]	; (8004e60 <_svfiprintf_r+0x1d8>)
 8004dae:	7839      	ldrb	r1, [r7, #0]
 8004db0:	2203      	movs	r2, #3
 8004db2:	4620      	mov	r0, r4
 8004db4:	f7fb fa14 	bl	80001e0 <memchr>
 8004db8:	b138      	cbz	r0, 8004dca <_svfiprintf_r+0x142>
 8004dba:	2340      	movs	r3, #64	; 0x40
 8004dbc:	1b00      	subs	r0, r0, r4
 8004dbe:	fa03 f000 	lsl.w	r0, r3, r0
 8004dc2:	9b04      	ldr	r3, [sp, #16]
 8004dc4:	4303      	orrs	r3, r0
 8004dc6:	9304      	str	r3, [sp, #16]
 8004dc8:	3701      	adds	r7, #1
 8004dca:	7839      	ldrb	r1, [r7, #0]
 8004dcc:	4825      	ldr	r0, [pc, #148]	; (8004e64 <_svfiprintf_r+0x1dc>)
 8004dce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004dd2:	2206      	movs	r2, #6
 8004dd4:	1c7e      	adds	r6, r7, #1
 8004dd6:	f7fb fa03 	bl	80001e0 <memchr>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d035      	beq.n	8004e4a <_svfiprintf_r+0x1c2>
 8004dde:	4b22      	ldr	r3, [pc, #136]	; (8004e68 <_svfiprintf_r+0x1e0>)
 8004de0:	b9fb      	cbnz	r3, 8004e22 <_svfiprintf_r+0x19a>
 8004de2:	9b03      	ldr	r3, [sp, #12]
 8004de4:	3307      	adds	r3, #7
 8004de6:	f023 0307 	bic.w	r3, r3, #7
 8004dea:	3308      	adds	r3, #8
 8004dec:	9303      	str	r3, [sp, #12]
 8004dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004df0:	444b      	add	r3, r9
 8004df2:	9309      	str	r3, [sp, #36]	; 0x24
 8004df4:	e76c      	b.n	8004cd0 <_svfiprintf_r+0x48>
 8004df6:	fb00 3202 	mla	r2, r0, r2, r3
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	e7a3      	b.n	8004d46 <_svfiprintf_r+0xbe>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	9305      	str	r3, [sp, #20]
 8004e02:	4618      	mov	r0, r3
 8004e04:	240a      	movs	r4, #10
 8004e06:	460f      	mov	r7, r1
 8004e08:	3101      	adds	r1, #1
 8004e0a:	783a      	ldrb	r2, [r7, #0]
 8004e0c:	3a30      	subs	r2, #48	; 0x30
 8004e0e:	2a09      	cmp	r2, #9
 8004e10:	d903      	bls.n	8004e1a <_svfiprintf_r+0x192>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0ca      	beq.n	8004dac <_svfiprintf_r+0x124>
 8004e16:	9005      	str	r0, [sp, #20]
 8004e18:	e7c8      	b.n	8004dac <_svfiprintf_r+0x124>
 8004e1a:	fb04 2000 	mla	r0, r4, r0, r2
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e7f1      	b.n	8004e06 <_svfiprintf_r+0x17e>
 8004e22:	ab03      	add	r3, sp, #12
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	462a      	mov	r2, r5
 8004e28:	4b10      	ldr	r3, [pc, #64]	; (8004e6c <_svfiprintf_r+0x1e4>)
 8004e2a:	a904      	add	r1, sp, #16
 8004e2c:	4640      	mov	r0, r8
 8004e2e:	f3af 8000 	nop.w
 8004e32:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e36:	4681      	mov	r9, r0
 8004e38:	d1d9      	bne.n	8004dee <_svfiprintf_r+0x166>
 8004e3a:	89ab      	ldrh	r3, [r5, #12]
 8004e3c:	065b      	lsls	r3, r3, #25
 8004e3e:	f53f af38 	bmi.w	8004cb2 <_svfiprintf_r+0x2a>
 8004e42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e44:	b01d      	add	sp, #116	; 0x74
 8004e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e4a:	ab03      	add	r3, sp, #12
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	462a      	mov	r2, r5
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <_svfiprintf_r+0x1e4>)
 8004e52:	a904      	add	r1, sp, #16
 8004e54:	4640      	mov	r0, r8
 8004e56:	f000 f881 	bl	8004f5c <_printf_i>
 8004e5a:	e7ea      	b.n	8004e32 <_svfiprintf_r+0x1aa>
 8004e5c:	080054f0 	.word	0x080054f0
 8004e60:	080054f6 	.word	0x080054f6
 8004e64:	080054fa 	.word	0x080054fa
 8004e68:	00000000 	.word	0x00000000
 8004e6c:	08004bd1 	.word	0x08004bd1

08004e70 <_printf_common>:
 8004e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e74:	4691      	mov	r9, r2
 8004e76:	461f      	mov	r7, r3
 8004e78:	688a      	ldr	r2, [r1, #8]
 8004e7a:	690b      	ldr	r3, [r1, #16]
 8004e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e80:	4293      	cmp	r3, r2
 8004e82:	bfb8      	it	lt
 8004e84:	4613      	movlt	r3, r2
 8004e86:	f8c9 3000 	str.w	r3, [r9]
 8004e8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e8e:	4606      	mov	r6, r0
 8004e90:	460c      	mov	r4, r1
 8004e92:	b112      	cbz	r2, 8004e9a <_printf_common+0x2a>
 8004e94:	3301      	adds	r3, #1
 8004e96:	f8c9 3000 	str.w	r3, [r9]
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	0699      	lsls	r1, r3, #26
 8004e9e:	bf42      	ittt	mi
 8004ea0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ea4:	3302      	addmi	r3, #2
 8004ea6:	f8c9 3000 	strmi.w	r3, [r9]
 8004eaa:	6825      	ldr	r5, [r4, #0]
 8004eac:	f015 0506 	ands.w	r5, r5, #6
 8004eb0:	d107      	bne.n	8004ec2 <_printf_common+0x52>
 8004eb2:	f104 0a19 	add.w	sl, r4, #25
 8004eb6:	68e3      	ldr	r3, [r4, #12]
 8004eb8:	f8d9 2000 	ldr.w	r2, [r9]
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	429d      	cmp	r5, r3
 8004ec0:	db29      	blt.n	8004f16 <_printf_common+0xa6>
 8004ec2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ec6:	6822      	ldr	r2, [r4, #0]
 8004ec8:	3300      	adds	r3, #0
 8004eca:	bf18      	it	ne
 8004ecc:	2301      	movne	r3, #1
 8004ece:	0692      	lsls	r2, r2, #26
 8004ed0:	d42e      	bmi.n	8004f30 <_printf_common+0xc0>
 8004ed2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ed6:	4639      	mov	r1, r7
 8004ed8:	4630      	mov	r0, r6
 8004eda:	47c0      	blx	r8
 8004edc:	3001      	adds	r0, #1
 8004ede:	d021      	beq.n	8004f24 <_printf_common+0xb4>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	68e5      	ldr	r5, [r4, #12]
 8004ee4:	f8d9 2000 	ldr.w	r2, [r9]
 8004ee8:	f003 0306 	and.w	r3, r3, #6
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	bf08      	it	eq
 8004ef0:	1aad      	subeq	r5, r5, r2
 8004ef2:	68a3      	ldr	r3, [r4, #8]
 8004ef4:	6922      	ldr	r2, [r4, #16]
 8004ef6:	bf0c      	ite	eq
 8004ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004efc:	2500      	movne	r5, #0
 8004efe:	4293      	cmp	r3, r2
 8004f00:	bfc4      	itt	gt
 8004f02:	1a9b      	subgt	r3, r3, r2
 8004f04:	18ed      	addgt	r5, r5, r3
 8004f06:	f04f 0900 	mov.w	r9, #0
 8004f0a:	341a      	adds	r4, #26
 8004f0c:	454d      	cmp	r5, r9
 8004f0e:	d11b      	bne.n	8004f48 <_printf_common+0xd8>
 8004f10:	2000      	movs	r0, #0
 8004f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f16:	2301      	movs	r3, #1
 8004f18:	4652      	mov	r2, sl
 8004f1a:	4639      	mov	r1, r7
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	47c0      	blx	r8
 8004f20:	3001      	adds	r0, #1
 8004f22:	d103      	bne.n	8004f2c <_printf_common+0xbc>
 8004f24:	f04f 30ff 	mov.w	r0, #4294967295
 8004f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f2c:	3501      	adds	r5, #1
 8004f2e:	e7c2      	b.n	8004eb6 <_printf_common+0x46>
 8004f30:	18e1      	adds	r1, r4, r3
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	2030      	movs	r0, #48	; 0x30
 8004f36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f3a:	4422      	add	r2, r4
 8004f3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f44:	3302      	adds	r3, #2
 8004f46:	e7c4      	b.n	8004ed2 <_printf_common+0x62>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	4622      	mov	r2, r4
 8004f4c:	4639      	mov	r1, r7
 8004f4e:	4630      	mov	r0, r6
 8004f50:	47c0      	blx	r8
 8004f52:	3001      	adds	r0, #1
 8004f54:	d0e6      	beq.n	8004f24 <_printf_common+0xb4>
 8004f56:	f109 0901 	add.w	r9, r9, #1
 8004f5a:	e7d7      	b.n	8004f0c <_printf_common+0x9c>

08004f5c <_printf_i>:
 8004f5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f60:	4617      	mov	r7, r2
 8004f62:	7e0a      	ldrb	r2, [r1, #24]
 8004f64:	b085      	sub	sp, #20
 8004f66:	2a6e      	cmp	r2, #110	; 0x6e
 8004f68:	4698      	mov	r8, r3
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	460c      	mov	r4, r1
 8004f6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f70:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004f74:	f000 80bc 	beq.w	80050f0 <_printf_i+0x194>
 8004f78:	d81a      	bhi.n	8004fb0 <_printf_i+0x54>
 8004f7a:	2a63      	cmp	r2, #99	; 0x63
 8004f7c:	d02e      	beq.n	8004fdc <_printf_i+0x80>
 8004f7e:	d80a      	bhi.n	8004f96 <_printf_i+0x3a>
 8004f80:	2a00      	cmp	r2, #0
 8004f82:	f000 80c8 	beq.w	8005116 <_printf_i+0x1ba>
 8004f86:	2a58      	cmp	r2, #88	; 0x58
 8004f88:	f000 808a 	beq.w	80050a0 <_printf_i+0x144>
 8004f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f90:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004f94:	e02a      	b.n	8004fec <_printf_i+0x90>
 8004f96:	2a64      	cmp	r2, #100	; 0x64
 8004f98:	d001      	beq.n	8004f9e <_printf_i+0x42>
 8004f9a:	2a69      	cmp	r2, #105	; 0x69
 8004f9c:	d1f6      	bne.n	8004f8c <_printf_i+0x30>
 8004f9e:	6821      	ldr	r1, [r4, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004fa6:	d023      	beq.n	8004ff0 <_printf_i+0x94>
 8004fa8:	1d11      	adds	r1, r2, #4
 8004faa:	6019      	str	r1, [r3, #0]
 8004fac:	6813      	ldr	r3, [r2, #0]
 8004fae:	e027      	b.n	8005000 <_printf_i+0xa4>
 8004fb0:	2a73      	cmp	r2, #115	; 0x73
 8004fb2:	f000 80b4 	beq.w	800511e <_printf_i+0x1c2>
 8004fb6:	d808      	bhi.n	8004fca <_printf_i+0x6e>
 8004fb8:	2a6f      	cmp	r2, #111	; 0x6f
 8004fba:	d02a      	beq.n	8005012 <_printf_i+0xb6>
 8004fbc:	2a70      	cmp	r2, #112	; 0x70
 8004fbe:	d1e5      	bne.n	8004f8c <_printf_i+0x30>
 8004fc0:	680a      	ldr	r2, [r1, #0]
 8004fc2:	f042 0220 	orr.w	r2, r2, #32
 8004fc6:	600a      	str	r2, [r1, #0]
 8004fc8:	e003      	b.n	8004fd2 <_printf_i+0x76>
 8004fca:	2a75      	cmp	r2, #117	; 0x75
 8004fcc:	d021      	beq.n	8005012 <_printf_i+0xb6>
 8004fce:	2a78      	cmp	r2, #120	; 0x78
 8004fd0:	d1dc      	bne.n	8004f8c <_printf_i+0x30>
 8004fd2:	2278      	movs	r2, #120	; 0x78
 8004fd4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004fd8:	496e      	ldr	r1, [pc, #440]	; (8005194 <_printf_i+0x238>)
 8004fda:	e064      	b.n	80050a6 <_printf_i+0x14a>
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004fe2:	1d11      	adds	r1, r2, #4
 8004fe4:	6019      	str	r1, [r3, #0]
 8004fe6:	6813      	ldr	r3, [r2, #0]
 8004fe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0a3      	b.n	8005138 <_printf_i+0x1dc>
 8004ff0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004ff4:	f102 0104 	add.w	r1, r2, #4
 8004ff8:	6019      	str	r1, [r3, #0]
 8004ffa:	d0d7      	beq.n	8004fac <_printf_i+0x50>
 8004ffc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005000:	2b00      	cmp	r3, #0
 8005002:	da03      	bge.n	800500c <_printf_i+0xb0>
 8005004:	222d      	movs	r2, #45	; 0x2d
 8005006:	425b      	negs	r3, r3
 8005008:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800500c:	4962      	ldr	r1, [pc, #392]	; (8005198 <_printf_i+0x23c>)
 800500e:	220a      	movs	r2, #10
 8005010:	e017      	b.n	8005042 <_printf_i+0xe6>
 8005012:	6820      	ldr	r0, [r4, #0]
 8005014:	6819      	ldr	r1, [r3, #0]
 8005016:	f010 0f80 	tst.w	r0, #128	; 0x80
 800501a:	d003      	beq.n	8005024 <_printf_i+0xc8>
 800501c:	1d08      	adds	r0, r1, #4
 800501e:	6018      	str	r0, [r3, #0]
 8005020:	680b      	ldr	r3, [r1, #0]
 8005022:	e006      	b.n	8005032 <_printf_i+0xd6>
 8005024:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005028:	f101 0004 	add.w	r0, r1, #4
 800502c:	6018      	str	r0, [r3, #0]
 800502e:	d0f7      	beq.n	8005020 <_printf_i+0xc4>
 8005030:	880b      	ldrh	r3, [r1, #0]
 8005032:	4959      	ldr	r1, [pc, #356]	; (8005198 <_printf_i+0x23c>)
 8005034:	2a6f      	cmp	r2, #111	; 0x6f
 8005036:	bf14      	ite	ne
 8005038:	220a      	movne	r2, #10
 800503a:	2208      	moveq	r2, #8
 800503c:	2000      	movs	r0, #0
 800503e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005042:	6865      	ldr	r5, [r4, #4]
 8005044:	60a5      	str	r5, [r4, #8]
 8005046:	2d00      	cmp	r5, #0
 8005048:	f2c0 809c 	blt.w	8005184 <_printf_i+0x228>
 800504c:	6820      	ldr	r0, [r4, #0]
 800504e:	f020 0004 	bic.w	r0, r0, #4
 8005052:	6020      	str	r0, [r4, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d13f      	bne.n	80050d8 <_printf_i+0x17c>
 8005058:	2d00      	cmp	r5, #0
 800505a:	f040 8095 	bne.w	8005188 <_printf_i+0x22c>
 800505e:	4675      	mov	r5, lr
 8005060:	2a08      	cmp	r2, #8
 8005062:	d10b      	bne.n	800507c <_printf_i+0x120>
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	07da      	lsls	r2, r3, #31
 8005068:	d508      	bpl.n	800507c <_printf_i+0x120>
 800506a:	6923      	ldr	r3, [r4, #16]
 800506c:	6862      	ldr	r2, [r4, #4]
 800506e:	429a      	cmp	r2, r3
 8005070:	bfde      	ittt	le
 8005072:	2330      	movle	r3, #48	; 0x30
 8005074:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005078:	f105 35ff 	addle.w	r5, r5, #4294967295
 800507c:	ebae 0305 	sub.w	r3, lr, r5
 8005080:	6123      	str	r3, [r4, #16]
 8005082:	f8cd 8000 	str.w	r8, [sp]
 8005086:	463b      	mov	r3, r7
 8005088:	aa03      	add	r2, sp, #12
 800508a:	4621      	mov	r1, r4
 800508c:	4630      	mov	r0, r6
 800508e:	f7ff feef 	bl	8004e70 <_printf_common>
 8005092:	3001      	adds	r0, #1
 8005094:	d155      	bne.n	8005142 <_printf_i+0x1e6>
 8005096:	f04f 30ff 	mov.w	r0, #4294967295
 800509a:	b005      	add	sp, #20
 800509c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050a0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80050a4:	493c      	ldr	r1, [pc, #240]	; (8005198 <_printf_i+0x23c>)
 80050a6:	6822      	ldr	r2, [r4, #0]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80050ae:	f100 0504 	add.w	r5, r0, #4
 80050b2:	601d      	str	r5, [r3, #0]
 80050b4:	d001      	beq.n	80050ba <_printf_i+0x15e>
 80050b6:	6803      	ldr	r3, [r0, #0]
 80050b8:	e002      	b.n	80050c0 <_printf_i+0x164>
 80050ba:	0655      	lsls	r5, r2, #25
 80050bc:	d5fb      	bpl.n	80050b6 <_printf_i+0x15a>
 80050be:	8803      	ldrh	r3, [r0, #0]
 80050c0:	07d0      	lsls	r0, r2, #31
 80050c2:	bf44      	itt	mi
 80050c4:	f042 0220 	orrmi.w	r2, r2, #32
 80050c8:	6022      	strmi	r2, [r4, #0]
 80050ca:	b91b      	cbnz	r3, 80050d4 <_printf_i+0x178>
 80050cc:	6822      	ldr	r2, [r4, #0]
 80050ce:	f022 0220 	bic.w	r2, r2, #32
 80050d2:	6022      	str	r2, [r4, #0]
 80050d4:	2210      	movs	r2, #16
 80050d6:	e7b1      	b.n	800503c <_printf_i+0xe0>
 80050d8:	4675      	mov	r5, lr
 80050da:	fbb3 f0f2 	udiv	r0, r3, r2
 80050de:	fb02 3310 	mls	r3, r2, r0, r3
 80050e2:	5ccb      	ldrb	r3, [r1, r3]
 80050e4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80050e8:	4603      	mov	r3, r0
 80050ea:	2800      	cmp	r0, #0
 80050ec:	d1f5      	bne.n	80050da <_printf_i+0x17e>
 80050ee:	e7b7      	b.n	8005060 <_printf_i+0x104>
 80050f0:	6808      	ldr	r0, [r1, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	6949      	ldr	r1, [r1, #20]
 80050f6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80050fa:	d004      	beq.n	8005106 <_printf_i+0x1aa>
 80050fc:	1d10      	adds	r0, r2, #4
 80050fe:	6018      	str	r0, [r3, #0]
 8005100:	6813      	ldr	r3, [r2, #0]
 8005102:	6019      	str	r1, [r3, #0]
 8005104:	e007      	b.n	8005116 <_printf_i+0x1ba>
 8005106:	f010 0f40 	tst.w	r0, #64	; 0x40
 800510a:	f102 0004 	add.w	r0, r2, #4
 800510e:	6018      	str	r0, [r3, #0]
 8005110:	6813      	ldr	r3, [r2, #0]
 8005112:	d0f6      	beq.n	8005102 <_printf_i+0x1a6>
 8005114:	8019      	strh	r1, [r3, #0]
 8005116:	2300      	movs	r3, #0
 8005118:	6123      	str	r3, [r4, #16]
 800511a:	4675      	mov	r5, lr
 800511c:	e7b1      	b.n	8005082 <_printf_i+0x126>
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	1d11      	adds	r1, r2, #4
 8005122:	6019      	str	r1, [r3, #0]
 8005124:	6815      	ldr	r5, [r2, #0]
 8005126:	6862      	ldr	r2, [r4, #4]
 8005128:	2100      	movs	r1, #0
 800512a:	4628      	mov	r0, r5
 800512c:	f7fb f858 	bl	80001e0 <memchr>
 8005130:	b108      	cbz	r0, 8005136 <_printf_i+0x1da>
 8005132:	1b40      	subs	r0, r0, r5
 8005134:	6060      	str	r0, [r4, #4]
 8005136:	6863      	ldr	r3, [r4, #4]
 8005138:	6123      	str	r3, [r4, #16]
 800513a:	2300      	movs	r3, #0
 800513c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005140:	e79f      	b.n	8005082 <_printf_i+0x126>
 8005142:	6923      	ldr	r3, [r4, #16]
 8005144:	462a      	mov	r2, r5
 8005146:	4639      	mov	r1, r7
 8005148:	4630      	mov	r0, r6
 800514a:	47c0      	blx	r8
 800514c:	3001      	adds	r0, #1
 800514e:	d0a2      	beq.n	8005096 <_printf_i+0x13a>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	079b      	lsls	r3, r3, #30
 8005154:	d507      	bpl.n	8005166 <_printf_i+0x20a>
 8005156:	2500      	movs	r5, #0
 8005158:	f104 0919 	add.w	r9, r4, #25
 800515c:	68e3      	ldr	r3, [r4, #12]
 800515e:	9a03      	ldr	r2, [sp, #12]
 8005160:	1a9b      	subs	r3, r3, r2
 8005162:	429d      	cmp	r5, r3
 8005164:	db05      	blt.n	8005172 <_printf_i+0x216>
 8005166:	68e0      	ldr	r0, [r4, #12]
 8005168:	9b03      	ldr	r3, [sp, #12]
 800516a:	4298      	cmp	r0, r3
 800516c:	bfb8      	it	lt
 800516e:	4618      	movlt	r0, r3
 8005170:	e793      	b.n	800509a <_printf_i+0x13e>
 8005172:	2301      	movs	r3, #1
 8005174:	464a      	mov	r2, r9
 8005176:	4639      	mov	r1, r7
 8005178:	4630      	mov	r0, r6
 800517a:	47c0      	blx	r8
 800517c:	3001      	adds	r0, #1
 800517e:	d08a      	beq.n	8005096 <_printf_i+0x13a>
 8005180:	3501      	adds	r5, #1
 8005182:	e7eb      	b.n	800515c <_printf_i+0x200>
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1a7      	bne.n	80050d8 <_printf_i+0x17c>
 8005188:	780b      	ldrb	r3, [r1, #0]
 800518a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800518e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005192:	e765      	b.n	8005060 <_printf_i+0x104>
 8005194:	08005512 	.word	0x08005512
 8005198:	08005501 	.word	0x08005501

0800519c <memmove>:
 800519c:	4288      	cmp	r0, r1
 800519e:	b510      	push	{r4, lr}
 80051a0:	eb01 0302 	add.w	r3, r1, r2
 80051a4:	d803      	bhi.n	80051ae <memmove+0x12>
 80051a6:	1e42      	subs	r2, r0, #1
 80051a8:	4299      	cmp	r1, r3
 80051aa:	d10c      	bne.n	80051c6 <memmove+0x2a>
 80051ac:	bd10      	pop	{r4, pc}
 80051ae:	4298      	cmp	r0, r3
 80051b0:	d2f9      	bcs.n	80051a6 <memmove+0xa>
 80051b2:	1881      	adds	r1, r0, r2
 80051b4:	1ad2      	subs	r2, r2, r3
 80051b6:	42d3      	cmn	r3, r2
 80051b8:	d100      	bne.n	80051bc <memmove+0x20>
 80051ba:	bd10      	pop	{r4, pc}
 80051bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051c0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80051c4:	e7f7      	b.n	80051b6 <memmove+0x1a>
 80051c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80051ce:	e7eb      	b.n	80051a8 <memmove+0xc>

080051d0 <_realloc_r>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	4607      	mov	r7, r0
 80051d4:	4614      	mov	r4, r2
 80051d6:	460e      	mov	r6, r1
 80051d8:	b921      	cbnz	r1, 80051e4 <_realloc_r+0x14>
 80051da:	4611      	mov	r1, r2
 80051dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051e0:	f7ff bc62 	b.w	8004aa8 <_malloc_r>
 80051e4:	b922      	cbnz	r2, 80051f0 <_realloc_r+0x20>
 80051e6:	f7ff fc11 	bl	8004a0c <_free_r>
 80051ea:	4625      	mov	r5, r4
 80051ec:	4628      	mov	r0, r5
 80051ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051f0:	f000 f814 	bl	800521c <_malloc_usable_size_r>
 80051f4:	4284      	cmp	r4, r0
 80051f6:	d90f      	bls.n	8005218 <_realloc_r+0x48>
 80051f8:	4621      	mov	r1, r4
 80051fa:	4638      	mov	r0, r7
 80051fc:	f7ff fc54 	bl	8004aa8 <_malloc_r>
 8005200:	4605      	mov	r5, r0
 8005202:	2800      	cmp	r0, #0
 8005204:	d0f2      	beq.n	80051ec <_realloc_r+0x1c>
 8005206:	4631      	mov	r1, r6
 8005208:	4622      	mov	r2, r4
 800520a:	f7ff fbdd 	bl	80049c8 <memcpy>
 800520e:	4631      	mov	r1, r6
 8005210:	4638      	mov	r0, r7
 8005212:	f7ff fbfb 	bl	8004a0c <_free_r>
 8005216:	e7e9      	b.n	80051ec <_realloc_r+0x1c>
 8005218:	4635      	mov	r5, r6
 800521a:	e7e7      	b.n	80051ec <_realloc_r+0x1c>

0800521c <_malloc_usable_size_r>:
 800521c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005220:	2800      	cmp	r0, #0
 8005222:	f1a0 0004 	sub.w	r0, r0, #4
 8005226:	bfbc      	itt	lt
 8005228:	580b      	ldrlt	r3, [r1, r0]
 800522a:	18c0      	addlt	r0, r0, r3
 800522c:	4770      	bx	lr
	...

08005230 <sqrt>:
 8005230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005234:	ed2d 8b02 	vpush	{d8}
 8005238:	b08b      	sub	sp, #44	; 0x2c
 800523a:	ec55 4b10 	vmov	r4, r5, d0
 800523e:	f000 f851 	bl	80052e4 <__ieee754_sqrt>
 8005242:	4b26      	ldr	r3, [pc, #152]	; (80052dc <sqrt+0xac>)
 8005244:	eeb0 8a40 	vmov.f32	s16, s0
 8005248:	eef0 8a60 	vmov.f32	s17, s1
 800524c:	f993 6000 	ldrsb.w	r6, [r3]
 8005250:	1c73      	adds	r3, r6, #1
 8005252:	d02a      	beq.n	80052aa <sqrt+0x7a>
 8005254:	4622      	mov	r2, r4
 8005256:	462b      	mov	r3, r5
 8005258:	4620      	mov	r0, r4
 800525a:	4629      	mov	r1, r5
 800525c:	f7fb fc62 	bl	8000b24 <__aeabi_dcmpun>
 8005260:	4607      	mov	r7, r0
 8005262:	bb10      	cbnz	r0, 80052aa <sqrt+0x7a>
 8005264:	f04f 0800 	mov.w	r8, #0
 8005268:	f04f 0900 	mov.w	r9, #0
 800526c:	4642      	mov	r2, r8
 800526e:	464b      	mov	r3, r9
 8005270:	4620      	mov	r0, r4
 8005272:	4629      	mov	r1, r5
 8005274:	f7fb fc2e 	bl	8000ad4 <__aeabi_dcmplt>
 8005278:	b1b8      	cbz	r0, 80052aa <sqrt+0x7a>
 800527a:	2301      	movs	r3, #1
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	4b18      	ldr	r3, [pc, #96]	; (80052e0 <sqrt+0xb0>)
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	9708      	str	r7, [sp, #32]
 8005284:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005288:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800528c:	b9b6      	cbnz	r6, 80052bc <sqrt+0x8c>
 800528e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005292:	4668      	mov	r0, sp
 8005294:	f000 f8d6 	bl	8005444 <matherr>
 8005298:	b1d0      	cbz	r0, 80052d0 <sqrt+0xa0>
 800529a:	9b08      	ldr	r3, [sp, #32]
 800529c:	b11b      	cbz	r3, 80052a6 <sqrt+0x76>
 800529e:	f000 f8d3 	bl	8005448 <__errno>
 80052a2:	9b08      	ldr	r3, [sp, #32]
 80052a4:	6003      	str	r3, [r0, #0]
 80052a6:	ed9d 8b06 	vldr	d8, [sp, #24]
 80052aa:	eeb0 0a48 	vmov.f32	s0, s16
 80052ae:	eef0 0a68 	vmov.f32	s1, s17
 80052b2:	b00b      	add	sp, #44	; 0x2c
 80052b4:	ecbd 8b02 	vpop	{d8}
 80052b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052bc:	4642      	mov	r2, r8
 80052be:	464b      	mov	r3, r9
 80052c0:	4640      	mov	r0, r8
 80052c2:	4649      	mov	r1, r9
 80052c4:	f7fb fabe 	bl	8000844 <__aeabi_ddiv>
 80052c8:	2e02      	cmp	r6, #2
 80052ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80052ce:	d1e0      	bne.n	8005292 <sqrt+0x62>
 80052d0:	f000 f8ba 	bl	8005448 <__errno>
 80052d4:	2321      	movs	r3, #33	; 0x21
 80052d6:	6003      	str	r3, [r0, #0]
 80052d8:	e7df      	b.n	800529a <sqrt+0x6a>
 80052da:	bf00      	nop
 80052dc:	20000094 	.word	0x20000094
 80052e0:	08005523 	.word	0x08005523

080052e4 <__ieee754_sqrt>:
 80052e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e8:	ec55 4b10 	vmov	r4, r5, d0
 80052ec:	4e54      	ldr	r6, [pc, #336]	; (8005440 <__ieee754_sqrt+0x15c>)
 80052ee:	43ae      	bics	r6, r5
 80052f0:	ee10 0a10 	vmov	r0, s0
 80052f4:	462b      	mov	r3, r5
 80052f6:	462a      	mov	r2, r5
 80052f8:	4621      	mov	r1, r4
 80052fa:	d113      	bne.n	8005324 <__ieee754_sqrt+0x40>
 80052fc:	ee10 2a10 	vmov	r2, s0
 8005300:	462b      	mov	r3, r5
 8005302:	ee10 0a10 	vmov	r0, s0
 8005306:	4629      	mov	r1, r5
 8005308:	f7fb f972 	bl	80005f0 <__aeabi_dmul>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4620      	mov	r0, r4
 8005312:	4629      	mov	r1, r5
 8005314:	f7fa ffba 	bl	800028c <__adddf3>
 8005318:	4604      	mov	r4, r0
 800531a:	460d      	mov	r5, r1
 800531c:	ec45 4b10 	vmov	d0, r4, r5
 8005320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005324:	2d00      	cmp	r5, #0
 8005326:	dc10      	bgt.n	800534a <__ieee754_sqrt+0x66>
 8005328:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800532c:	4330      	orrs	r0, r6
 800532e:	d0f5      	beq.n	800531c <__ieee754_sqrt+0x38>
 8005330:	b15d      	cbz	r5, 800534a <__ieee754_sqrt+0x66>
 8005332:	ee10 2a10 	vmov	r2, s0
 8005336:	462b      	mov	r3, r5
 8005338:	4620      	mov	r0, r4
 800533a:	4629      	mov	r1, r5
 800533c:	f7fa ffa4 	bl	8000288 <__aeabi_dsub>
 8005340:	4602      	mov	r2, r0
 8005342:	460b      	mov	r3, r1
 8005344:	f7fb fa7e 	bl	8000844 <__aeabi_ddiv>
 8005348:	e7e6      	b.n	8005318 <__ieee754_sqrt+0x34>
 800534a:	151b      	asrs	r3, r3, #20
 800534c:	d10c      	bne.n	8005368 <__ieee754_sqrt+0x84>
 800534e:	2a00      	cmp	r2, #0
 8005350:	d06d      	beq.n	800542e <__ieee754_sqrt+0x14a>
 8005352:	2000      	movs	r0, #0
 8005354:	02d6      	lsls	r6, r2, #11
 8005356:	d56e      	bpl.n	8005436 <__ieee754_sqrt+0x152>
 8005358:	1e44      	subs	r4, r0, #1
 800535a:	1b1b      	subs	r3, r3, r4
 800535c:	f1c0 0420 	rsb	r4, r0, #32
 8005360:	fa21 f404 	lsr.w	r4, r1, r4
 8005364:	4322      	orrs	r2, r4
 8005366:	4081      	lsls	r1, r0
 8005368:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800536c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005370:	07dd      	lsls	r5, r3, #31
 8005372:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005376:	bf42      	ittt	mi
 8005378:	0052      	lslmi	r2, r2, #1
 800537a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800537e:	0049      	lslmi	r1, r1, #1
 8005380:	1058      	asrs	r0, r3, #1
 8005382:	2500      	movs	r5, #0
 8005384:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8005388:	441a      	add	r2, r3
 800538a:	0049      	lsls	r1, r1, #1
 800538c:	2316      	movs	r3, #22
 800538e:	462c      	mov	r4, r5
 8005390:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005394:	19a7      	adds	r7, r4, r6
 8005396:	4297      	cmp	r7, r2
 8005398:	bfde      	ittt	le
 800539a:	1bd2      	suble	r2, r2, r7
 800539c:	19bc      	addle	r4, r7, r6
 800539e:	19ad      	addle	r5, r5, r6
 80053a0:	0052      	lsls	r2, r2, #1
 80053a2:	3b01      	subs	r3, #1
 80053a4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80053a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80053ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80053b0:	d1f0      	bne.n	8005394 <__ieee754_sqrt+0xb0>
 80053b2:	f04f 0e20 	mov.w	lr, #32
 80053b6:	469c      	mov	ip, r3
 80053b8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80053bc:	42a2      	cmp	r2, r4
 80053be:	eb06 070c 	add.w	r7, r6, ip
 80053c2:	dc02      	bgt.n	80053ca <__ieee754_sqrt+0xe6>
 80053c4:	d112      	bne.n	80053ec <__ieee754_sqrt+0x108>
 80053c6:	428f      	cmp	r7, r1
 80053c8:	d810      	bhi.n	80053ec <__ieee754_sqrt+0x108>
 80053ca:	2f00      	cmp	r7, #0
 80053cc:	eb07 0c06 	add.w	ip, r7, r6
 80053d0:	da34      	bge.n	800543c <__ieee754_sqrt+0x158>
 80053d2:	f1bc 0f00 	cmp.w	ip, #0
 80053d6:	db31      	blt.n	800543c <__ieee754_sqrt+0x158>
 80053d8:	f104 0801 	add.w	r8, r4, #1
 80053dc:	1b12      	subs	r2, r2, r4
 80053de:	428f      	cmp	r7, r1
 80053e0:	bf88      	it	hi
 80053e2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80053e6:	1bc9      	subs	r1, r1, r7
 80053e8:	4433      	add	r3, r6
 80053ea:	4644      	mov	r4, r8
 80053ec:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80053f0:	f1be 0e01 	subs.w	lr, lr, #1
 80053f4:	443a      	add	r2, r7
 80053f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80053fa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80053fe:	d1dd      	bne.n	80053bc <__ieee754_sqrt+0xd8>
 8005400:	430a      	orrs	r2, r1
 8005402:	d006      	beq.n	8005412 <__ieee754_sqrt+0x12e>
 8005404:	1c5c      	adds	r4, r3, #1
 8005406:	bf13      	iteet	ne
 8005408:	3301      	addne	r3, #1
 800540a:	3501      	addeq	r5, #1
 800540c:	4673      	moveq	r3, lr
 800540e:	f023 0301 	bicne.w	r3, r3, #1
 8005412:	106a      	asrs	r2, r5, #1
 8005414:	085b      	lsrs	r3, r3, #1
 8005416:	07e9      	lsls	r1, r5, #31
 8005418:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800541c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005420:	bf48      	it	mi
 8005422:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005426:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800542a:	461c      	mov	r4, r3
 800542c:	e776      	b.n	800531c <__ieee754_sqrt+0x38>
 800542e:	0aca      	lsrs	r2, r1, #11
 8005430:	3b15      	subs	r3, #21
 8005432:	0549      	lsls	r1, r1, #21
 8005434:	e78b      	b.n	800534e <__ieee754_sqrt+0x6a>
 8005436:	0052      	lsls	r2, r2, #1
 8005438:	3001      	adds	r0, #1
 800543a:	e78b      	b.n	8005354 <__ieee754_sqrt+0x70>
 800543c:	46a0      	mov	r8, r4
 800543e:	e7cd      	b.n	80053dc <__ieee754_sqrt+0xf8>
 8005440:	7ff00000 	.word	0x7ff00000

08005444 <matherr>:
 8005444:	2000      	movs	r0, #0
 8005446:	4770      	bx	lr

08005448 <__errno>:
 8005448:	4b01      	ldr	r3, [pc, #4]	; (8005450 <__errno+0x8>)
 800544a:	6818      	ldr	r0, [r3, #0]
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	20000030 	.word	0x20000030

08005454 <_sbrk>:
 8005454:	4b04      	ldr	r3, [pc, #16]	; (8005468 <_sbrk+0x14>)
 8005456:	6819      	ldr	r1, [r3, #0]
 8005458:	4602      	mov	r2, r0
 800545a:	b909      	cbnz	r1, 8005460 <_sbrk+0xc>
 800545c:	4903      	ldr	r1, [pc, #12]	; (800546c <_sbrk+0x18>)
 800545e:	6019      	str	r1, [r3, #0]
 8005460:	6818      	ldr	r0, [r3, #0]
 8005462:	4402      	add	r2, r0
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	4770      	bx	lr
 8005468:	2000013c 	.word	0x2000013c
 800546c:	200002d8 	.word	0x200002d8

08005470 <_init>:
 8005470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005472:	bf00      	nop
 8005474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005476:	bc08      	pop	{r3}
 8005478:	469e      	mov	lr, r3
 800547a:	4770      	bx	lr

0800547c <_fini>:
 800547c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547e:	bf00      	nop
 8005480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005482:	bc08      	pop	{r3}
 8005484:	469e      	mov	lr, r3
 8005486:	4770      	bx	lr
