vpu_result_ram.v,verilog,xil_defaultlib,../../../../main.gen/sources_1/ip/vpu_result_ram/sim/vpu_result_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
