// Seed: 3173898673
module module_0;
  wire id_2;
endmodule
program module_1 (
    output logic id_0,
    input uwire id_1
    , id_16,
    input wire id_2,
    inout uwire id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output uwire id_11
    , id_17,
    input supply1 id_12,
    input wire id_13,
    input supply0 id_14
);
  always_ff @(posedge id_5) begin : LABEL_0
    id_0 <= ~1;
  end
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 ();
endprogram
