Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  7 07:21:44 2024
| Host         : WIN-H8ULN2I4VKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Homework_control_sets_placed.rpt
| Design       : Homework
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | key_1/key_in_debouncer/Output_filiter_i_1_n_0 | reset_IBUF                              |                1 |              1 |
|  clock_IBUF_BUFG | Four_key_seg/bit_reg                          | reset_IBUF                              |                1 |              4 |
|  clock_IBUF_BUFG |                                               | key_1/key_in_debouncer/count[0]_i_1_n_0 |                4 |             14 |
|  clock_IBUF_BUFG | timer/total_10m_seconds                       | timer/total_10m_seconds[0]_i_1_n_0      |                8 |             32 |
|  clock_IBUF_BUFG |                                               | reset_IBUF                              |               24 |             68 |
+------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+


