// Seed: 2798008528
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7;
  assign id_2 = 1 - 1;
  tri id_8 = 1;
  assign id_3 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    output uwire id_6,
    output wire id_7,
    output tri0 id_8,
    input wire id_9,
    input tri id_10,
    output tri0 id_11,
    input tri id_12
    , id_40,
    output wor id_13
    , id_41,
    input supply0 id_14,
    input supply1 id_15,
    output tri id_16,
    input wor id_17,
    input uwire id_18,
    output wor id_19,
    output wor id_20,
    input uwire id_21,
    output tri0 id_22,
    input wor id_23,
    input logic id_24,
    output wire id_25,
    input uwire id_26,
    output logic id_27,
    output tri0 id_28,
    input supply1 id_29,
    input wand id_30,
    input uwire id_31,
    output tri1 id_32,
    output wire id_33,
    input tri0 id_34,
    output uwire id_35,
    input uwire id_36,
    input supply0 id_37,
    output wire id_38
);
  always_latch
    assert (1) id_27 <= id_24;
    else $display(id_15, id_30);
  wire id_42;
  wire id_43;
  wire id_44, id_45;
  module_0(
      id_41, id_41, id_40
  );
  wire id_46, id_47, id_48;
  wire id_49;
  wire id_50;
endmodule
