// Seed: 3403403709
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign module_1._id_2 = 0;
  logic id_4 = -1 != id_1[-1'b0], id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd76
) (
    output tri0 id_0,
    output tri  _id_1,
    input  tri  _id_2
);
  logic [7:0][id_2 : 1] id_4;
  always force id_4 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
  logic [-1 'b0 : ~  id_1  +  -1 'h0] id_6;
  ;
  logic id_7 = id_5#(
      .id_4(-1),
      .id_5(-1),
      .id_5(-1)
  ) & -1;
endmodule
