Y86-64 Processor

Cycle 0. CC=Z=1 S=0 O=0, Stat=AOK
F: predPC = 0x0
D: instr = nop, rA = ----, rB = ----, valC = 0x0, valP = 0x0, Stat = BUB
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = BUB
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB
	Fetch: f_pc = 0x0, imem_instr = halt, f_instr = halt

Cycle 1. CC=Z=1 S=0 O=0, Stat=AOK
F: predPC = 0x1
D: instr = halt, rA = ----, rB = ----, valC = 0x0, valP = 0x1, Stat = HLT
E: instr = nop, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = BUB
M: instr = nop, Cnd = 1, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB
	Fetch: f_pc = 0x1, imem_instr = halt, f_instr = halt

Cycle 2. CC=Z=1 S=0 O=0, Stat=AOK
F: predPC = 0x2
D: instr = halt, rA = ----, rB = ----, valC = 0x0, valP = 0x2, Stat = HLT
E: instr = halt, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = HLT
M: instr = nop, Cnd = 1, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB
	Fetch: f_pc = 0x2, imem_instr = halt, f_instr = halt

Cycle 3. CC=Z=1 S=0 O=0, Stat=AOK
F: predPC = 0x3
D: instr = halt, rA = ----, rB = ----, valC = 0x0, valP = 0x3, Stat = HLT
E: instr = halt, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = HLT
M: instr = halt, Cnd = 1, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = HLT
W: instr = nop, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = BUB
	Fetch: f_pc = 0x3, imem_instr = halt, f_instr = halt

Cycle 4. CC=Z=1 S=0 O=0, Stat=AOK
F: predPC = 0x4
D: instr = halt, rA = ----, rB = ----, valC = 0x0, valP = 0x4, Stat = HLT
E: instr = halt, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = HLT
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = halt, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = HLT
	Fetch: f_pc = 0x4, imem_instr = halt, f_instr = halt

Cycle 5. CC=Z=1 S=0 O=0, Stat=HLT
F: predPC = 0x5
D: instr = halt, rA = ----, rB = ----, valC = 0x0, valP = 0x5, Stat = HLT
E: instr = halt, valC = 0x0, valA = 0x0, valB = 0x0
   srcA = ----, srcB = ----, dstE = ----, dstM = ----, Stat = HLT
M: instr = nop, Cnd = 0, valE = 0x0, valA = 0x0
   dstE = ----, dstM = ----, Stat = BUB
W: instr = halt, valE = 0x0, valM = 0x0, dstE = ----, dstM = ----, Stat = HLT
	Fetch: f_pc = 0x5, imem_instr = halt, f_instr = halt

Condition Code:
ZF: 1, SF: 0, OF: 0

Register File:
%rax:	0x0000000000000000
%rcx:	0x0000000000000000
%rdx:	0x0000000000000000
%rbx:	0x0000000000000000
%rsp:	0x0000000000000000
%rbp:	0x0000000000000000
%rsi:	0x0000000000000000
%rdi:	0x0000000000000000
%r8:	0x0000000000000000
%r9:	0x0000000000000000
%r10:	0x0000000000000000
%r11:	0x0000000000000000
%r12:	0x0000000000000000
%r13:	0x0000000000000000
%r14:	0x0000000000000000

Memory:
