# do nextState_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/geek-at-work/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:55 on Oct 23,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NextStateFSMLogic
# -- Compiling architecture behave of NextStateFSMLogic
# End time: 18:46:56 on Oct 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.nextstatefsmlogic(behave)
# vsim work.nextstatefsmlogic(behave) 
# Start time: 18:47:14 on Oct 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.nextstatefsmlogic(behave)
add wave -position insertpoint  \
sim:/nextstatefsmlogic/current_state \
sim:/nextstatefsmlogic/op_code \
sim:/nextstatefsmlogic/condition \
sim:/nextstatefsmlogic/C \
sim:/nextstatefsmlogic/Z \
sim:/nextstatefsmlogic/PE0 \
sim:/nextstatefsmlogic/next_state
force -freeze sim:/nextstatefsmlogic/current_state 00000 0
force -freeze sim:/nextstatefsmlogic/current_state 00001 0
force -freeze sim:/nextstatefsmlogic/op_code 0000 0
force -freeze sim:/nextstatefsmlogic/condition 00 0
force -freeze sim:/nextstatefsmlogic/C 1 0
force -freeze sim:/nextstatefsmlogic/Z 0 0
force -freeze sim:/nextstatefsmlogic/PE0 1 0
run
run
force -freeze sim:/nextstatefsmlogic/current_state 00010 0
run
# End time: 18:53:56 on Oct 23,2018, Elapsed time: 0:06:42
# Errors: 0, Warnings: 0
