#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("out_re_address0", 7, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("out_re_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("out_re_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("out_re_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("out_re_address1", 7, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("out_re_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("out_re_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("out_re_d1", 32, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("out_im_address0", 7, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("out_im_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("out_im_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("out_im_d0", 32, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("out_im_address1", 7, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("out_im_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("out_im_we1", 1, hls_out, 1, "ap_memory", "MemPortWE2", 1),
	Port_Property("out_im_d1", 32, hls_out, 1, "ap_memory", "MemPortDIN2", 1),
	Port_Property("in_re_address0", 7, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("in_re_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("in_re_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("in_re_address1", 7, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("in_re_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("in_re_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("in_im_address0", 7, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("in_im_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("in_im_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("in_im_address1", 7, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("in_im_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("in_im_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("exptab_re_address0", 1, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("exptab_re_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("exptab_re_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("exptab_re_address1", 1, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("exptab_re_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("exptab_re_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("exptab_im_address0", 1, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("exptab_im_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("exptab_im_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("exptab_im_address1", 1, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("exptab_im_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("exptab_im_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
};
const char* HLS_Design_Meta::dut_name = "fft5";
