#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf46140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf52070 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0xf4b600 .functor NOT 1, L_0xf89b90, C4<0>, C4<0>, C4<0>;
L_0xf898a0 .functor XOR 1, L_0xf896a0, L_0xf897d0, C4<0>, C4<0>;
L_0xf89a80 .functor XOR 1, L_0xf898a0, L_0xf899b0, C4<0>, C4<0>;
v0xf883d0_0 .net *"_ivl_10", 0 0, L_0xf899b0;  1 drivers
v0xf884d0_0 .net *"_ivl_12", 0 0, L_0xf89a80;  1 drivers
v0xf885b0_0 .net *"_ivl_2", 0 0, L_0xf89600;  1 drivers
v0xf88670_0 .net *"_ivl_4", 0 0, L_0xf896a0;  1 drivers
v0xf88750_0 .net *"_ivl_6", 0 0, L_0xf897d0;  1 drivers
v0xf88880_0 .net *"_ivl_8", 0 0, L_0xf898a0;  1 drivers
v0xf88960_0 .var "clk", 0 0;
v0xf88a00_0 .var/2u "stats1", 159 0;
v0xf88ae0_0 .var/2u "strobe", 0 0;
v0xf88c30_0 .net "tb_match", 0 0, L_0xf89b90;  1 drivers
v0xf88cf0_0 .net "tb_mismatch", 0 0, L_0xf4b600;  1 drivers
v0xf88db0_0 .net "wavedrom_enable", 0 0, v0xf4bcf0_0;  1 drivers
v0xf88e50_0 .net "wavedrom_title", 511 0, v0xf87350_0;  1 drivers
v0xf88ef0_0 .net "x", 0 0, v0xf87410_0;  1 drivers
v0xf88f90_0 .net "z_dut", 0 0, v0xf88090_0;  1 drivers
v0xf89060_0 .net "z_ref", 0 0, L_0xf89190;  1 drivers
L_0xf89600 .concat [ 1 0 0 0], L_0xf89190;
L_0xf896a0 .concat [ 1 0 0 0], L_0xf89190;
L_0xf897d0 .concat [ 1 0 0 0], v0xf88090_0;
L_0xf899b0 .concat [ 1 0 0 0], L_0xf89190;
L_0xf89b90 .cmp/eeq 1, L_0xf89600, L_0xf89a80;
S_0xf5bb10 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0xf52070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0xf4ab50_0 .net "clk", 0 0, v0xf88960_0;  1 drivers
v0xf4ae40_0 .var "s", 2 0;
v0xf4b130_0 .net "x", 0 0, v0xf87410_0;  alias, 1 drivers
v0xf4b420_0 .net "z", 0 0, L_0xf89190;  alias, 1 drivers
E_0xf5a870 .event posedge, v0xf4ab50_0;
L_0xf89190 .reduce/nor v0xf4ae40_0;
S_0xf86cd0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0xf52070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xf4ba00_0 .net "clk", 0 0, v0xf88960_0;  alias, 1 drivers
v0xf4bcf0_0 .var "wavedrom_enable", 0 0;
v0xf87350_0 .var "wavedrom_title", 511 0;
v0xf87410_0 .var "x", 0 0;
E_0xf5a270/0 .event negedge, v0xf4ab50_0;
E_0xf5a270/1 .event posedge, v0xf4ab50_0;
E_0xf5a270 .event/or E_0xf5a270/0, E_0xf5a270/1;
E_0xf5a490 .event negedge, v0xf4ab50_0;
S_0xf86ef0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0xf86cd0;
 .timescale -12 -12;
v0xf4b710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf87150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0xf86cd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf87540 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xf52070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0xf4b8f0 .functor NOT 1, v0xf87950_0, C4<0>, C4<0>, C4<0>;
L_0xf4bbe0 .functor NOT 1, v0xf87a90_0, C4<0>, C4<0>, C4<0>;
L_0xf60f50 .functor NOT 1, v0xf87c60_0, C4<0>, C4<0>, C4<0>;
L_0xf53350 .functor XOR 1, v0xf87410_0, v0xf87950_0, C4<0>, C4<0>;
L_0xf89440 .functor AND 1, v0xf87410_0, L_0xf4bbe0, C4<1>, C4<1>;
L_0xf89500 .functor OR 1, v0xf87410_0, L_0xf60f50, C4<0>, C4<0>;
v0xf87760_0 .net "and_out", 0 0, L_0xf89440;  1 drivers
v0xf87840_0 .net "clk", 0 0, v0xf88960_0;  alias, 1 drivers
v0xf87950_0 .var "dff_q1", 0 0;
v0xf879f0_0 .net "dff_q1_comp", 0 0, L_0xf4b8f0;  1 drivers
v0xf87a90_0 .var "dff_q2", 0 0;
v0xf87ba0_0 .net "dff_q2_comp", 0 0, L_0xf4bbe0;  1 drivers
v0xf87c60_0 .var "dff_q3", 0 0;
v0xf87d20_0 .net "dff_q3_comp", 0 0, L_0xf60f50;  1 drivers
v0xf87de0_0 .net "or_out", 0 0, L_0xf89500;  1 drivers
v0xf87f30_0 .net "x", 0 0, v0xf87410_0;  alias, 1 drivers
v0xf87fd0_0 .net "xor_out", 0 0, L_0xf53350;  1 drivers
v0xf88090_0 .var "z", 0 0;
E_0xf439f0 .event anyedge, v0xf87950_0, v0xf87a90_0, v0xf87c60_0;
S_0xf881d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xf52070;
 .timescale -12 -12;
E_0xf69250 .event anyedge, v0xf88ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf88ae0_0;
    %nor/r;
    %assign/vec4 v0xf88ae0_0, 0;
    %wait E_0xf69250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf86cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a490;
    %wait E_0xf5a870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a870;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf87410_0, 0;
    %wait E_0xf5a490;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf87150;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf5a270;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xf87410_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xf5bb10;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf4ae40_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0xf5bb10;
T_5 ;
    %wait E_0xf5a870;
    %load/vec4 v0xf4ae40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xf4b130_0;
    %xor;
    %load/vec4 v0xf4ae40_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0xf4b130_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf4ae40_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xf4b130_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xf4ae40_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf87540;
T_6 ;
    %wait E_0xf5a870;
    %load/vec4 v0xf87fd0_0;
    %assign/vec4 v0xf87950_0, 0;
    %load/vec4 v0xf87760_0;
    %assign/vec4 v0xf87a90_0, 0;
    %load/vec4 v0xf87de0_0;
    %assign/vec4 v0xf87c60_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf87540;
T_7 ;
    %wait E_0xf439f0;
    %load/vec4 v0xf87950_0;
    %load/vec4 v0xf87a90_0;
    %xor;
    %load/vec4 v0xf87c60_0;
    %xor;
    %inv;
    %store/vec4 v0xf88090_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xf52070;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf88960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf88ae0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xf52070;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xf88960_0;
    %inv;
    %store/vec4 v0xf88960_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xf52070;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf4ba00_0, v0xf88cf0_0, v0xf88960_0, v0xf88ef0_0, v0xf89060_0, v0xf88f90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xf52070;
T_11 ;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xf52070;
T_12 ;
    %wait E_0xf5a270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf88a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf88a00_0, 4, 32;
    %load/vec4 v0xf88c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf88a00_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf88a00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf88a00_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xf89060_0;
    %load/vec4 v0xf89060_0;
    %load/vec4 v0xf88f90_0;
    %xor;
    %load/vec4 v0xf89060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf88a00_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xf88a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf88a00_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2014_q4/iter2/response0/top_module.sv";
