--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 681 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.976ns.
--------------------------------------------------------------------------------

Paths for end point icount_29 (SLICE_X14Y24.CIN), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_8 (FF)
  Destination:          icount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.239 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_8 to icount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   icount<11>
                                                       icount_8
    SLICE_X14Y19.A5      net (fanout=1)        0.390   icount<8>
    SLICE_X14Y19.COUT    Topcya                0.379   icount<11>
                                                       icount<8>_rt
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.304   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_29
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_1 (FF)
  Destination:          icount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_1 to icount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.BQ      Tcko                  0.447   icount<3>
                                                       icount_1
    SLICE_X14Y17.B5      net (fanout=2)        0.193   icount<1>
    SLICE_X14Y17.COUT    Topcyb                0.380   icount<3>
                                                       Maccum_icount_lut<1>
                                                       Maccum_icount_cy<3>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   Maccum_icount_cy<3>
    SLICE_X14Y18.COUT    Tbyp                  0.076   icount<7>
                                                       Maccum_icount_cy<7>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Maccum_icount_cy<7>
    SLICE_X14Y19.COUT    Tbyp                  0.076   icount<11>
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.304   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_29
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.587ns logic, 0.293ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_12 (FF)
  Destination:          icount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.239 - 0.260)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_12 to icount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   icount<15>
                                                       icount_12
    SLICE_X14Y20.A5      net (fanout=1)        0.390   icount<12>
    SLICE_X14Y20.COUT    Topcya                0.379   icount<15>
                                                       icount<12>_rt
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.304   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_29
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.358ns logic, 0.481ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point icount_28 (SLICE_X14Y24.CIN), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_8 (FF)
  Destination:          icount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.239 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_8 to icount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   icount<11>
                                                       icount_8
    SLICE_X14Y19.A5      net (fanout=1)        0.390   icount<8>
    SLICE_X14Y19.COUT    Topcya                0.379   icount<11>
                                                       icount<8>_rt
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.214   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_28
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (1.344ns logic, 0.484ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_1 (FF)
  Destination:          icount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.790ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.239 - 0.265)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_1 to icount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.BQ      Tcko                  0.447   icount<3>
                                                       icount_1
    SLICE_X14Y17.B5      net (fanout=2)        0.193   icount<1>
    SLICE_X14Y17.COUT    Topcyb                0.380   icount<3>
                                                       Maccum_icount_lut<1>
                                                       Maccum_icount_cy<3>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   Maccum_icount_cy<3>
    SLICE_X14Y18.COUT    Tbyp                  0.076   icount<7>
                                                       Maccum_icount_cy<7>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Maccum_icount_cy<7>
    SLICE_X14Y19.COUT    Tbyp                  0.076   icount<11>
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.214   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_28
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (1.497ns logic, 0.293ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_12 (FF)
  Destination:          icount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.239 - 0.260)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_12 to icount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   icount<15>
                                                       icount_12
    SLICE_X14Y20.A5      net (fanout=1)        0.390   icount<12>
    SLICE_X14Y20.COUT    Topcya                0.379   icount<15>
                                                       icount<12>_rt
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.COUT    Tbyp                  0.076   icount<27>
                                                       Maccum_icount_cy<27>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Maccum_icount_cy<27>
    SLICE_X14Y24.CLK     Tcinck                0.214   icount<29>
                                                       Maccum_icount_xor<29>
                                                       icount_28
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.268ns logic, 0.481ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point icount_27 (SLICE_X14Y23.CIN), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_8 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.142 - 0.160)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_8 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   icount<11>
                                                       icount_8
    SLICE_X14Y19.A5      net (fanout=1)        0.390   icount<8>
    SLICE_X14Y19.COUT    Topcya                0.379   icount<11>
                                                       icount<8>_rt
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.CLK     Tcinck                0.314   icount<27>
                                                       Maccum_icount_cy<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.368ns logic, 0.402ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_1 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.142 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_1 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.BQ      Tcko                  0.447   icount<3>
                                                       icount_1
    SLICE_X14Y17.B5      net (fanout=2)        0.193   icount<1>
    SLICE_X14Y17.COUT    Topcyb                0.380   icount<3>
                                                       Maccum_icount_lut<1>
                                                       Maccum_icount_cy<3>
    SLICE_X14Y18.CIN     net (fanout=1)        0.003   Maccum_icount_cy<3>
    SLICE_X14Y18.COUT    Tbyp                  0.076   icount<7>
                                                       Maccum_icount_cy<7>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Maccum_icount_cy<7>
    SLICE_X14Y19.COUT    Tbyp                  0.076   icount<11>
                                                       Maccum_icount_cy<11>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Maccum_icount_cy<11>
    SLICE_X14Y20.COUT    Tbyp                  0.076   icount<15>
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.CLK     Tcinck                0.314   icount<27>
                                                       Maccum_icount_cy<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.521ns logic, 0.211ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_12 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_12 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   icount<15>
                                                       icount_12
    SLICE_X14Y20.A5      net (fanout=1)        0.390   icount<12>
    SLICE_X14Y20.COUT    Topcya                0.379   icount<15>
                                                       icount<12>_rt
                                                       Maccum_icount_cy<15>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Maccum_icount_cy<15>
    SLICE_X14Y21.COUT    Tbyp                  0.076   icount<19>
                                                       Maccum_icount_cy<19>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Maccum_icount_cy<19>
    SLICE_X14Y22.COUT    Tbyp                  0.076   icount<23>
                                                       Maccum_icount_cy<23>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Maccum_icount_cy<23>
    SLICE_X14Y23.CLK     Tcinck                0.314   icount<27>
                                                       Maccum_icount_cy<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.292ns logic, 0.399ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point icount_3 (SLICE_X14Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icount_2 (FF)
  Destination:          icount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: icount_2 to icount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.CQ      Tcko                  0.234   icount<3>
                                                       icount_2
    SLICE_X14Y17.CX      net (fanout=2)        0.124   icount<2>
    SLICE_X14Y17.CLK     Tckdi       (-Th)    -0.131   icount<3>
                                                       Maccum_icount_cy<3>
                                                       icount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.365ns logic, 0.124ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point icount_7 (SLICE_X14Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icount_6 (FF)
  Destination:          icount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: icount_6 to icount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.CQ      Tcko                  0.234   icount<7>
                                                       icount_6
    SLICE_X14Y18.CX      net (fanout=2)        0.124   icount<6>
    SLICE_X14Y18.CLK     Tckdi       (-Th)    -0.131   icount<7>
                                                       Maccum_icount_cy<7>
                                                       icount_7
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.365ns logic, 0.124ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.234   count<1>
                                                       count_1
    SLICE_X18Y33.B5      net (fanout=2)        0.064   count<1>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.197   count<1>
                                                       Mcount_count_xor<1>11
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: icount<3>/CLK
  Logical resource: icount_0/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: icount<3>/CLK
  Logical resource: icount_1/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 681 paths, 0 nets, and 64 connections

Design statistics:
   Minimum period:   1.976ns{1}   (Maximum frequency: 506.073MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 17 16:59:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



