
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000647                       # Number of seconds simulated
sim_ticks                                   646667000                       # Number of ticks simulated
final_tick                                  646667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141311                       # Simulator instruction rate (inst/s)
host_op_rate                                   274492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52893731                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449868                       # Number of bytes of host memory used
host_seconds                                    12.23                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         375360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       104064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          104064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161220535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         580453309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741673844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161220535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161220535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160923628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160923628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160923628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161220535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        580453309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            902597473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000128732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2742                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 457920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  161600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  479680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               175488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     646665000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2742                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.254247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.551499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.358707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          500     29.29%     29.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436     25.54%     54.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167      9.78%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          115      6.74%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86      5.04%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           57      3.34%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      2.93%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      2.28%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257     15.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.409091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.302976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.611024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             89     57.79%     57.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            39     25.32%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17     11.04%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      3.25%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.65%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.65%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.396104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              125     81.17%     81.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.60%     83.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     11.69%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           154                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       358080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       161600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 154391672.993983000517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 553731673.334189057350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249896778.403722494841                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2742                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61413750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    203779250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15323815250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37677.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34744.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5588554.07                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    131036750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               265193000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18314.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37064.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       708.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    271.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5922                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63169.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8239560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4371840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30345000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9797940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             71660970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1346400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       202486230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13553760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          2704080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              394906260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            610.679469                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            485812250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1071000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      6664750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     138308500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    443996750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4005540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2106225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20734560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3382560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             65168670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2479200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       157194030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        39136320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         16023180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              356942925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            551.973311                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            497324250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3535000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     50656500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    101912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     126047750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    344755750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  206139                       # Number of BP lookups
system.cpu.branchPred.condPredicted            206139                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11119                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                71952                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24560                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           71952                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68641                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3311                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1520                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      693844                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      124119                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1753                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      208930                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       646667000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1293335                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             254417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2068635                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      206139                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93201                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        943442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2089                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          122                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          413                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    208672                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3396                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1211989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.289758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.672330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   612036     50.50%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13075      1.08%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50803      4.19%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28935      2.39%     58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    33063      2.73%     60.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28741      2.37%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15307      1.26%     64.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22367      1.85%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   407662     33.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1211989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159386                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.599458                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241063                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                392154                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    546732                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20703                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11337                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3878388                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11337                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   253671                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  181079                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5211                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    552701                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                207990                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3825519                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3303                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17461                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 108264                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79960                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4396031                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8527651                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3904979                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2567946                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   553328                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                183                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     94763                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               696303                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              132191                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38354                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13127                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3736318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 343                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3615848                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4033                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          380787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       555738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            279                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1211989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.983400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.845803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              427391     35.26%     35.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68374      5.64%     40.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              110817      9.14%     50.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               98525      8.13%     58.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115610      9.54%     67.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               92639      7.64%     75.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               96408      7.95%     83.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               91618      7.56%     90.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              110607      9.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1211989                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13324      9.26%      9.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6285      4.37%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     25      0.02%     13.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.02%     13.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1773      1.23%     14.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             58569     40.72%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            34857     24.23%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2296      1.60%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   737      0.51%     81.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25880     17.99%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               59      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9177      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1579309     43.68%     43.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9082      0.25%     44.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1592      0.04%     44.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430022     11.89%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  751      0.02%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                20037      0.55%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2051      0.06%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297357      8.22%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1023      0.03%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236010      6.53%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8076      0.22%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.75%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247752      6.85%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99830      2.76%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          439926     12.17%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25787      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3615848                       # Type of FU issued
system.cpu.iq.rate                           2.795755                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      143839                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4599496                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2163863                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1645072                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3992061                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1953670                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1925519                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1690396                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2060114                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109428                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54490                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15421                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1015                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11337                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  120046                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10690                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3736661                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                696303                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               132191                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1066                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9065                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1856                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12964                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14820                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3591673                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                681634                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24175                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       805743                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150083                       # Number of branches executed
system.cpu.iew.exec_stores                     124109                       # Number of stores executed
system.cpu.iew.exec_rate                     2.777063                       # Inst execution rate
system.cpu.iew.wb_sent                        3577353                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3570591                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2278783                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3633120                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.760763                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627225                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          380841                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11269                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1152096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.912841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.200894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       466603     40.50%     40.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       122013     10.59%     51.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65540      5.69%     56.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65817      5.71%     62.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70881      6.15%     68.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46813      4.06%     72.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        45075      3.91%     76.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        37542      3.26%     79.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       231812     20.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1152096                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                231812                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4656998                       # The number of ROB reads
system.cpu.rob.rob_writes                     7534398                       # The number of ROB writes
system.cpu.timesIdled                             818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.748618                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.748618                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.335795                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.335795                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3508514                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1406588                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542770                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1899442                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    630704                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   780081                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1120210                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.350087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              446220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.358864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.350087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396609                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       556467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          556467                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115560                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       672027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672027                       # number of overall hits
system.cpu.dcache.overall_hits::total          672027                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22132                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1213                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23345                       # number of overall misses
system.cpu.dcache.overall_misses::total         23345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1279080500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1279080500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77272490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77272490                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1356352990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1356352990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1356352990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1356352990                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       695372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695372                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038251                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010388                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033572                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57793.263148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57793.263148                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63703.619126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63703.619126                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58100.363675                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58100.363675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58100.363675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58100.363675                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30984                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               465                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.632258                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.900000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1626                       # number of writebacks
system.cpu.dcache.writebacks::total              1626                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17393                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        17480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17480                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4739                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1126                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5865                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    314299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    314299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73842491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73842491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    388141991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    388141991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    388141991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    388141991                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008434                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008434                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66321.903355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66321.903355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65579.476909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65579.476909                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66179.367604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66179.367604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66179.367604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66179.367604                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5353                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.966490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               84700                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.760286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.966490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            418972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           418972                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       206328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          206328                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       206328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           206328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       206328                       # number of overall hits
system.cpu.icache.overall_hits::total          206328                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2343                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2343                       # number of overall misses
system.cpu.icache.overall_misses::total          2343                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    149608499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149608499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    149608499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149608499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    149608499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149608499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       208671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       208671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       208671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       208671                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       208671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       208671                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63853.392659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63853.392659                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63853.392659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63853.392659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63853.392659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63853.392659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.838710                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.icache.writebacks::total              1118                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1631                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113502499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113502499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113502499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113502499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113502499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113502499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007816                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007816                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007816                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007816                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69590.741263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69590.741263                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69590.741263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69590.741263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69590.741263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69590.741263                       # average overall mshr miss latency
system.cpu.icache.replacements                   1118                       # number of replacements
system.membus.snoop_filter.tot_requests         13967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    646667000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1626                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1118                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3727                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1148                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4717                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        17083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       479424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       479424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  655232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7496                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001201                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034632                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7487     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7496                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26373500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8641748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           30812250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
