# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clock_divider1.srcs/sources_1/new/Clock_Divider.vhd" \
"../../../../clock_divider1.srcs/sim_1/new/Tb_clock_divider.vhd" \

# Do not sort compile order
nosort
