<<<<<<< HEAD
vhdl work "C:\Users\DWWW\Downloads\SimonSays-master\phases211.vhd"
=======
vhdl work "C:\Users\Krist\Documents\FPGA Projects\SimonSays-master\phases211.vhd"
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
