Info (10281): Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object "ID" differs only in case from object "id" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/acl_ic_host_endpoint.v Line: 35
Info (10281): Verilog HDL Declaration information at acl_pop.v(62): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/acl_pop.v Line: 62
Warning (10273): Verilog HDL warning at acl_push.v(147): extended using "x" or "z" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/acl_push.v Line: 147
Info (10281): Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object "load_enable" differs only in case from object "LOAD_ENABLE" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/hld_lsu_write_data_alignment.sv Line: 123
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_basic_coalescer.v Line: 564
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_bursting_load_stores.v Line: 1100
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_bursting_load_stores.v Line: 1101
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_bursting_load_stores.v Line: 1960
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object "TIMEOUT_NOT_ALL_BE" differs only in case from object "timeout_not_all_be" in the same scope File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_bursting_load_stores.v Line: 1961
Warning (10268): Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_streaming.v Line: 192
Warning (10268): Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_streaming.v Line: 810
Warning (10273): Verilog HDL warning at lsu_top.v(916): extended using "x" or "z" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_top.v Line: 916
Warning (10273): Verilog HDL warning at lsu_top.v(993): extended using "x" or "z" File: C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/db/ip/if_loop_2/submodules/lsu_top.v Line: 993
