{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":51
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":53
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":54
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":52
      , "parent":"51"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":55
      , "parent":"51"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":56
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":59
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":57
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Reads":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":58
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":65
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":66
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":60
      , "parent":"51"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":61
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"281"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp"
                , "line":30
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":62
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"284"
              , "Latency":"222 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp"
                , "line":31
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":63
      , "parent":"51"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":64
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"507"
              , "Latency":"56 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp"
                , "line":33
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":53
      , "to":52
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":54
      , "to":52
    }
    , {
      "from":52
      , "to":54
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":59
      , "to":56
    }
    , {
      "from":56
      , "to":52
    }
    , {
      "from":61
      , "to":57
    }
    , {
      "from":62
      , "to":57
    }
    , {
      "from":64
      , "to":59
    }
    , {
      "from":52
      , "to":65
    }
    , {
      "from":52
      , "to":66
    }
    , {
      "from":65
      , "to":61
      , "reverse":1
    }
    , {
      "from":66
      , "to":62
      , "reverse":1
    }
  ]
}
