#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023a07174a40 .scope module, "ClkDiv" "ClkDiv" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
o0000023a072305f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000023a071ee980 .functor BUFZ 1, o0000023a072305f8, C4<0>, C4<0>, C4<0>;
o0000023a07230598 .functor BUFZ 1, C4<z>; HiZ drive
L_0000023a071ef010 .functor AND 1, o0000023a07230598, L_0000023a0722d410, C4<1>, C4<1>;
L_0000023a071ee8a0 .functor AND 1, L_0000023a071ef010, L_0000023a0722d870, C4<1>, C4<1>;
v0000023a071f0fb0_0 .net *"_ivl_10", 31 0, L_0000023a0722d730;  1 drivers
v0000023a071f0510_0 .net *"_ivl_12", 30 0, L_0000023a0722cb50;  1 drivers
L_0000023a07261138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a071efb10_0 .net *"_ivl_14", 0 0, L_0000023a07261138;  1 drivers
L_0000023a07261180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a071efd90_0 .net/2u *"_ivl_16", 31 0, L_0000023a07261180;  1 drivers
v0000023a071f0d30_0 .net *"_ivl_18", 31 0, L_0000023a0722d7d0;  1 drivers
v0000023a071f0330_0 .net *"_ivl_2", 6 0, L_0000023a071f0470;  1 drivers
v0000023a071f0b50_0 .net *"_ivl_30", 31 0, L_0000023a0722cdd0;  1 drivers
L_0000023a072611c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a071f0830_0 .net *"_ivl_33", 23 0, L_0000023a072611c8;  1 drivers
L_0000023a07261210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a071ef930_0 .net/2u *"_ivl_34", 31 0, L_0000023a07261210;  1 drivers
v0000023a071f1050_0 .net *"_ivl_36", 0 0, L_0000023a0722d410;  1 drivers
v0000023a071ef610_0 .net *"_ivl_39", 0 0, L_0000023a071ef010;  1 drivers
L_0000023a072610a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a071f1190_0 .net *"_ivl_4", 0 0, L_0000023a072610a8;  1 drivers
v0000023a071f0a10_0 .net *"_ivl_40", 31 0, L_0000023a0722c790;  1 drivers
L_0000023a07261258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a071f1370_0 .net *"_ivl_43", 23 0, L_0000023a07261258;  1 drivers
L_0000023a072612a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a071f05b0_0 .net/2u *"_ivl_44", 31 0, L_0000023a072612a0;  1 drivers
v0000023a071eff70_0 .net *"_ivl_46", 0 0, L_0000023a0722d870;  1 drivers
v0000023a071f0150_0 .net *"_ivl_6", 31 0, L_0000023a0722d550;  1 drivers
L_0000023a072610f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a071efed0_0 .net *"_ivl_9", 23 0, L_0000023a072610f0;  1 drivers
v0000023a071f01f0_0 .net "clk_divider_en", 0 0, L_0000023a071ee8a0;  1 drivers
v0000023a071f06f0_0 .net "clock_divider_off", 0 0, L_0000023a071ee980;  1 drivers
v0000023a071f0010_0 .var "clock_divider_on", 0 0;
v0000023a071f0ab0_0 .var "counter_even", 7 0;
v0000023a071f1410_0 .var "counter_odd_down", 7 0;
v0000023a071f1230_0 .var "counter_odd_up", 7 0;
v0000023a071f0bf0_0 .net "flag", 0 0, L_0000023a0722c470;  1 drivers
v0000023a071f14b0_0 .net "half_period", 7 0, L_0000023a0722c330;  1 drivers
v0000023a071ef6b0_0 .net "half_period_plus_1", 7 0, L_0000023a0722de10;  1 drivers
v0000023a071f0650_0 .net "i_clk_en", 0 0, o0000023a07230598;  0 drivers
o0000023a072305c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023a071f00b0_0 .net "i_div_ratio", 7 0, o0000023a072305c8;  0 drivers
v0000023a071f0790_0 .net "i_ref_clk", 0 0, o0000023a072305f8;  0 drivers
o0000023a07230628 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a071f0c90_0 .net "i_rst_n", 0 0, o0000023a07230628;  0 drivers
v0000023a071f08d0_0 .net "o_div_clk", 0 0, L_0000023a0722c3d0;  1 drivers
v0000023a071e2a80_0 .net "odd", 0 0, L_0000023a0722c5b0;  1 drivers
E_0000023a071e6cc0 .event anyedge, v0000023a071f00b0_0;
E_0000023a071e7540/0 .event negedge, v0000023a071f0c90_0;
E_0000023a071e7540/1 .event posedge, v0000023a071f0790_0;
E_0000023a071e7540 .event/or E_0000023a071e7540/0, E_0000023a071e7540/1;
L_0000023a071f0470 .part o0000023a072305c8, 1, 7;
L_0000023a0722c330 .concat [ 7 1 0 0], L_0000023a071f0470, L_0000023a072610a8;
L_0000023a0722d550 .concat [ 8 24 0 0], o0000023a072305c8, L_0000023a072610f0;
L_0000023a0722cb50 .part L_0000023a0722d550, 1, 31;
L_0000023a0722d730 .concat [ 31 1 0 0], L_0000023a0722cb50, L_0000023a07261138;
L_0000023a0722d7d0 .arith/sum 32, L_0000023a0722d730, L_0000023a07261180;
L_0000023a0722de10 .part L_0000023a0722d7d0, 0, 8;
L_0000023a0722c5b0 .part o0000023a072305c8, 0, 1;
L_0000023a0722c470 .functor MUXZ 1, L_0000023a071ee980, v0000023a071f0010_0, L_0000023a071ee8a0, C4<>;
L_0000023a0722c3d0 .functor MUXZ 1, L_0000023a071ee980, v0000023a071f0010_0, L_0000023a071ee8a0, C4<>;
L_0000023a0722cdd0 .concat [ 8 24 0 0], o0000023a072305c8, L_0000023a072611c8;
L_0000023a0722d410 .cmp/ne 32, L_0000023a0722cdd0, L_0000023a07261210;
L_0000023a0722c790 .concat [ 8 24 0 0], o0000023a072305c8, L_0000023a07261258;
L_0000023a0722d870 .cmp/ne 32, L_0000023a0722c790, L_0000023a072612a0;
S_0000023a07174bd0 .scope module, "DATA_SYNC" "DATA_SYNC" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_0000023a0716d870 .param/l "BUS_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000023a0716d8a8 .param/l "NUM_STAGES" 0 3 2, +C4<00000000000000000000000000000010>;
L_0000023a071ef390 .functor NOT 1, L_0000023a0722dc30, C4<0>, C4<0>, C4<0>;
L_0000023a071eee50 .functor AND 1, L_0000023a071ef390, L_0000023a0722dcd0, C4<1>, C4<1>;
o0000023a072307a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a071e3340_0 .net "CLK", 0 0, o0000023a072307a8;  0 drivers
o0000023a072307d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a071e33e0_0 .net "RST", 0 0, o0000023a072307d8;  0 drivers
v0000023a071e2b20_0 .net *"_ivl_1", 0 0, L_0000023a0722dc30;  1 drivers
v0000023a071e2c60_0 .net *"_ivl_2", 0 0, L_0000023a071ef390;  1 drivers
v0000023a071e2d00_0 .net *"_ivl_5", 0 0, L_0000023a0722dcd0;  1 drivers
o0000023a07230898 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a071e2f80_0 .net "bus_enable", 0 0, o0000023a07230898;  0 drivers
v0000023a072298f0_0 .var "enable_pulse", 0 0;
v0000023a07228770_0 .net "mux", 7 0, L_0000023a0722d690;  1 drivers
v0000023a07229350_0 .net "pulse_gen", 0 0, L_0000023a071eee50;  1 drivers
v0000023a07228f90_0 .var "syn_reg", 1 0;
v0000023a072290d0_0 .var "sync_bus", 7 0;
o0000023a072309b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023a07229170_0 .net "unsync_bus", 7 0, o0000023a072309b8;  0 drivers
v0000023a072281d0_0 .var "unsync_reg", 7 0;
E_0000023a071e7580/0 .event negedge, v0000023a071e33e0_0;
E_0000023a071e7580/1 .event posedge, v0000023a071e3340_0;
E_0000023a071e7580 .event/or E_0000023a071e7580/0, E_0000023a071e7580/1;
L_0000023a0722dc30 .part v0000023a07228f90_0, 1, 1;
L_0000023a0722dcd0 .part v0000023a07228f90_0, 0, 1;
L_0000023a0722d690 .functor MUXZ 8, v0000023a072290d0_0, v0000023a072281d0_0, L_0000023a071eee50, C4<>;
S_0000023a071c1090 .scope module, "FSM" "FSM" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_0000023a071c1220 .param/l "Data_bits" 1 4 33, C4<000100>;
P_0000023a071c1258 .param/l "Data_valid" 1 4 36, C4<100000>;
P_0000023a071c1290 .param/l "Data_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_0000023a071c12c8 .param/l "Idle" 1 4 31, C4<000001>;
P_0000023a071c1300 .param/l "Parity_bit_check" 1 4 34, C4<001000>;
P_0000023a071c1338 .param/l "Start_bit_check" 1 4 32, C4<000010>;
P_0000023a071c1370 .param/l "Stop_bit_check" 1 4 35, C4<010000>;
o0000023a07230b38 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229030_0 .net "CLK", 0 0, o0000023a07230b38;  0 drivers
v0000023a07227f50_0 .var "Current_state", 5 0;
v0000023a07227ff0_0 .var "Next_state", 5 0;
o0000023a07230bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228090_0 .net "PAR_EN", 0 0, o0000023a07230bc8;  0 drivers
o0000023a07230bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228590_0 .net "RST", 0 0, o0000023a07230bf8;  0 drivers
o0000023a07230c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229df0_0 .net "RX_IN", 0 0, o0000023a07230c28;  0 drivers
o0000023a07230c58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023a072286d0_0 .net "bit_cnt", 3 0, o0000023a07230c58;  0 drivers
v0000023a07228810_0 .var "data_sample_enable", 0 0;
v0000023a07229cb0_0 .var "data_valid", 0 0;
v0000023a07228450_0 .var "deserializer_enable", 0 0;
o0000023a07230d18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023a07228130_0 .net "edge_cnt", 5 0, o0000023a07230d18;  0 drivers
v0000023a07228ef0_0 .var "enable", 0 0;
v0000023a07229210_0 .var "parity_checker_enable", 0 0;
o0000023a07230da8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228db0_0 .net "parity_error", 0 0, o0000023a07230da8;  0 drivers
o0000023a07230dd8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023a07228a90_0 .net "prescale", 5 0, o0000023a07230dd8;  0 drivers
v0000023a07228270_0 .var "reset_counters", 0 0;
v0000023a072297b0_0 .var "start_checker_enable", 0 0;
o0000023a07230e68 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a072288b0_0 .net "start_glitch", 0 0, o0000023a07230e68;  0 drivers
v0000023a07229710_0 .var "stop_checker_enable", 0 0;
o0000023a07230ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228310_0 .net "stop_error", 0 0, o0000023a07230ec8;  0 drivers
E_0000023a071e8f40 .event anyedge, v0000023a07227f50_0;
E_0000023a071e6d80/0 .event anyedge, v0000023a07227f50_0, v0000023a07229df0_0, v0000023a07228130_0, v0000023a07228a90_0;
E_0000023a071e6d80/1 .event anyedge, v0000023a072288b0_0, v0000023a072286d0_0, v0000023a07228090_0, v0000023a07228db0_0;
E_0000023a071e6d80/2 .event anyedge, v0000023a07228310_0;
E_0000023a071e6d80 .event/or E_0000023a071e6d80/0, E_0000023a071e6d80/1, E_0000023a071e6d80/2;
E_0000023a071e6dc0/0 .event negedge, v0000023a07228590_0;
E_0000023a071e6dc0/1 .event posedge, v0000023a07229030_0;
E_0000023a071e6dc0 .event/or E_0000023a071e6dc0/0, E_0000023a071e6dc0/1;
S_0000023a071bcb80 .scope module, "RST_SYNC" "RST_SYNC" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000023a071e90c0 .param/l "NUM_STAGES" 0 5 2, +C4<00000000000000000000000000000010>;
o0000023a07231258 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228c70_0 .net "CLK", 0 0, o0000023a07231258;  0 drivers
o0000023a07231288 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a072283b0_0 .net "RST", 0 0, o0000023a07231288;  0 drivers
v0000023a072292b0_0 .var "SYNC_RST", 0 0;
v0000023a07228e50_0 .var "sync_reg", 1 0;
E_0000023a071e6e00/0 .event negedge, v0000023a072283b0_0;
E_0000023a071e6e00/1 .event posedge, v0000023a07228c70_0;
E_0000023a071e6e00 .event/or E_0000023a071e6e00/0, E_0000023a071e6e00/1;
S_0000023a071bcd10 .scope module, "SYS_CTRL" "SYS_CTRL" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_0000023a071baa50 .param/l "ALU_OP_code" 1 6 39, C4<1000>;
P_0000023a071baa88 .param/l "ALU_operand_A" 1 6 37, C4<0110>;
P_0000023a071baac0 .param/l "ALU_operand_B" 1 6 38, C4<0111>;
P_0000023a071baaf8 .param/l "ALU_operation" 1 6 40, C4<1001>;
P_0000023a071bab30 .param/l "Address_width" 0 6 2, C4<00000000000000000000000000000100>;
P_0000023a071bab68 .param/l "Data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000023a071baba0 .param/l "Idle" 1 6 31, C4<0000>;
P_0000023a071babd8 .param/l "Read_operation" 1 6 35, C4<0100>;
P_0000023a071bac10 .param/l "Receive_Command" 1 6 32, C4<0001>;
P_0000023a071bac48 .param/l "Register_file_address" 1 6 33, C4<0010>;
P_0000023a071bac80 .param/l "Register_file_data" 1 6 34, C4<0011>;
P_0000023a071bacb8 .param/l "Send_data_TX" 1 6 41, C4<1010>;
P_0000023a071bacf0 .param/l "Write_operation" 1 6 36, C4<0101>;
v0000023a07228630_0 .var "ALU_EN", 0 0;
v0000023a07228b30_0 .var "ALU_FUN", 3 0;
o0000023a07231408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023a072293f0_0 .net "ALU_OUT", 7 0, o0000023a07231408;  0 drivers
v0000023a072284f0_0 .var "Address", 3 0;
o0000023a07231468 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229490_0 .net "CLK", 0 0, o0000023a07231468;  0 drivers
v0000023a07228950_0 .var "CLK_EN", 0 0;
v0000023a072289f0_0 .var "Current_state", 3 0;
o0000023a072314f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229850_0 .net "FIFO_full", 0 0, o0000023a072314f8;  0 drivers
v0000023a07229990_0 .var "Next_state", 3 0;
o0000023a07231558 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228bd0_0 .net "OUT_VALID", 0 0, o0000023a07231558;  0 drivers
v0000023a07229530_0 .var "RF_Address", 3 0;
v0000023a07229a30_0 .var "RF_Data", 7 0;
o0000023a072315e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a072295d0_0 .net "RST", 0 0, o0000023a072315e8;  0 drivers
o0000023a07231618 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07228d10_0 .net "RX_d_valid", 0 0, o0000023a07231618;  0 drivers
o0000023a07231648 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023a07229670_0 .net "RX_p_data", 7 0, o0000023a07231648;  0 drivers
o0000023a07231678 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229b70_0 .net "RdData_valid", 0 0, o0000023a07231678;  0 drivers
v0000023a07229c10_0 .var "RdEN", 0 0;
o0000023a072316d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023a07229d50_0 .net "Rd_data", 7 0, o0000023a072316d8;  0 drivers
v0000023a071f0290_0 .var "TX_d_valid", 0 0;
v0000023a0722a460_0 .var "TX_data", 7 0;
v0000023a0722af00_0 .var "TX_p_data", 7 0;
v0000023a0722a820_0 .var "WrData", 7 0;
v0000023a0722b400_0 .var "WrEN", 0 0;
L_0000023a072612e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023a0722a280_0 .net "clk_div_en", 0 0, L_0000023a072612e8;  1 drivers
v0000023a0722aa00_0 .var "command", 7 0;
v0000023a0722b720_0 .var "command_reg", 7 0;
E_0000023a071e71c0/0 .event negedge, v0000023a072295d0_0;
E_0000023a071e71c0/1 .event posedge, v0000023a07229490_0;
E_0000023a071e71c0 .event/or E_0000023a071e71c0/0, E_0000023a071e71c0/1;
E_0000023a071e76c0/0 .event anyedge, v0000023a072289f0_0, v0000023a07229a30_0, v0000023a07229670_0, v0000023a0722b720_0;
E_0000023a071e76c0/1 .event anyedge, v0000023a07229850_0, v0000023a0722a460_0;
E_0000023a071e76c0 .event/or E_0000023a071e76c0/0, E_0000023a071e76c0/1;
E_0000023a071e7a40/0 .event anyedge, v0000023a072289f0_0, v0000023a07228d10_0, v0000023a0722aa00_0, v0000023a07229b70_0;
E_0000023a071e7a40/1 .event anyedge, v0000023a07228bd0_0;
E_0000023a071e7a40 .event/or E_0000023a071e7a40/0, E_0000023a071e7a40/1;
S_0000023a071bad30 .scope module, "data_sampling" "data_sampling" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
o0000023a07231c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b220_0 .net "CLK", 0 0, o0000023a07231c18;  0 drivers
o0000023a07231c48 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a8c0_0 .net "RST", 0 0, o0000023a07231c48;  0 drivers
o0000023a07231c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a6e0_0 .net "RX_IN", 0 0, o0000023a07231c78;  0 drivers
o0000023a07231ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b2c0_0 .net "data_sample_enable", 0 0, o0000023a07231ca8;  0 drivers
o0000023a07231cd8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023a0722a3c0_0 .net "edge_cnt", 5 0, o0000023a07231cd8;  0 drivers
o0000023a07231d08 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023a0722b7c0_0 .net "prescale", 5 0, o0000023a07231d08;  0 drivers
v0000023a0722aaa0_0 .var "sample1", 0 0;
v0000023a0722a500_0 .var "sample2", 0 0;
v0000023a0722ab40_0 .var "sample3", 0 0;
v0000023a0722a960_0 .var "sampled_bit", 0 0;
E_0000023a071e81c0/0 .event negedge, v0000023a0722a8c0_0;
E_0000023a071e81c0/1 .event posedge, v0000023a0722b220_0;
E_0000023a071e81c0 .event/or E_0000023a071e81c0/0, E_0000023a071e81c0/1;
S_0000023a071ab240 .scope module, "deserializer" "deserializer" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_0000023a071e7240 .param/l "Data_width" 0 8 2, +C4<00000000000000000000000000001000>;
o0000023a07231f48 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a640_0 .net "CLK", 0 0, o0000023a07231f48;  0 drivers
v0000023a0722a780_0 .var "P_DATA", 7 0;
o0000023a07231fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a1e0_0 .net "RST", 0 0, o0000023a07231fa8;  0 drivers
o0000023a07231fd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023a0722abe0_0 .net "bit_cnt", 3 0, o0000023a07231fd8;  0 drivers
o0000023a07232008 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b4a0_0 .net "deserializer_enable", 0 0, o0000023a07232008;  0 drivers
o0000023a07232038 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b180_0 .net "sampled_bit", 0 0, o0000023a07232038;  0 drivers
E_0000023a071e6c80/0 .event negedge, v0000023a0722a1e0_0;
E_0000023a071e6c80/1 .event posedge, v0000023a0722a640_0;
E_0000023a071e6c80 .event/or E_0000023a071e6c80/0, E_0000023a071e6c80/1;
S_0000023a071ab3d0 .scope module, "edge_bit_counter" "edge_bit_counter" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
o0000023a07232188 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a5a0_0 .net "CLK", 0 0, o0000023a07232188;  0 drivers
o0000023a072321b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b540_0 .net "RST", 0 0, o0000023a072321b8;  0 drivers
v0000023a0722b040_0 .var "bit_cnt", 3 0;
v0000023a0722ad20_0 .var "edge_cnt", 5 0;
o0000023a07232248 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722ac80_0 .net "enable", 0 0, o0000023a07232248;  0 drivers
o0000023a07232278 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023a0722adc0_0 .net "prescale", 5 0, o0000023a07232278;  0 drivers
o0000023a072322a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722ae60_0 .net "reset_counters", 0 0, o0000023a072322a8;  0 drivers
E_0000023a071e6800/0 .event negedge, v0000023a0722b540_0;
E_0000023a071e6800/1 .event posedge, v0000023a0722a5a0_0;
E_0000023a071e6800 .event/or E_0000023a071e6800/0, E_0000023a071e6800/1;
S_0000023a071b5920 .scope module, "parity_checker" "parity_checker" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_0000023a071e6b00 .param/l "Data_width" 0 10 2, +C4<00000000000000000000000000001000>;
o0000023a07232428 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b0e0_0 .net "CLK", 0 0, o0000023a07232428;  0 drivers
o0000023a07232458 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722afa0_0 .net "PAR_TYP", 0 0, o0000023a07232458;  0 drivers
v0000023a0722b360_0 .var "P_flag", 0 0;
o0000023a072324b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b5e0_0 .net "RST", 0 0, o0000023a072324b8;  0 drivers
o0000023a072324e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023a0722b680_0 .net "bit_cnt", 3 0, o0000023a072324e8;  0 drivers
v0000023a0722b860_0 .var "data", 7 0;
o0000023a07232548 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a320_0 .net "parity_checker_enable", 0 0, o0000023a07232548;  0 drivers
v0000023a0722b900_0 .var "parity_error", 0 0;
o0000023a072325a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722b9a0_0 .net "sampled_bit", 0 0, o0000023a072325a8;  0 drivers
E_0000023a071e70c0/0 .event negedge, v0000023a0722b5e0_0;
E_0000023a071e70c0/1 .event posedge, v0000023a0722b0e0_0;
E_0000023a071e70c0 .event/or E_0000023a071e70c0/0, E_0000023a071e70c0/1;
S_0000023a071b5ab0 .scope module, "start_checker" "start_checker" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
o0000023a07232728 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722be00_0 .net "CLK", 0 0, o0000023a07232728;  0 drivers
o0000023a07232758 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722bc20_0 .net "RST", 0 0, o0000023a07232758;  0 drivers
o0000023a07232788 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722ba40_0 .net "sampled_bit", 0 0, o0000023a07232788;  0 drivers
o0000023a072327b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722bae0_0 .net "start_checker_enable", 0 0, o0000023a072327b8;  0 drivers
v0000023a0722bb80_0 .var "start_glitch", 0 0;
E_0000023a071e7480/0 .event negedge, v0000023a0722bc20_0;
E_0000023a071e7480/1 .event posedge, v0000023a0722be00_0;
E_0000023a071e7480 .event/or E_0000023a071e7480/0, E_0000023a071e7480/1;
S_0000023a071b2400 .scope module, "stop_checker" "stop_checker" 12 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
o0000023a07232908 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722bcc0_0 .net "CLK", 0 0, o0000023a07232908;  0 drivers
o0000023a07232938 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722a140_0 .net "RST", 0 0, o0000023a07232938;  0 drivers
o0000023a07232968 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a0722bd60_0 .net "sampled_bit", 0 0, o0000023a07232968;  0 drivers
o0000023a07232998 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a07229f60_0 .net "stop_checker_enable", 0 0, o0000023a07232998;  0 drivers
v0000023a0722a000_0 .var "stop_error", 0 0;
E_0000023a071e7f00/0 .event negedge, v0000023a0722a140_0;
E_0000023a071e7f00/1 .event posedge, v0000023a0722bcc0_0;
E_0000023a071e7f00 .event/or E_0000023a071e7f00/0, E_0000023a071e7f00/1;
    .scope S_0000023a07174a40;
T_0 ;
    %wait E_0000023a071e7540;
    %load/vec4 v0000023a071f0c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f1410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f1230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a071f0010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023a071f01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023a071e2a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023a071f0ab0_0;
    %pad/u 32;
    %load/vec4 v0000023a071f14b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f0ab0_0, 0;
    %load/vec4 v0000023a071f0010_0;
    %inv;
    %assign/vec4 v0000023a071f0010_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000023a071f0ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023a071f0ab0_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000023a071e2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000023a071f0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000023a071f1230_0;
    %pad/u 32;
    %load/vec4 v0000023a071f14b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f1230_0, 0;
    %load/vec4 v0000023a071f0010_0;
    %inv;
    %assign/vec4 v0000023a071f0010_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000023a071f1230_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023a071f1230_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000023a071f0bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0000023a071f1410_0;
    %pad/u 32;
    %load/vec4 v0000023a071ef6b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a071f1410_0, 0;
    %load/vec4 v0000023a071f0010_0;
    %inv;
    %assign/vec4 v0000023a071f0010_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0000023a071f1410_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023a071f1410_0, 0;
T_0.17 ;
T_0.14 ;
T_0.11 ;
T_0.8 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023a07174a40;
T_1 ;
    %wait E_0000023a071e6cc0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a071f0ab0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a071f1410_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a071f1230_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023a07174bd0;
T_2 ;
    %wait E_0000023a071e7580;
    %load/vec4 v0000023a071e33e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a07228f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a072281d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023a072281d0_0;
    %load/vec4 v0000023a07229170_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a07228f90_0, 0;
    %load/vec4 v0000023a07229170_0;
    %assign/vec4 v0000023a072281d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000023a07228f90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a071e2f80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a07228f90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023a07174bd0;
T_3 ;
    %wait E_0000023a071e7580;
    %load/vec4 v0000023a071e33e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a072298f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023a07229350_0;
    %assign/vec4 v0000023a072298f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023a07174bd0;
T_4 ;
    %wait E_0000023a071e7580;
    %load/vec4 v0000023a071e33e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a072290d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023a07228770_0;
    %assign/vec4 v0000023a072290d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023a071c1090;
T_5 ;
    %wait E_0000023a071e6dc0;
    %load/vec4 v0000023a07228590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000023a07227f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023a07227ff0_0;
    %assign/vec4 v0000023a07227f50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023a071c1090;
T_6 ;
    %wait E_0000023a071e6d80;
    %load/vec4 v0000023a07227f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0000023a07229df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.9 ;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0000023a07228130_0;
    %pad/u 32;
    %load/vec4 v0000023a07228a90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0000023a072288b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.11 ;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000023a072286d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_6.16, 5;
    %load/vec4 v0000023a072286d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0000023a07228090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.18 ;
T_6.15 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000023a07228130_0;
    %pad/u 32;
    %load/vec4 v0000023a07228a90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.19, 4;
    %load/vec4 v0000023a07228db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.22 ;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.20 ;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000023a07228130_0;
    %pad/u 32;
    %load/vec4 v0000023a07228a90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.23, 4;
    %load/vec4 v0000023a07228310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.26 ;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.24 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000023a07229df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a07227ff0_0, 0, 6;
T_6.28 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023a071c1090;
T_7 ;
    %wait E_0000023a071e8f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07229cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07229710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a072297b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07229210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228270_0, 0, 1;
    %load/vec4 v0000023a07227f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228270_0, 0, 1;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a072297b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228450_0, 0, 1;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07229210_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07229710_0, 0, 1;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07229cb0_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023a071bcb80;
T_8 ;
    %wait E_0000023a071e6e00;
    %load/vec4 v0000023a072283b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a07228e50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a07228e50_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a07228e50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023a071bcb80;
T_9 ;
    %wait E_0000023a071e6e00;
    %load/vec4 v0000023a072283b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a072292b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023a07228e50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000023a072292b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023a071bcd10;
T_10 ;
    %wait E_0000023a071e71c0;
    %load/vec4 v0000023a072295d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a072289f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023a07229990_0;
    %assign/vec4 v0000023a072289f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023a071bcd10;
T_11 ;
    %wait E_0000023a071e7a40;
    %load/vec4 v0000023a072289f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.12;
T_11.0 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.14 ;
    %jmp T_11.12;
T_11.1 ;
    %load/vec4 v0000023a0722aa00_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.20;
T_11.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.20;
T_11.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.20;
T_11.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.20;
T_11.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %load/vec4 v0000023a0722aa00_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0000023a0722aa00_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.26 ;
T_11.24 ;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.22 ;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.28 ;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0000023a07229b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.30 ;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.32 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.34 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.36 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0000023a07228bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.38;
T_11.37 ;
    %load/vec4 v0000023a072289f0_0;
    %store/vec4 v0000023a07229990_0, 0, 4;
T_11.38 ;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a07229990_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023a071bcd10;
T_12 ;
    %wait E_0000023a071e76c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a07228950_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a0722af00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a071f0290_0, 0, 1;
    %load/vec4 v0000023a072289f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.0 ;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.1 ;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %jmp T_12.12;
T_12.2 ;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.3 ;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.5 ;
    %load/vec4 v0000023a07229a30_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a07228630_0, 0, 1;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0000023a07229850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0000023a0722a460_0;
    %store/vec4 v0000023a0722af00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a071f0290_0, 0, 1;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
T_12.13 ;
    %load/vec4 v0000023a0722b720_0;
    %store/vec4 v0000023a0722aa00_0, 0, 8;
    %load/vec4 v0000023a07229670_0;
    %store/vec4 v0000023a0722a820_0, 0, 8;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023a071bcd10;
T_13 ;
    %wait E_0000023a071e71c0;
    %load/vec4 v0000023a072295d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a07229530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a072284f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a07228b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a0722a460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a07229c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a07229c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b400_0, 0;
    %load/vec4 v0000023a072289f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0000023a07229670_0;
    %assign/vec4 v0000023a0722b720_0, 0;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0000023a07229670_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000023a07229530_0, 0;
    %load/vec4 v0000023a07229670_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000023a072284f0_0, 0;
T_13.13 ;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0000023a07229670_0;
    %assign/vec4 v0000023a07229a30_0, 0;
T_13.15 ;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a07229c10_0, 0;
    %load/vec4 v0000023a07229d50_0;
    %assign/vec4 v0000023a0722a460_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722b400_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722b400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a07229530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a072284f0_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722b400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a07229530_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a072284f0_0, 0;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0000023a07228d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0000023a07229670_0;
    %pad/u 4;
    %assign/vec4 v0000023a07228b30_0, 0;
T_13.17 ;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v0000023a07228bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0000023a072293f0_0;
    %assign/vec4 v0000023a0722a460_0, 0;
T_13.19 ;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023a071bad30;
T_14 ;
    %wait E_0000023a071e81c0;
    %load/vec4 v0000023a0722a8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722aaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722a960_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023a0722b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000023a0722a3c0_0;
    %pad/u 32;
    %load/vec4 v0000023a0722b7c0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0000023a0722a6e0_0;
    %assign/vec4 v0000023a0722aaa0_0, 0;
T_14.4 ;
    %load/vec4 v0000023a0722a3c0_0;
    %load/vec4 v0000023a0722b7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0000023a0722a6e0_0;
    %assign/vec4 v0000023a0722a500_0, 0;
T_14.6 ;
    %load/vec4 v0000023a0722a3c0_0;
    %pad/u 32;
    %load/vec4 v0000023a0722b7c0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0000023a0722a6e0_0;
    %assign/vec4 v0000023a0722ab40_0, 0;
    %load/vec4 v0000023a0722aaa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0000023a0722a500_0;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/1 T_14.11, 8;
    %load/vec4 v0000023a0722a500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.13, 10;
    %load/vec4 v0000023a0722ab40_0;
    %and;
T_14.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.11;
    %flag_get/vec4 8;
    %jmp/1 T_14.10, 8;
    %load/vec4 v0000023a0722aaa0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.14, 8;
    %load/vec4 v0000023a0722ab40_0;
    %and;
T_14.14;
    %or;
T_14.10;
    %assign/vec4 v0000023a0722a960_0, 0;
T_14.8 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023a071ab240;
T_15 ;
    %wait E_0000023a071e6c80;
    %load/vec4 v0000023a0722a1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a0722a780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023a0722b4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0000023a0722abe0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000023a0722b180_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000023a0722abe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000023a0722a780_0, 4, 5;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023a071ab3d0;
T_16 ;
    %wait E_0000023a071e6800;
    %load/vec4 v0000023a0722b540_0;
    %nor/r;
    %load/vec4 v0000023a0722ae60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a0722ad20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023a0722ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000023a0722ad20_0;
    %pad/u 32;
    %load/vec4 v0000023a0722adc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a0722ad20_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000023a0722ad20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000023a0722ad20_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023a071ab3d0;
T_17 ;
    %wait E_0000023a071e6800;
    %load/vec4 v0000023a0722b540_0;
    %nor/r;
    %load/vec4 v0000023a0722ae60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a0722b040_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000023a0722ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000023a0722ad20_0;
    %pad/u 32;
    %load/vec4 v0000023a0722adc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0000023a0722b040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023a0722b040_0, 0;
T_17.4 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023a071b5920;
T_18 ;
    %wait E_0000023a071e70c0;
    %load/vec4 v0000023a0722b5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a0722b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b360_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000023a0722a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000023a0722b680_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.6, 5;
    %load/vec4 v0000023a0722b680_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000023a0722b9a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000023a0722b680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000023a0722b860_0, 4, 5;
T_18.4 ;
    %load/vec4 v0000023a0722b680_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0000023a0722b860_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000023a0722b9a0_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0000023a0722b360_0, 0;
T_18.7 ;
    %load/vec4 v0000023a0722b680_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_18.9, 4;
    %load/vec4 v0000023a0722afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %load/vec4 v0000023a0722b360_0;
    %nor/r;
    %load/vec4 v0000023a0722b9a0_0;
    %cmp/e;
    %jmp/0xz  T_18.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b900_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722b900_0, 0;
T_18.14 ;
T_18.11 ;
    %load/vec4 v0000023a0722afa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0000023a0722b360_0;
    %load/vec4 v0000023a0722b9a0_0;
    %cmp/e;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722b900_0, 0;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722b900_0, 0;
T_18.18 ;
T_18.15 ;
T_18.9 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023a071b5ab0;
T_19 ;
    %wait E_0000023a071e7480;
    %load/vec4 v0000023a0722bc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722bb80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000023a0722bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000023a0722ba40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722bb80_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722bb80_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023a071b2400;
T_20 ;
    %wait E_0000023a071e7f00;
    %load/vec4 v0000023a0722a140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722a000_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000023a07229f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000023a0722bd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a0722a000_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a0722a000_0, 0;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./../Clock_divider/ClkDiv.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../UART_RX/FSM.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
