// Seed: 1781608230
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wor id_3;
  input wire id_2;
  output tri1 id_1;
  logic id_4;
  ;
  assign id_3 = -1 - id_2;
  assign id_1 = -1;
  always id_4 <= id_4;
  parameter id_5 = 1;
  logic \id_6 ;
  ;
  assign \id_6 = 1;
  uwire id_7, id_8, id_9;
  assign id_8  = 1'h0;
  assign id_1  = 1;
  assign \id_6 = id_7;
  assign id_7  = -1;
  wire [1 : 1] id_10;
  assign id_10 = -1;
  assign id_10 = -1;
endmodule
module module_1 (
    id_1[1'd0 : 1],
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout reg id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  logic id_5;
  always id_3 <= id_3;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign id_3 = -1'd0;
  assign id_5 = id_1;
  logic id_7[1 : 1 'b0];
endmodule
