

================================================================
== Vivado HLS Report for 'd_max'
================================================================
* Date:           Mon Dec 10 15:19:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.499|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5021|  5021|  5021|  5021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  5020|  5020|       502|          -|          -|    10|    no    |
        | + Loop 1.1      |   500|   500|        50|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |    48|    48|         3|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    150|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     65|
|Register         |        -|      -|      69|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      69|    215|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_1_fu_137_p2      |     +    |      0|  0|  13|           4|           1|
    |c_k_1_fu_161_p2      |     +    |      0|  0|  15|           5|           1|
    |k_3_fu_99_p2         |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_125_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp2_fu_167_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_72_fu_176_p2     |     +    |      0|  0|  18|          11|          11|
    |exitcond1_fu_131_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_93_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_155_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp_74_fu_186_p2     |   icmp   |      0|  0|  13|          16|           1|
    |maxval_d0            |  select  |      0|  0|  16|           1|          16|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 150|          73|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  38|          7|    1|          7|
    |b_k_reg_71  |   9|          2|    4|          8|
    |c_k_reg_82  |   9|          2|    5|         10|
    |k_reg_60    |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  65|         13|   14|         33|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |b_k_1_reg_215      |   4|   0|    4|          0|
    |b_k_reg_71         |   4|   0|    4|          0|
    |b_y0_load_reg_243  |  16|   0|   16|          0|
    |c_k_1_reg_228      |   5|   0|    5|          0|
    |c_k_reg_82         |   5|   0|    5|          0|
    |k_3_reg_202        |   4|   0|    4|          0|
    |k_reg_60           |   4|   0|    4|          0|
    |tmp1_reg_207       |   6|   0|   11|          5|
    |tmp_73_reg_233     |  11|   0|   64|         53|
    |tmp_s_reg_220      |   4|   0|    8|          4|
    +-------------------+----+----+-----+-----------+
    |Total              |  69|   0|  131|         62|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     d_max    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     d_max    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     d_max    | return value |
|ap_done          | out |    1| ap_ctrl_hs |     d_max    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     d_max    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     d_max    | return value |
|b_y0_address0    | out |   11|  ap_memory |     b_y0     |     array    |
|b_y0_ce0         | out |    1|  ap_memory |     b_y0     |     array    |
|b_y0_q0          |  in |   16|  ap_memory |     b_y0     |     array    |
|maxval_address0  | out |   11|  ap_memory |    maxval    |     array    |
|maxval_ce0       | out |    1|  ap_memory |    maxval    |     array    |
|maxval_we0       | out |    1|  ap_memory |    maxval    |     array    |
|maxval_d0        | out |   16|  ap_memory |    maxval    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

