INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/sync_fifo/sync_fifo.srcs/sources_1/new/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_v
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/sync_fifo/sync_fifo.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_v_tf
