

================================================================
== Vivado HLS Report for 'leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508'
================================================================
* Date:           Wed Jul 27 22:58:19 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8200|     8200| 41.000 us | 41.000 us |  8200|  8200|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LeakyReLUActLoop  |     8198|     8198|         8|          1|          1|  8192|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     94|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|      1|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|     219|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     434|    243|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------------+---------+-------+-----+----+-----+
    |                Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------------+-----------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_mul_32s_14ns_46_5_1_U63  |myproject_axi_mul_32s_14ns_46_5_1  |        0|      2|  215|   1|    0|
    +---------------------------------------+-----------------------------------+---------+-------+-----+----+-----+
    |Total                                  |                                   |        0|      2|  215|   1|    0|
    +---------------------------------------+-----------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_82_p2                        |     +    |      0|  0|  19|          14|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_97_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln548_fu_76_p2               |   icmp   |      0|  0|  13|          14|          15|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_V_din                       |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  94|          68|          56|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_0_reg_65               |   9|          2|   14|         28|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   21|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |i_0_reg_65               |  14|   0|   14|          0|
    |icmp_ln1494_reg_143      |   1|   0|    1|          0|
    |icmp_ln548_reg_122       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_V_reg_131            |  32|   0|   32|          0|
    |trunc_ln_reg_148         |  30|   0|   30|          0|
    |icmp_ln548_reg_122       |  64|  32|    1|          0|
    |tmp_V_reg_131            |  64|  32|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 219|  64|  124|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_done           | out |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|start_out         | out |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|start_write       | out |    1| ap_ctrl_hs | leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %LeakyReLUActLoop ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.20ns)   --->   "%icmp_ln548 = icmp eq i14 %i_0, -8192" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 15 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%i = add i14 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln548, label %2, label %LeakyReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:551]   --->   Operation 19 'read' 'tmp_V' <Predicate = (!icmp_ln548)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %tmp_V to i46" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_4 : Operation 21 [5/5] (3.95ns)   --->   "%r_V = mul i46 %sext_ln1118, 6553" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 21 'mul' 'r_V' <Predicate = (!icmp_ln548)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 22 [4/5] (3.95ns)   --->   "%r_V = mul i46 %sext_ln1118, 6553" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 22 'mul' 'r_V' <Predicate = (!icmp_ln548)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 23 [3/5] (3.95ns)   --->   "%r_V = mul i46 %sext_ln1118, 6553" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 23 'mul' 'r_V' <Predicate = (!icmp_ln548)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 24 [2/5] (3.95ns)   --->   "%r_V = mul i46 %sext_ln1118, 6553" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 24 'mul' 'r_V' <Predicate = (!icmp_ln548)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %tmp_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:556]   --->   Operation 25 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln548)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 26 [1/5] (3.95ns)   --->   "%r_V = mul i46 %sext_ln1118, 6553" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 26 'mul' 'r_V' <Predicate = (!icmp_ln548)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %r_V, i32 16, i32 45)" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln548)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str138) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str138)" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:549]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i30 %trunc_ln to i32" [firmware/nnet_utils/nnet_activation_stream.h:557]   --->   Operation 31 'sext' 'sext_ln708' <Predicate = (!icmp_ln548 & !icmp_ln1494)> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.69ns)   --->   "%out_data_V = select i1 %icmp_ln1494, i32 %tmp_V, i32 %sext_ln708" [firmware/nnet_utils/nnet_activation_stream.h:556]   --->   Operation 32 'select' 'out_data_V' <Predicate = (!icmp_ln548)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 33 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:558]   --->   Operation 33 'write' <Predicate = (!icmp_ln548)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str138, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:559]   --->   Operation 34 'specregionend' 'empty_191' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:548]   --->   Operation 35 'br' <Predicate = (!icmp_ln548)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:560]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
br_ln548           (br               ) [ 01111111110]
i_0                (phi              ) [ 00100000000]
icmp_ln548         (icmp             ) [ 00111111110]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01111111110]
br_ln548           (br               ) [ 00000000000]
tmp_V              (read             ) [ 00101111110]
sext_ln1118        (sext             ) [ 00100111100]
icmp_ln1494        (icmp             ) [ 00100000010]
r_V                (mul              ) [ 00000000000]
trunc_ln           (partselect       ) [ 00100000010]
specloopname_ln548 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln549 (specpipeline     ) [ 00000000000]
sext_ln708         (sext             ) [ 00000000000]
out_data_V         (select           ) [ 00000000000]
write_ln558        (write            ) [ 00000000000]
empty_191          (specregionend    ) [ 00000000000]
br_ln548           (br               ) [ 01111111110]
ret_ln560          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_V_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln558_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln558/9 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_0_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="1"/>
<pin id="67" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_0_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="14" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln548_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="0"/>
<pin id="78" dir="0" index="1" bw="14" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln548/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln1118_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="14" slack="0"/>
<pin id="94" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln1494_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="5"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="30" slack="0"/>
<pin id="104" dir="0" index="1" bw="46" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="7" slack="0"/>
<pin id="107" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln708_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="30" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_data_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="6"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_V/9 "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln548_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln548 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_V_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="138" class="1005" name="sext_ln1118_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="46" slack="1"/>
<pin id="140" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln1494_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="148" class="1005" name="trunc_ln_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="30" slack="1"/>
<pin id="150" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="48" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="69" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="69" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="91" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="125"><net_src comp="76" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="82" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="134"><net_src comp="52" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="141"><net_src comp="88" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="146"><net_src comp="97" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="151"><net_src comp="102" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {9 }
 - Input state : 
	Port: leaky_relu_me<ap_fixed,ap_fixed,LeakyReLU_config15>508 : data_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln548 : 1
		i : 1
		br_ln548 : 2
	State 3
	State 4
		r_V : 1
	State 5
	State 6
	State 7
	State 8
		trunc_ln : 1
	State 9
		out_data_V : 1
		write_ln558 : 2
		empty_191 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_91        |    2    |   215   |    1    |
|----------|-------------------------|---------|---------|---------|
|  select  |    out_data_V_fu_115    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln548_fu_76    |    0    |    0    |    13   |
|          |    icmp_ln1494_fu_97    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_82         |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_52    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln558_write_fu_58 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln1118_fu_88    |    0    |    0    |    0    |
|          |    sext_ln708_fu_112    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_102     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   215   |    83   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_65    |   14   |
|     i_reg_126     |   14   |
|icmp_ln1494_reg_143|    1   |
| icmp_ln548_reg_122|    1   |
|sext_ln1118_reg_138|   46   |
|   tmp_V_reg_131   |   32   |
|  trunc_ln_reg_148 |   30   |
+-------------------+--------+
|       Total       |   138  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_91 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.769  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   215  |   83   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   353  |   92   |
+-----------+--------+--------+--------+--------+
