EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 4
Title "DDCMP Framer"
Date "2021-05-17"
Rev "A"
Comp "AK Design"
Comment1 "Copyright Â© 2021 by Paul Koning, NI1D"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7950 2600 2000 2500
U 60A471E8
F0 "Integral modem" 50
F1 "im.sch" 50
F2 "IM_RXDATA" O L 7950 3000 50 
F3 "IM_ENABLE" I L 7950 3150 50 
F4 "IM_TXDATA" I L 7950 3300 50 
F5 "IM_TXD_N" O L 7950 4950 50 
F6 "IM_TDX" O L 7950 4800 50 
F7 "IM_RXD_N" I L 7950 4500 50 
F8 "IM_RDX" I L 7950 4650 50 
$EndSheet
$Sheet
S 1600 2650 2000 2500
U 60A47002
F0 "RS-232 I/O" 50
F1 "rs232.sch" 50
F2 "RS232_ENABLE" I R 3600 3250 50 
F3 "RS232_TXDATA" I R 3600 3400 50 
F4 "RS232_RXDATA" O R 3600 3550 50 
F5 "RS232_CLKOUT" I R 3600 3700 50 
F6 "RS232_RXCLK" O R 3600 3850 50 
F7 "RS232_TXCLK" O R 3600 4000 50 
F8 "IM_RXD_N" O R 3600 4500 50 
F9 "IM_RDX" O R 3600 4650 50 
F10 "IM_TXD" I R 3600 4800 50 
F11 "IM_TXD_N" I R 3600 4950 50 
$EndSheet
Wire Wire Line
	3600 3250 4850 3250
Wire Wire Line
	3600 3400 4850 3400
Wire Wire Line
	4850 3550 3600 3550
Wire Wire Line
	3600 3700 4850 3700
Wire Wire Line
	4850 3850 3600 3850
Wire Wire Line
	3600 4000 4850 4000
Wire Wire Line
	6850 3000 7950 3000
Wire Wire Line
	7950 3150 6850 3150
Wire Wire Line
	6850 3300 7950 3300
Wire Wire Line
	3600 4950 7950 4950
Wire Wire Line
	3600 4500 7950 4500
Wire Wire Line
	3600 4650 7950 4650
Wire Wire Line
	7950 4800 3600 4800
$Sheet
S 4850 2600 2000 1650
U 60A46E24
F0 "CPU" 50
F1 "cpu.sch" 50
F2 "IM_ENABLE" O R 6850 3150 50 
F3 "IM_TXDATA" O R 6850 3300 50 
F4 "IM_RXDATA" I R 6850 3000 50 
F5 "RS232_ENABLE" O L 4850 3250 50 
F6 "RS232_CLKOUT" O L 4850 3700 50 
F7 "RS232_TXCLK" I L 4850 4000 50 
F8 "RS232_RXDATA" I L 4850 3550 50 
F9 "RS232_RXCLK" I L 4850 3850 50 
F10 "RS232_TXDATA" O L 4850 3400 50 
$EndSheet
$EndSCHEMATC
