# SPDX-FileCopyrightText: 2021 Inria
# SPDX-FileCopyrightText: 2021 Freie UniversitÃ¤t Berlin
# SPDX-License-Identifier: LGPL-2.1-only

config CPU_FAM_WL
    bool
    select CPU_STM32
    select CPU_CORE_CORTEX_M4

config CPU_FAM
    default "wl" if CPU_FAM_WL

config STM32_WL55JC_SUBGHZ_DEBUG
     bool "STM32WL->Enable Hardware Debugging"
     help
        Enable Hardware debug pins. This would affect onboard peripherals such as SPI
        as the pins are multiplexed. For more information check Alternate Functions
        column in Table 19 : STM32WL55/54xx pin definition in STM32WL55/54xx
        datasheet.
