
use pgl_device_timing_ids;
timingspec define_arc of device IPAL
{
    

timing of (posedge IPAL_CLK *> IPAL_DOUT[31:0])
{
    tco_ipal_dout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (2.58,2.58):(2.58,2.58))
        (corner "fast" (1.13,1.13):(1.13,1.13))
      )
    );
};

timing of (posedge IPAL_CLK => RBCRC_ERR)
{
    tco_ipal_rbcrc_err :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.23,1.23):(1.23,1.23))
        (corner "fast" (0.54,0.54):(0.54,0.54))
      )
    );
};

timing of (posedge IPAL_CLK => RBCRC_VALID)
{
    tco_ipal_rbcrc_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.23,1.23):(1.23,1.23))
        (corner "fast" (0.54,0.54):(0.54,0.54))
      )
    );
};

timing of (posedge IPAL_CLK => SEU_VALID)
{
    tco_ipal_seu_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.26,1.26):(1.26,1.26))
        (corner "fast" (0.54,0.54):(0.54,0.54))
      )
    );
};

timing of (posedge IPAL_CLK *> SEU_INDEX[11:0])
{
    tco_ipal_seu_index :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.08,1.08):(1.08,1.08))
        (corner "fast" (0.48,0.48):(0.48,0.48))
      )
    );
};

timing of (posedge IPAL_CLK => SEU_SEC)
{
    tco_ipal_seu_sec :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.09,1.09):(1.09,1.09))
        (corner "fast" (0.49,0.49):(0.49,0.49))
      )
    );
};

timing of (posedge IPAL_CLK => SEU_DED)
{
    tco_ipal_seu_ded :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.00,1.00):(1.00,1.00))
        (corner "fast" (0.46,0.46):(0.46,0.46))
      )
    );
};

HOLD timing of (posedge IPAL_CLK : IPAL_CS_N)
{
    thd_ipal_cs_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.14,-0.14):(-0.14,-0.14))
        (corner "fast" (0.00,0.00):(0.00,0.00))
      )
    );
};    
 
SETUP timing of (posedge IPAL_CLK : IPAL_CS_N)
{
    tsu_ipal_cs_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.30,1.30):(1.30,1.30))
        (corner "fast" (0.53,0.53):(0.53,0.53))
      )
    );
};

HOLD timing of (posedge IPAL_CLK : IPAL_RDWR_N)
{
    thd_ipal_rdwr_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.14,-0.14):(-0.14,-0.14))
        (corner "fast" (-0.06,-0.06):(-0.06,-0.06))
      )
    );
};    
 
SETUP timing of (posedge IPAL_CLK : IPAL_RDWR_N)
{
    tsu_ipal_rdwr_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.09,1.09):(1.09,1.09))
        (corner "fast" (0.46,0.46):(0.46,0.46))
      )
    );
};

HOLD timing of (posedge IPAL_CLK : IPAL_DIN[31:0])
{
    thd_ipal_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.19,-0.19):(-0.19,-0.19))
        (corner "fast" (-0.04,-0.04):(-0.04,-0.04))
      )
    );
};    
 
SETUP timing of (posedge IPAL_CLK : IPAL_DIN[31:0])
{
    tsu_ipal_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.18,1.18):(1.18,1.18))
        (corner "fast" (0.62,0.62):(0.62,0.62))
      )
    );
};

};



