Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Thu Jan  5 04:53:50 2023
| Host         : DESKTOP-4GQ0V91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPU_IP_Slave_v1_0_control_sets_placed.rpt
| Design       : FPU_IP_Slave_v1_0
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             243 |          136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           21 |
| Yes          | No                    | No                     |             206 |           88 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             166 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                       Enable Signal                       |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_i_2_n_2                                |                                                           |                                          |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/axi_arready0               | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                2 |              3 |         1.50 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/axi_awready0               | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              3 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_2        | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_2        | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_2        | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_2       | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[7]                  | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[23]                 | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[15]                 | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[31]                 | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |                4 |              8 |         2.00 |
|  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_1__0_n_2_BUFG |                                                           |                                          |               15 |             30 |         2.00 |
|  FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_2_n_2_BUFG     |                                                           |                                          |               18 |             31 |         1.72 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa             |                                          |               17 |             31 |         1.82 |
|  n_0_50_BUFG                                                                                |                                                           |                                          |               19 |             32 |         1.68 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg_rden__0            | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |               16 |             32 |         2.00 |
|  DUT/adder/i_e__0                                                                           |                                                           |                                          |               14 |             32 |         2.29 |
| ~n_1_1844_BUFG                                                                              |                                                           |                                          |               26 |             32 |         1.23 |
|  DUT/adder/o_exponent                                                                       |                                                           |                                          |               20 |             33 |         1.65 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/E[0]        |                                          |               12 |             47 |         3.92 |
|  DUT/multiplier/i_e__0                                                                      |                                                           |                                          |               23 |             52 |         2.26 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in[31]_i_1_n_2 |                                          |               26 |             64 |         2.46 |
|  s00_axi_aclk_IBUF_BUFG                                                                     | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in           |                                          |               33 |             64 |         1.94 |
|  s00_axi_aclk_IBUF_BUFG                                                                     |                                                           | FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/SR[0] |               21 |             74 |         3.52 |
+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


