// Seed: 235451185
module module_0 (
    input  logic id_1
    , id_2,
    output reg   id_3,
    input  logic id_4,
    output reg   id_5,
    input  reg   id_6,
    output logic id_7
);
  type_18(
      id_3, id_5, id_2
  );
  logic id_8;
  logic id_9;
  always @(posedge id_2) begin
    if (id_8) begin
      if ('b0) begin
        id_6 <= 1;
      end
    end else begin
      id_3 <= 1;
    end
  end
  reg id_10, id_11;
  assign id_10 = (id_3);
endmodule
