Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 20:14:12 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.539
Frequency (MHz):            117.110
Required Period (ns):       7.813
Required Frequency (MHz):   127.992
External Setup (ns):        N/A
Max Clock-To-Out (ns):      12.186

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_52:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[21]:EN
  Delay (ns):              8.176
  Slack (ns):             -0.726
  Arrival (ns):           12.616
  Required (ns):          11.890
  Setup (ns):              0.363
  Minimum Period (ns):     8.539

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.mem_we_ret:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_high_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.126
  Slack (ns):             -0.542
  Arrival (ns):           12.555
  Required (ns):          12.013
  Setup (ns):              0.378
  Minimum Period (ns):     8.355

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.mem_we_ret:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_4/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.104
  Slack (ns):             -0.512
  Arrival (ns):           12.533
  Required (ns):          12.021
  Setup (ns):              0.378
  Minimum Period (ns):     8.325

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.mem_we_ret:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_2nd[1].ram_9bit_2nd.mem_mem_0_2/INST_RAM1K18_IP:A_DIN[0]
  Delay (ns):              8.059
  Slack (ns):             -0.478
  Arrival (ns):           12.488
  Required (ns):          12.010
  Setup (ns):              0.383
  Minimum Period (ns):     8.291

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_52:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_64[9]:EN
  Delay (ns):              7.892
  Slack (ns):             -0.456
  Arrival (ns):           12.332
  Required (ns):          11.876
  Setup (ns):              0.363
  Minimum Period (ns):     8.269


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_52:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[21]:EN
  data required time                                 11.890
  data arrival time                          -       12.616
  slack                                              -0.726
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.472                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:An (f)
               +     0.372          cell: ADLIB:RGB
  3.844                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:YL (r)
               +     0.596          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1
  4.440                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_52:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.567                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X_ret_52:Q (f)
               +     1.666          net: Rattlesnake_0/Y_2_reto_0[12]
  6.233                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_12:A (f)
               +     0.157          cell: ADLIB:ARI1_CC
  6.390                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_12:P (r)
               +     0.000          net: NET_CC_CONFIG1439
  6.390                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:P[7] (r)
               +     0.513          cell: ADLIB:CC_CONFIG
  6.903                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:CO (f)
               +     0.000          net: CI_TO_CO1401
  6.903                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CI (f)
               +     0.218          cell: ADLIB:CC_CONFIG
  7.121                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CO (f)
               +     0.000          net: CI_TO_CO1402
  7.121                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CI (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  7.311                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CC[3] (f)
               +     0.000          net: NET_CC_CONFIG1501
  7.311                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CC (f)
               +     0.086          cell: ADLIB:FCEND_BUFF_CC
  7.397                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CO (f)
               +     0.749          net: Rattlesnake_0/un12_ALU_out
  8.146                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2_1:C (f)
               +     0.117          cell: ADLIB:CFG4
  8.263                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2_1:Y (r)
               +     0.261          net: Rattlesnake_0/N_1605
  8.524                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:C (r)
               +     0.265          cell: ADLIB:CFG4
  8.789                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:Y (f)
               +     0.124          net: Rattlesnake_0/exe_branch_active
  8.913                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:C (f)
               +     0.102          cell: ADLIB:CFG4
  9.015                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:Y (f)
               +     0.267          net: Rattlesnake_0/un1_jal_active_1_Z
  9.282                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:A (f)
               +     0.117          cell: ADLIB:CFG2
  9.399                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:Y (r)
               +     1.336          net: Rattlesnake_0/N_3154
  10.735                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_fast:B (r)
               +     0.118          cell: ADLIB:CFG4
  10.853                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_fast:Y (f)
               +     1.763          net: Rattlesnake_0/un1_exception_alignment_7_fast
  12.616                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[21]:EN (f)
                                    
  12.616                       data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn (f)
               +     0.457          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast
  11.303                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB35:An (f)
               +     0.372          cell: ADLIB:RGB
  11.675                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB35:YL (r)
               +     0.578          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB35_rgbl_net_1
  12.253                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[21]:CLK (r)
               -     0.363          Library setup time: ADLIB:SLE
  11.890                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[21]:EN
                                    
  11.890                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.744
  Arrival (ns):           12.186
  Clock to Out (ns):      12.186

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.536
  Arrival (ns):           11.978
  Clock to Out (ns):      11.978

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              4.821
  Arrival (ns):            9.281
  Clock to Out (ns):       9.281


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       12.186
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.472                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:An (f)
               +     0.372          cell: ADLIB:RGB
  3.844                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:YR (r)
               +     0.598          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24_rgbr_net_1
  4.442                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.544                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     2.850          net: LED_RED_c
  7.394                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.118          cell: ADLIB:CFG1
  7.512                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.091          net: LED_GREEN_c
  8.603                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  8.991                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.358                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  12.186                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  12.186                       LED_GREEN (f)
                                    
  12.186                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[18]:ALn
  Delay (ns):              4.844
  Slack (ns):              2.567
  Arrival (ns):            9.271
  Required (ns):          11.838
  Recovery (ns):           0.415
  Minimum Period (ns):     5.246
  Skew (ns):              -0.013

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[12]:ALn
  Delay (ns):              4.844
  Slack (ns):              2.568
  Arrival (ns):            9.271
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     5.245
  Skew (ns):              -0.014

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[14]:ALn
  Delay (ns):              4.844
  Slack (ns):              2.568
  Arrival (ns):            9.271
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     5.245
  Skew (ns):              -0.014

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[16]:ALn
  Delay (ns):              4.844
  Slack (ns):              2.568
  Arrival (ns):            9.271
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     5.245
  Skew (ns):              -0.014

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[20]:ALn
  Delay (ns):              4.844
  Slack (ns):              2.568
  Arrival (ns):            9.271
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     5.245
  Skew (ns):              -0.014


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[18]:ALn
  data required time                                 11.838
  data arrival time                          -        9.271
  slack                                               2.567
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.422          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.455                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.372          cell: ADLIB:RGB
  3.827                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.600          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  4.427                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.554                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.735          net: Rattlesnake_0/cpu_reset
  5.289                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  5.406                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.960          net: Rattlesnake_0/N_6035
  7.366                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  7.806                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.452          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  8.258                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB34:An (f)
               +     0.372          cell: ADLIB:RGB
  8.630                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB34:YR (r)
               +     0.641          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB34_rgbr_net_1
  9.271                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[18]:ALn (r)
                                    
  9.271                        data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.297                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB36:An (f)
               +     0.372          cell: ADLIB:RGB
  11.669                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB36:YR (r)
               +     0.584          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB36_rgbr_net_1
  12.253                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[18]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  11.838                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.AUIPC_out[18]:ALn
                                    
  11.838                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

