transcript on
if ![file isdirectory vhdl_libs] {
	file mkdir vhdl_libs
}

vlib vhdl_libs/altera
vmap altera ./vhdl_libs/altera
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd}
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_standard_functions.vhd}
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_primitives_components.vhd}
vcom -93 -work altera {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_primitives.vhd}

vlib vhdl_libs/lpm
vmap lpm ./vhdl_libs/lpm
vcom -93 -work lpm {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/220pack.vhd}
vcom -93 -work lpm {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/220model.vhd}

vlib vhdl_libs/sgate
vmap sgate ./vhdl_libs/sgate
vcom -93 -work sgate {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/sgate_pack.vhd}
vcom -93 -work sgate {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/sgate.vhd}

vlib vhdl_libs/altera_mf
vmap altera_mf ./vhdl_libs/altera_mf
vcom -93 -work altera_mf {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_mf_components.vhd}
vcom -93 -work altera_mf {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_mf.vhd}

vlib vhdl_libs/altera_lnsim
vmap altera_lnsim ./vhdl_libs/altera_lnsim
vlog -sv -work altera_lnsim {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
vcom -93 -work altera_lnsim {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd}

vlib vhdl_libs/cyclonev
vmap cyclonev ./vhdl_libs/cyclonev
vlog  -work cyclonev {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
vcom -93 -work cyclonev {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd}
vcom -93 -work cyclonev {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/cyclonev_components.vhd}

vlib vhdl_libs/cyclonev_hssi
vmap cyclonev_hssi ./vhdl_libs/cyclonev_hssi
vcom -93 -work cyclonev_hssi {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/cyclonev_hssi_components.vhd}
vlog  -work cyclonev_hssi {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
vcom -93 -work cyclonev_hssi {/home/manea/altera_lite/25.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.vhd}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {/home/manea/workspace/Junia_TP_FPGA_AP4_MATTHIEU_MANEA/TP3_MEF/bistable.vhd}
vcom -93 -work work {/home/manea/workspace/Junia_TP_FPGA_AP4_MATTHIEU_MANEA/TP3_MEF/toplevel_tp3_mef.vhd}

vcom -93 -work work {/home/manea/workspace/Junia_TP_FPGA_AP4_MATTHIEU_MANEA/TP1_additionneur/tb_full_adder_4b.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs="+acc"  tb_full_adder_4b

add wave *
view structure
view signals
run 5 us
