{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557337044258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557337044267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 10:37:24 2019 " "Processing started: Wed May 08 10:37:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557337044267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337044267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProj-DES -c des_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProj-DES -c des_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337044268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557337044691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557337044691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripledes " "Found entity 1: tripledes" {  } { { "../topmoduleTripleDes.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 s8 " "Found entity 1: s8" {  } { { "../s8.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v" { { "Info" "ISGN_ENTITY_NAME" "1 s7 " "Found entity 1: s7" {  } { { "../s7.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v" { { "Info" "ISGN_ENTITY_NAME" "1 s6 " "Found entity 1: s6" {  } { { "../s6.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v" { { "Info" "ISGN_ENTITY_NAME" "1 s5 " "Found entity 1: s5" {  } { { "../s5.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 s4 " "Found entity 1: s4" {  } { { "../s4.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 s3 " "Found entity 1: s3" {  } { { "../s3.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2 " "Found entity 1: s2" {  } { { "../s2.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1 " "Found entity 1: s1" {  } { { "../s1.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_function " "Found entity 1: s_function" {  } { { "../s_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_post_sf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_post_sf.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_post_sf " "Found entity 1: p_post_sf" {  } { { "../p_post_sf.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_post_sf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_keyinit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_keyinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_keyinit " "Found entity 1: p_keyinit" {  } { { "../p_keyinit.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_keyinit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_key2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_key2.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_key2 " "Found entity 1: p_key2" {  } { { "../p_key2.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_key2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_inverse " "Found entity 1: p_inverse" {  } { { "../p_inverse.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_initial " "Found entity 1: p_initial" {  } { { "../p_initial.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_initial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IN in p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"IN\" differs only in case from object \"in\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557337057045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557337057045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_function " "Found entity 1: p_function" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyMixer " "Found entity 1: keyMixer" {  } { { "../keyMixer.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v" { { "Info" "ISGN_ENTITY_NAME" "1 expon " "Found entity 1: expon" {  } { { "../expon_is_expkc.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expon_is_expkc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v" { { "Info" "ISGN_ENTITY_NAME" "1 equals " "Found entity 1: equals" {  } { { "../equals.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/equals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v" { { "Info" "ISGN_ENTITY_NAME" "1 enot " "Found entity 1: enot" {  } { { "../enot.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/enot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt " "Found entity 1: encrypt" {  } { { "../encrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v" { { "Info" "ISGN_ENTITY_NAME" "1 desRounds " "Found entity 1: desRounds" {  } { { "../desRounds.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/desRounds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "../des.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt " "Found entity 1: decrypt" {  } { { "../decrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file des_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 des_top " "Found entity 1: des_top" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337057066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337057066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "des_top " "Elaborating entity \"des_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557337057121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des des:inst " "Elaborating entity \"des\" for hierarchy \"des:inst\"" {  } { { "des_top.bdf" "inst" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 184 368 536 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt des:inst\|encrypt:en " "Elaborating entity \"encrypt\" for hierarchy \"des:inst\|encrypt:en\"" {  } { { "../des.v" "en" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057212 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Li " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Li\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ri " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ri\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_ex " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_ex\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_xor " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_xor\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_sf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_sf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_pf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_pf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ci " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ci\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Di " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Di\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_CLs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_CLs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_DLs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_DLs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ki " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ki\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337057302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansion des:inst\|encrypt:en\|expansion:encryptloop\[0\].ex " "Elaborating entity \"expansion\" for hierarchy \"des:inst\|encrypt:en\|expansion:encryptloop\[0\].ex\"" {  } { { "../encrypt.v" "encryptloop\[0\].ex" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expon des:inst\|encrypt:en\|expon:encryptloop\[0\].u2 " "Elaborating entity \"expon\" for hierarchy \"des:inst\|encrypt:en\|expon:encryptloop\[0\].u2\"" {  } { { "../encrypt.v" "encryptloop\[0\].u2" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_function des:inst\|encrypt:en\|s_function:encryptloop\[0\].st " "Elaborating entity \"s_function\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\"" {  } { { "../encrypt.v" "encryptloop\[0\].st" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s1:ss1 " "Elaborating entity \"s1\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s1:ss1\"" {  } { { "../s_function.v" "ss1" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s2:ss2 " "Elaborating entity \"s2\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s2:ss2\"" {  } { { "../s_function.v" "ss2" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s3 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s3:ss3 " "Elaborating entity \"s3\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s3:ss3\"" {  } { { "../s_function.v" "ss3" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s4 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s4:ss4 " "Elaborating entity \"s4\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s4:ss4\"" {  } { { "../s_function.v" "ss4" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s5 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s5:ss5 " "Elaborating entity \"s5\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s5:ss5\"" {  } { { "../s_function.v" "ss5" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s6 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s6:ss6 " "Elaborating entity \"s6\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s6:ss6\"" {  } { { "../s_function.v" "ss6" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s7 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s7:ss7 " "Elaborating entity \"s7\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s7:ss7\"" {  } { { "../s_function.v" "ss7" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s8 des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s8:ss8 " "Elaborating entity \"s8\" for hierarchy \"des:inst\|encrypt:en\|s_function:encryptloop\[0\].st\|s8:ss8\"" {  } { { "../s_function.v" "ss8" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_post_sf des:inst\|encrypt:en\|p_post_sf:encryptloop\[0\].tp " "Elaborating entity \"p_post_sf\" for hierarchy \"des:inst\|encrypt:en\|p_post_sf:encryptloop\[0\].tp\"" {  } { { "../encrypt.v" "encryptloop\[0\].tp" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expon des:inst\|encrypt:en\|expon:encryptloop\[0\].u " "Elaborating entity \"expon\" for hierarchy \"des:inst\|encrypt:en\|expon:encryptloop\[0\].u\"" {  } { { "../encrypt.v" "encryptloop\[0\].u" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equals des:inst\|encrypt:en\|equals:encryptloop\[0\].u1 " "Elaborating entity \"equals\" for hierarchy \"des:inst\|encrypt:en\|equals:encryptloop\[0\].u1\"" {  } { { "../encrypt.v" "encryptloop\[0\].u1" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMixer des:inst\|encrypt:en\|keyMixer:encryptloop\[0\].km " "Elaborating entity \"keyMixer\" for hierarchy \"des:inst\|encrypt:en\|keyMixer:encryptloop\[0\].km\"" {  } { { "../encrypt.v" "encryptloop\[0\].km" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_key2 des:inst\|encrypt:en\|p_key2:encryptloop\[0\].pf " "Elaborating entity \"p_key2\" for hierarchy \"des:inst\|encrypt:en\|p_key2:encryptloop\[0\].pf\"" {  } { { "../encrypt.v" "encryptloop\[0\].pf" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equals des:inst\|encrypt:en\|equals:encryptloop\[0\].u3 " "Elaborating entity \"equals\" for hierarchy \"des:inst\|encrypt:en\|equals:encryptloop\[0\].u3\"" {  } { { "../encrypt.v" "encryptloop\[0\].u3" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_inverse des:inst\|encrypt:en\|p_inverse:inv_init " "Elaborating entity \"p_inverse\" for hierarchy \"des:inst\|encrypt:en\|p_inverse:inv_init\"" {  } { { "../encrypt.v" "inv_init" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypt des:inst\|decrypt:dn " "Elaborating entity \"decrypt\" for hierarchy \"des:inst\|decrypt:dn\"" {  } { { "../des.v" "dn" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337057943 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Li " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Li\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ri " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ri\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_ex " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_ex\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_xor " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_xor\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_sf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_sf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_pf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_pf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ci " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ci\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Di " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Di\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_CLs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_CLs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_DLs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_DLs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_Ki " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_Ki\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557337058024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_keyinit des:inst\|p_keyinit:kper " "Elaborating entity \"p_keyinit\" for hierarchy \"des:inst\|p_keyinit:kper\"" {  } { { "../des.v" "kper" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337058337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_initial des:inst\|p_initial:init " "Elaborating entity \"p_initial\" for hierarchy \"des:inst\|p_initial:init\"" {  } { { "../des.v" "init" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337058352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557337089643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/output_files/des_top.map.smsg " "Generated suppressed messages file C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/output_files/des_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337116337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557337116741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337116741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e " "No output dependent on input pin \"e\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 208 168 336 224 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|e"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[63\] " "No output dependent on input pin \"k\[63\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[62\] " "No output dependent on input pin \"k\[62\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[56\] " "No output dependent on input pin \"k\[56\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[55\] " "No output dependent on input pin \"k\[55\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[47\] " "No output dependent on input pin \"k\[47\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[39\] " "No output dependent on input pin \"k\[39\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[31\] " "No output dependent on input pin \"k\[31\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[23\] " "No output dependent on input pin \"k\[23\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[15\] " "No output dependent on input pin \"k\[15\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[7\] " "No output dependent on input pin \"k\[7\]\"" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { { 224 168 336 240 "k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557337117159 "|des_top|k[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557337117159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3640 " "Implemented 3640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "129 " "Implemented 129 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557337117161 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557337117161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3447 " "Implemented 3447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557337117161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557337117161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557337117219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 10:38:37 2019 " "Processing ended: Wed May 08 10:38:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557337117219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557337117219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557337117219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337117219 ""}
