package converter.verilog;

import converter.hdlConverter;

public class Verilog extends hdlConverter {

}
