
rts_semestrinis_cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08006e64  08006e64  00016e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007030  08007030  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08007030  08007030  00017030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007038  08007038  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007038  08007038  00017038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800703c  0800703c  0001703c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08007040  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a8  2**0
                  CONTENTS
 10 .bss          00000f54  200000a8  200000a8  000200a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ffc  20000ffc  000200a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000196e7  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000382d  00000000  00000000  000397bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e8  00000000  00000000  0003cff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001168  00000000  00000000  0003e2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000271ed  00000000  00000000  0003f440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017a82  00000000  00000000  0006662d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d604f  00000000  00000000  0007e0af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001540fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000568c  00000000  00000000  00154154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  001597e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  00159804  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e4c 	.word	0x08006e4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08006e4c 	.word	0x08006e4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800056e:	2300      	movs	r3, #0
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <MX_DMA_Init+0x3c>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000576:	4a0b      	ldr	r2, [pc, #44]	; (80005a4 <MX_DMA_Init+0x3c>)
 8000578:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800057c:	6313      	str	r3, [r2, #48]	; 0x30
 800057e:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <MX_DMA_Init+0x3c>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2100      	movs	r1, #0
 800058e:	2010      	movs	r0, #16
 8000590:	f001 fece 	bl	8002330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000594:	2010      	movs	r0, #16
 8000596:	f001 fee7 	bl	8002368 <HAL_NVIC_EnableIRQ>

}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40023800 	.word	0x40023800

080005a8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08c      	sub	sp, #48	; 0x30
 80005ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	f107 031c 	add.w	r3, r7, #28
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
 80005c2:	4b89      	ldr	r3, [pc, #548]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a88      	ldr	r2, [pc, #544]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005c8:	f043 0310 	orr.w	r3, r3, #16
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b86      	ldr	r3, [pc, #536]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0310 	and.w	r3, r3, #16
 80005d6:	61bb      	str	r3, [r7, #24]
 80005d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	4b82      	ldr	r3, [pc, #520]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a81      	ldr	r2, [pc, #516]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005e4:	f043 0304 	orr.w	r3, r3, #4
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b7f      	ldr	r3, [pc, #508]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0304 	and.w	r3, r3, #4
 80005f2:	617b      	str	r3, [r7, #20]
 80005f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	613b      	str	r3, [r7, #16]
 80005fa:	4b7b      	ldr	r3, [pc, #492]	; (80007e8 <MX_GPIO_Init+0x240>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a7a      	ldr	r2, [pc, #488]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b78      	ldr	r3, [pc, #480]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800060e:	613b      	str	r3, [r7, #16]
 8000610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	4b74      	ldr	r3, [pc, #464]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a73      	ldr	r2, [pc, #460]	; (80007e8 <MX_GPIO_Init+0x240>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b71      	ldr	r3, [pc, #452]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	4b6d      	ldr	r3, [pc, #436]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a6c      	ldr	r2, [pc, #432]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000638:	f043 0302 	orr.w	r3, r3, #2
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b6a      	ldr	r3, [pc, #424]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0302 	and.w	r3, r3, #2
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	4b66      	ldr	r3, [pc, #408]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a65      	ldr	r2, [pc, #404]	; (80007e8 <MX_GPIO_Init+0x240>)
 8000654:	f043 0308 	orr.w	r3, r3, #8
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b63      	ldr	r3, [pc, #396]	; (80007e8 <MX_GPIO_Init+0x240>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0308 	and.w	r3, r3, #8
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	2108      	movs	r1, #8
 800066a:	4860      	ldr	r0, [pc, #384]	; (80007ec <MX_GPIO_Init+0x244>)
 800066c:	f002 fcf0 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2101      	movs	r1, #1
 8000674:	485e      	ldr	r0, [pc, #376]	; (80007f0 <MX_GPIO_Init+0x248>)
 8000676:	f002 fceb 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800067a:	2200      	movs	r2, #0
 800067c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000680:	485c      	ldr	r0, [pc, #368]	; (80007f4 <MX_GPIO_Init+0x24c>)
 8000682:	f002 fce5 	bl	8003050 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000686:	2308      	movs	r3, #8
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	4619      	mov	r1, r3
 800069c:	4853      	ldr	r0, [pc, #332]	; (80007ec <MX_GPIO_Init+0x244>)
 800069e:	f002 fa3f 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80006a2:	2301      	movs	r3, #1
 80006a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	484d      	ldr	r0, [pc, #308]	; (80007f0 <MX_GPIO_Init+0x248>)
 80006ba:	f002 fa31 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80006be:	2308      	movs	r3, #8
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c2:	2302      	movs	r3, #2
 80006c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2300      	movs	r3, #0
 80006cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006ce:	2305      	movs	r3, #5
 80006d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	4619      	mov	r1, r3
 80006d8:	4845      	ldr	r0, [pc, #276]	; (80007f0 <MX_GPIO_Init+0x248>)
 80006da:	f002 fa21 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006de:	2301      	movs	r3, #1
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006e2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	2300      	movs	r3, #0
 80006ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006ec:	f107 031c 	add.w	r3, r7, #28
 80006f0:	4619      	mov	r1, r3
 80006f2:	4841      	ldr	r0, [pc, #260]	; (80007f8 <MX_GPIO_Init+0x250>)
 80006f4:	f002 fa14 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80006f8:	23e0      	movs	r3, #224	; 0xe0
 80006fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fc:	2302      	movs	r3, #2
 80006fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000704:	2300      	movs	r3, #0
 8000706:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000708:	2305      	movs	r3, #5
 800070a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4619      	mov	r1, r3
 8000712:	4839      	ldr	r0, [pc, #228]	; (80007f8 <MX_GPIO_Init+0x250>)
 8000714:	f002 fa04 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000718:	2304      	movs	r3, #4
 800071a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4619      	mov	r1, r3
 800072a:	4834      	ldr	r0, [pc, #208]	; (80007fc <MX_GPIO_Init+0x254>)
 800072c:	f002 f9f8 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000736:	2302      	movs	r3, #2
 8000738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073e:	2300      	movs	r3, #0
 8000740:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000742:	2305      	movs	r3, #5
 8000744:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4619      	mov	r1, r3
 800074c:	482b      	ldr	r0, [pc, #172]	; (80007fc <MX_GPIO_Init+0x254>)
 800074e:	f002 f9e7 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000752:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000756:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000758:	2301      	movs	r3, #1
 800075a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000760:	2300      	movs	r3, #0
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4619      	mov	r1, r3
 800076a:	4822      	ldr	r0, [pc, #136]	; (80007f4 <MX_GPIO_Init+0x24c>)
 800076c:	f002 f9d8 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000770:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000776:	2300      	movs	r3, #0
 8000778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	2300      	movs	r3, #0
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	4619      	mov	r1, r3
 8000784:	481c      	ldr	r0, [pc, #112]	; (80007f8 <MX_GPIO_Init+0x250>)
 8000786:	f002 f9cb 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800078a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800078e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	2300      	movs	r3, #0
 800079a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800079c:	230a      	movs	r3, #10
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a0:	f107 031c 	add.w	r3, r7, #28
 80007a4:	4619      	mov	r1, r3
 80007a6:	4814      	ldr	r0, [pc, #80]	; (80007f8 <MX_GPIO_Init+0x250>)
 80007a8:	f002 f9ba 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80007ac:	2320      	movs	r3, #32
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007b8:	f107 031c 	add.w	r3, r7, #28
 80007bc:	4619      	mov	r1, r3
 80007be:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_GPIO_Init+0x24c>)
 80007c0:	f002 f9ae 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80007c4:	2302      	movs	r3, #2
 80007c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007c8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80007cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4619      	mov	r1, r3
 80007d8:	4804      	ldr	r0, [pc, #16]	; (80007ec <MX_GPIO_Init+0x244>)
 80007da:	f002 f9a1 	bl	8002b20 <HAL_GPIO_Init>

}
 80007de:	bf00      	nop
 80007e0:	3730      	adds	r7, #48	; 0x30
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40020800 	.word	0x40020800
 80007f4:	40020c00 	.word	0x40020c00
 80007f8:	40020000 	.word	0x40020000
 80007fc:	40020400 	.word	0x40020400

08000800 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000804:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_I2C1_Init+0x50>)
 8000806:	4a13      	ldr	r2, [pc, #76]	; (8000854 <MX_I2C1_Init+0x54>)
 8000808:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_I2C1_Init+0x50>)
 800080c:	4a12      	ldr	r2, [pc, #72]	; (8000858 <MX_I2C1_Init+0x58>)
 800080e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <MX_I2C1_Init+0x50>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_I2C1_Init+0x50>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_I2C1_Init+0x50>)
 800081e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000822:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <MX_I2C1_Init+0x50>)
 8000826:	2200      	movs	r2, #0
 8000828:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_I2C1_Init+0x50>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <MX_I2C1_Init+0x50>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_I2C1_Init+0x50>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <MX_I2C1_Init+0x50>)
 800083e:	f002 fc3b 	bl	80030b8 <HAL_I2C_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000848:	f000 fb14 	bl	8000e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000d7c 	.word	0x20000d7c
 8000854:	40005400 	.word	0x40005400
 8000858:	000186a0 	.word	0x000186a0

0800085c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a19      	ldr	r2, [pc, #100]	; (80008e0 <HAL_I2C_MspInit+0x84>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d12c      	bne.n	80008d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
 8000882:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a17      	ldr	r2, [pc, #92]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800089a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800089e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a0:	2312      	movs	r3, #18
 80008a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008ac:	2304      	movs	r3, #4
 80008ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	480c      	ldr	r0, [pc, #48]	; (80008e8 <HAL_I2C_MspInit+0x8c>)
 80008b8:	f002 f932 	bl	8002b20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c4:	4a07      	ldr	r2, [pc, #28]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 80008c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008ca:	6413      	str	r3, [r2, #64]	; 0x40
 80008cc:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <HAL_I2C_MspInit+0x88>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008d8:	bf00      	nop
 80008da:	3728      	adds	r7, #40	; 0x28
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40005400 	.word	0x40005400
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020400 	.word	0x40020400

080008ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <HAL_I2C_MspDeInit+0x38>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d10e      	bne.n	800091c <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <HAL_I2C_MspDeInit+0x3c>)
 8000900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000902:	4a09      	ldr	r2, [pc, #36]	; (8000928 <HAL_I2C_MspDeInit+0x3c>)
 8000904:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000908:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 800090a:	2140      	movs	r1, #64	; 0x40
 800090c:	4807      	ldr	r0, [pc, #28]	; (800092c <HAL_I2C_MspDeInit+0x40>)
 800090e:	f002 faa3 	bl	8002e58 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000912:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <HAL_I2C_MspDeInit+0x40>)
 8000918:	f002 fa9e 	bl	8002e58 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800091c:	bf00      	nop
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40005400 	.word	0x40005400
 8000928:	40023800 	.word	0x40023800
 800092c:	40020400 	.word	0x40020400

08000930 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <MX_I2S3_Init+0x54>)
 8000936:	4a14      	ldr	r2, [pc, #80]	; (8000988 <MX_I2S3_Init+0x58>)
 8000938:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800093a:	4b12      	ldr	r3, [pc, #72]	; (8000984 <MX_I2S3_Init+0x54>)
 800093c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000940:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <MX_I2S3_Init+0x54>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000948:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_I2S3_Init+0x54>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800094e:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <MX_I2S3_Init+0x54>)
 8000950:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000954:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_I2S3_Init+0x54>)
 8000958:	4a0c      	ldr	r2, [pc, #48]	; (800098c <MX_I2S3_Init+0x5c>)
 800095a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_I2S3_Init+0x54>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_I2S3_Init+0x54>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_I2S3_Init+0x54>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <MX_I2S3_Init+0x54>)
 8000970:	f003 fba0 	bl	80040b4 <HAL_I2S_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800097a:	f000 fa7b 	bl	8000e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000e30 	.word	0x20000e30
 8000988:	40003c00 	.word	0x40003c00
 800098c:	00017700 	.word	0x00017700

08000990 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08e      	sub	sp, #56	; 0x38
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a49      	ldr	r2, [pc, #292]	; (8000ae0 <HAL_I2S_MspInit+0x150>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	f040 808b 	bne.w	8000ad8 <HAL_I2S_MspInit+0x148>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009c2:	2301      	movs	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009c6:	23c0      	movs	r3, #192	; 0xc0
 80009c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	4618      	mov	r0, r3
 80009d4:	f004 fd8c 	bl	80054f0 <HAL_RCCEx_PeriphCLKConfig>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80009de:	f000 fa49 	bl	8000e74 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	4b3f      	ldr	r3, [pc, #252]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ea:	4a3e      	ldr	r2, [pc, #248]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 80009ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009f0:	6413      	str	r3, [r2, #64]	; 0x40
 80009f2:	4b3c      	ldr	r3, [pc, #240]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	4b38      	ldr	r3, [pc, #224]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4a37      	ldr	r2, [pc, #220]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4b35      	ldr	r3, [pc, #212]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
 8000a1e:	4b31      	ldr	r3, [pc, #196]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a30      	ldr	r2, [pc, #192]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a24:	f043 0304 	orr.w	r3, r3, #4
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ae4 <HAL_I2S_MspInit+0x154>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0304 	and.w	r3, r3, #4
 8000a32:	60bb      	str	r3, [r7, #8]
 8000a34:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a36:	2310      	movs	r3, #16
 8000a38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a46:	2306      	movs	r3, #6
 8000a48:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4825      	ldr	r0, [pc, #148]	; (8000ae8 <HAL_I2S_MspInit+0x158>)
 8000a52:	f002 f865 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a56:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000a5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a68:	2306      	movs	r3, #6
 8000a6a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a70:	4619      	mov	r1, r3
 8000a72:	481e      	ldr	r0, [pc, #120]	; (8000aec <HAL_I2S_MspInit+0x15c>)
 8000a74:	f002 f854 	bl	8002b20 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a78:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a7a:	4a1e      	ldr	r2, [pc, #120]	; (8000af4 <HAL_I2S_MspInit+0x164>)
 8000a7c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a84:	4b1a      	ldr	r3, [pc, #104]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a86:	2240      	movs	r2, #64	; 0x40
 8000a88:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a8a:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a90:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a96:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000a9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a9e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aa6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000ab0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ab4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000abe:	f001 fc61 	bl	8002384 <HAL_DMA_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000ac8:	f000 f9d4 	bl	8000e74 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000ad0:	639a      	str	r2, [r3, #56]	; 0x38
 8000ad2:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <HAL_I2S_MspInit+0x160>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000ad8:	bf00      	nop
 8000ada:	3738      	adds	r7, #56	; 0x38
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40003c00 	.word	0x40003c00
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020800 	.word	0x40020800
 8000af0:	20000dd0 	.word	0x20000dd0
 8000af4:	40026088 	.word	0x40026088

08000af8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	srand(time(NULL));
 8000afc:	2000      	movs	r0, #0
 8000afe:	f005 fa73 	bl	8005fe8 <time>
 8000b02:	4602      	mov	r2, r0
 8000b04:	460b      	mov	r3, r1
 8000b06:	4613      	mov	r3, r2
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f005 f9ef 	bl	8005eec <srand>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b0e:	f001 faf1 	bl	80020f4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b12:	f000 f843 	bl	8000b9c <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b16:	f7ff fd47 	bl	80005a8 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000b1a:	f7ff fe71 	bl	8000800 <MX_I2C1_Init>
	MX_DMA_Init();
 8000b1e:	f7ff fd23 	bl	8000568 <MX_DMA_Init>
	MX_I2S3_Init();
 8000b22:	f7ff ff05 	bl	8000930 <MX_I2S3_Init>
	/* USER CODE BEGIN 2 */
#define NOTE_F 110
#define TIMENOTE 3
	gCN.N = (uint32_t) round(SAMPLING_FREQ / NOTE_F - 0.5);
 8000b26:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <main+0x94>)
 8000b28:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000b2c:	601a      	str	r2, [r3, #0]
	gCN.currentNum = 0;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <main+0x94>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
	gCN.totalNum = SAMPLING_FREQ * TIMENOTE - (SAMPLING_FREQ * TIMENOTE) % BUFF_SIZE;
 8000b34:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <main+0x94>)
 8000b36:	4a16      	ldr	r2, [pc, #88]	; (8000b90 <main+0x98>)
 8000b38:	605a      	str	r2, [r3, #4]
	gCN.newWaveTable = 1;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <main+0x94>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	751a      	strb	r2, [r3, #20]

	if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 80, SAMPLING_FREQ) != AUDIO_OK) Error_Handler();
 8000b40:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000b44:	2150      	movs	r1, #80	; 0x50
 8000b46:	2004      	movs	r0, #4
 8000b48:	f001 f89a 	bl	8001c80 <BSP_AUDIO_OUT_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	bf14      	ite	ne
 8000b52:	2301      	movne	r3, #1
 8000b54:	2300      	moveq	r3, #0
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <main+0x68>
 8000b5c:	f000 f98a 	bl	8000e74 <Error_Handler>

	fillBuffer(0);
 8000b60:	2000      	movs	r0, #0
 8000b62:	f000 f8a5 	bl	8000cb0 <_Z10fillBufferh>
	fillBuffer(1);
 8000b66:	2001      	movs	r0, #1
 8000b68:	f000 f8a2 	bl	8000cb0 <_Z10fillBufferh>
	BSP_AUDIO_OUT_Play((uint16_t*) OutputBuffer, BUFF_SIZE * 2);
 8000b6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b70:	4808      	ldr	r0, [pc, #32]	; (8000b94 <main+0x9c>)
 8000b72:	f001 f8d3 	bl	8001d1c <BSP_AUDIO_OUT_Play>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000b76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b7a:	4807      	ldr	r0, [pc, #28]	; (8000b98 <main+0xa0>)
 8000b7c:	f002 fa81 	bl	8003082 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000b80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b84:	f001 faf8 	bl	8002178 <HAL_Delay>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000b88:	e7f5      	b.n	8000b76 <main+0x7e>
 8000b8a:	bf00      	nop
 8000b8c:	200000c4 	.word	0x200000c4
 8000b90:	00020466 	.word	0x00020466
 8000b94:	200000dc 	.word	0x200000dc
 8000b98:	40020c00 	.word	0x40020c00

08000b9c <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b094      	sub	sp, #80	; 0x50
 8000ba0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000ba2:	f107 0320 	add.w	r3, r7, #32
 8000ba6:	2230      	movs	r2, #48	; 0x30
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f005 f8ec 	bl	8005d88 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]
 8000bbe:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	4b2d      	ldr	r3, [pc, #180]	; (8000c7c <_Z18SystemClock_Configv+0xe0>)
 8000bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc8:	4a2c      	ldr	r2, [pc, #176]	; (8000c7c <_Z18SystemClock_Configv+0xe0>)
 8000bca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bce:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd0:	4b2a      	ldr	r3, [pc, #168]	; (8000c7c <_Z18SystemClock_Configv+0xe0>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bdc:	2300      	movs	r3, #0
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <_Z18SystemClock_Configv+0xe4>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a26      	ldr	r2, [pc, #152]	; (8000c80 <_Z18SystemClock_Configv+0xe4>)
 8000be6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bea:	6013      	str	r3, [r2, #0]
 8000bec:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <_Z18SystemClock_Configv+0xe4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf4:	607b      	str	r3, [r7, #4]
 8000bf6:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c00:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c02:	2302      	movs	r3, #2
 8000c04:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000c10:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c14:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c16:	2302      	movs	r3, #2
 8000c18:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c1e:	f107 0320 	add.w	r3, r7, #32
 8000c22:	4618      	mov	r0, r3
 8000c24:	f003 ffd2 	bl	8004bcc <HAL_RCC_OscConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	bf14      	ite	ne
 8000c2e:	2301      	movne	r3, #1
 8000c30:	2300      	moveq	r3, #0
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <_Z18SystemClock_Configv+0xa0>
		Error_Handler();
 8000c38:	f000 f91c 	bl	8000e74 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c40:	2302      	movs	r3, #2
 8000c42:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c4c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c52:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000c54:	f107 030c 	add.w	r3, r7, #12
 8000c58:	2105      	movs	r1, #5
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f004 fa2e 	bl	80050bc <HAL_RCC_ClockConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	bf14      	ite	ne
 8000c66:	2301      	movne	r3, #1
 8000c68:	2300      	moveq	r3, #0
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <_Z18SystemClock_Configv+0xd8>
		Error_Handler();
 8000c70:	f000 f900 	bl	8000e74 <Error_Handler>
	}
}
 8000c74:	bf00      	nop
 8000c76:	3750      	adds	r7, #80	; 0x50
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40007000 	.word	0x40007000

08000c84 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
	fillBuffer(0);
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f000 f811 	bl	8000cb0 <_Z10fillBufferh>
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/*** Back to Buffer beginning ***/
void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	BSP_AUDIO_OUT_ChangeBuffer((uint16_t*) OutputBuffer, BUFF_SIZE * 2);
 8000c98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c9c:	4803      	ldr	r0, [pc, #12]	; (8000cac <BSP_AUDIO_OUT_TransferComplete_CallBack+0x18>)
 8000c9e:	f001 f867 	bl	8001d70 <BSP_AUDIO_OUT_ChangeBuffer>

	fillBuffer(1);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f000 f804 	bl	8000cb0 <_Z10fillBufferh>
}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	200000dc 	.word	0x200000dc

08000cb0 <_Z10fillBufferh>:
int16_t wavetable[1000];

void fillBuffer(uint8_t partN) {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
	if (gCN.newWaveTable == 1) {
 8000cba:	4b60      	ldr	r3, [pc, #384]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000cbc:	7d1b      	ldrb	r3, [r3, #20]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d12f      	bne.n	8000d22 <_Z10fillBufferh+0x72>
		gCN.newWaveTable = 0;
 8000cc2:	4b5e      	ldr	r3, [pc, #376]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	751a      	strb	r2, [r3, #20]
		gCN.current_wav_i = 0;
 8000cc8:	4b5c      	ldr	r3, [pc, #368]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
		gCN.previousValue = 0;
 8000cce:	4b5b      	ldr	r3, [pc, #364]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	60da      	str	r2, [r3, #12]
		gCN.currentNum = 0;
 8000cd4:	4b59      	ldr	r3, [pc, #356]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]

		for (uint32_t i = 0; i < gCN.N; i++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	4b57      	ldr	r3, [pc, #348]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d21c      	bcs.n	8000d22 <_Z10fillBufferh+0x72>
			wavetable[i] = (int16_t) randInRange(-30000, 30000);
 8000ce8:	f005 f92e 	bl	8005f48 <rand>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4a54      	ldr	r2, [pc, #336]	; (8000e40 <_Z10fillBufferh+0x190>)
 8000cf0:	fb82 1203 	smull	r1, r2, r2, r3
 8000cf4:	441a      	add	r2, r3
 8000cf6:	13d1      	asrs	r1, r2, #15
 8000cf8:	17da      	asrs	r2, r3, #31
 8000cfa:	1a8a      	subs	r2, r1, r2
 8000cfc:	f64e 2161 	movw	r1, #60001	; 0xea61
 8000d00:	fb01 f202 	mul.w	r2, r1, r2
 8000d04:	1a9a      	subs	r2, r3, r2
 8000d06:	b293      	uxth	r3, r2
 8000d08:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8000d0c:	3b30      	subs	r3, #48	; 0x30
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	b219      	sxth	r1, r3
 8000d12:	4a4c      	ldr	r2, [pc, #304]	; (8000e44 <_Z10fillBufferh+0x194>)
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < gCN.N; i++)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	e7dd      	b.n	8000cde <_Z10fillBufferh+0x2e>
	}

	if (partN == 0) {
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d157      	bne.n	8000dd8 <_Z10fillBufferh+0x128>
		for (int i = 0; i < BUFF_SIZE; i++) {
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	2b7f      	cmp	r3, #127	; 0x7f
 8000d30:	dc52      	bgt.n	8000dd8 <_Z10fillBufferh+0x128>
			gCN.previousValue = gOutputBuffer[i] = wavetable[gCN.current_wav_i] =
					((wavetable[gCN.current_wav_i] / 2) + (gCN.previousValue / 2));
 8000d32:	4b42      	ldr	r3, [pc, #264]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d34:	691b      	ldr	r3, [r3, #16]
 8000d36:	4a43      	ldr	r2, [pc, #268]	; (8000e44 <_Z10fillBufferh+0x194>)
 8000d38:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000d3c:	0fda      	lsrs	r2, r3, #31
 8000d3e:	4413      	add	r3, r2
 8000d40:	105b      	asrs	r3, r3, #1
 8000d42:	b21b      	sxth	r3, r3
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	4b3d      	ldr	r3, [pc, #244]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	0fd9      	lsrs	r1, r3, #31
 8000d4c:	440b      	add	r3, r1
 8000d4e:	105b      	asrs	r3, r3, #1
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4413      	add	r3, r2
 8000d54:	b29a      	uxth	r2, r3
			gCN.previousValue = gOutputBuffer[i] = wavetable[gCN.current_wav_i] =
 8000d56:	4b39      	ldr	r3, [pc, #228]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d58:	691b      	ldr	r3, [r3, #16]
					((wavetable[gCN.current_wav_i] / 2) + (gCN.previousValue / 2));
 8000d5a:	b211      	sxth	r1, r2
			gCN.previousValue = gOutputBuffer[i] = wavetable[gCN.current_wav_i] =
 8000d5c:	4a39      	ldr	r2, [pc, #228]	; (8000e44 <_Z10fillBufferh+0x194>)
 8000d5e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d62:	4a38      	ldr	r2, [pc, #224]	; (8000e44 <_Z10fillBufferh+0x194>)
 8000d64:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000d68:	ee07 3a90 	vmov	s15, r3
 8000d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d70:	4a35      	ldr	r2, [pc, #212]	; (8000e48 <_Z10fillBufferh+0x198>)
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	4413      	add	r3, r2
 8000d78:	edc3 7a00 	vstr	s15, [r3]
 8000d7c:	4a32      	ldr	r2, [pc, #200]	; (8000e48 <_Z10fillBufferh+0x198>)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4413      	add	r3, r2
 8000d84:	edd3 7a00 	vldr	s15, [r3]
 8000d88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d8c:	ee17 2a90 	vmov	r2, s15
 8000d90:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d92:	60da      	str	r2, [r3, #12]
			gCN.current_wav_i++;
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d96:	691b      	ldr	r3, [r3, #16]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	4a28      	ldr	r2, [pc, #160]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000d9c:	6113      	str	r3, [r2, #16]
			gCN.current_wav_i %= gCN.N;
 8000d9e:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000da0:	691b      	ldr	r3, [r3, #16]
 8000da2:	4a26      	ldr	r2, [pc, #152]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000da4:	6812      	ldr	r2, [r2, #0]
 8000da6:	fbb3 f1f2 	udiv	r1, r3, r2
 8000daa:	fb02 f201 	mul.w	r2, r2, r1
 8000dae:	1a9b      	subs	r3, r3, r2
 8000db0:	4a22      	ldr	r2, [pc, #136]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000db2:	6113      	str	r3, [r2, #16]

			gCN.currentNum++;
 8000db4:	4b21      	ldr	r3, [pc, #132]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	3301      	adds	r3, #1
 8000dba:	4a20      	ldr	r2, [pc, #128]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000dbc:	6093      	str	r3, [r2, #8]
			if (gCN.currentNum >= gCN.totalNum) {
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d302      	bcc.n	8000dd0 <_Z10fillBufferh+0x120>
				gCN.newWaveTable = 1;
 8000dca:	4b1c      	ldr	r3, [pc, #112]	; (8000e3c <_Z10fillBufferh+0x18c>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	751a      	strb	r2, [r3, #20]
		for (int i = 0; i < BUFF_SIZE; i++) {
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	e7a9      	b.n	8000d2c <_Z10fillBufferh+0x7c>
			}
		}
	}

	/*** Uzpildyti buferi ***/
	for (int i = (partN ? BUFF_SIZE / 2 : 0); i < (partN ? BUFF_SIZE : BUFF_SIZE / 2); i++) {
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <_Z10fillBufferh+0x132>
 8000dde:	2340      	movs	r3, #64	; 0x40
 8000de0:	e000      	b.n	8000de4 <_Z10fillBufferh+0x134>
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <_Z10fillBufferh+0x140>
 8000dec:	2280      	movs	r2, #128	; 0x80
 8000dee:	e000      	b.n	8000df2 <_Z10fillBufferh+0x142>
 8000df0:	2240      	movs	r2, #64	; 0x40
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	dd1c      	ble.n	8000e32 <_Z10fillBufferh+0x182>
		OutputBuffer[(i * 2)] = OutputBuffer[(i * 2) + 1] = gOutputBuffer[i];
 8000df8:	4a13      	ldr	r2, [pc, #76]	; (8000e48 <_Z10fillBufferh+0x198>)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	edd3 7a00 	vldr	s15, [r3]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	3301      	adds	r3, #1
 8000e0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e0e:	ee17 2a90 	vmov	r2, s15
 8000e12:	b211      	sxth	r1, r2
 8000e14:	4a0d      	ldr	r2, [pc, #52]	; (8000e4c <_Z10fillBufferh+0x19c>)
 8000e16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	0052      	lsls	r2, r2, #1
 8000e1e:	490b      	ldr	r1, [pc, #44]	; (8000e4c <_Z10fillBufferh+0x19c>)
 8000e20:	f931 1013 	ldrsh.w	r1, [r1, r3, lsl #1]
 8000e24:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <_Z10fillBufferh+0x19c>)
 8000e26:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = (partN ? BUFF_SIZE / 2 : 0); i < (partN ? BUFF_SIZE : BUFF_SIZE / 2); i++) {
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e7d9      	b.n	8000de6 <_Z10fillBufferh+0x136>
	}
}
 8000e32:	bf00      	nop
 8000e34:	3718      	adds	r7, #24
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000c4 	.word	0x200000c4
 8000e40:	8bcecc31 	.word	0x8bcecc31
 8000e44:	200004dc 	.word	0x200004dc
 8000e48:	200002dc 	.word	0x200002dc
 8000e4c:	200000dc 	.word	0x200000dc

08000e50 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM14) {
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d101      	bne.n	8000e66 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000e62:	f001 f969 	bl	8002138 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40002000 	.word	0x40002000

08000e74 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e78:	b672      	cpsid	i
}
 8000e7a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e7c:	e7fe      	b.n	8000e7c <Error_Handler+0x8>
	...

08000e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <HAL_MspInit+0x4c>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8e:	4a0f      	ldr	r2, [pc, #60]	; (8000ecc <HAL_MspInit+0x4c>)
 8000e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e94:	6453      	str	r3, [r2, #68]	; 0x44
 8000e96:	4b0d      	ldr	r3, [pc, #52]	; (8000ecc <HAL_MspInit+0x4c>)
 8000e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	603b      	str	r3, [r7, #0]
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <HAL_MspInit+0x4c>)
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eaa:	4a08      	ldr	r2, [pc, #32]	; (8000ecc <HAL_MspInit+0x4c>)
 8000eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_MspInit+0x4c>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ebe:	2007      	movs	r0, #7
 8000ec0:	f001 fa2b 	bl	800231a <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40023800 	.word	0x40023800

08000ed0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08c      	sub	sp, #48	; 0x30
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	202d      	movs	r0, #45	; 0x2d
 8000ee6:	f001 fa23 	bl	8002330 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000eea:	202d      	movs	r0, #45	; 0x2d
 8000eec:	f001 fa3c 	bl	8002368 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <HAL_InitTick+0xa4>)
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	4a1e      	ldr	r2, [pc, #120]	; (8000f74 <HAL_InitTick+0xa4>)
 8000efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efe:	6413      	str	r3, [r2, #64]	; 0x40
 8000f00:	4b1c      	ldr	r3, [pc, #112]	; (8000f74 <HAL_InitTick+0xa4>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f0c:	f107 0210 	add.w	r2, r7, #16
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4611      	mov	r1, r2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f004 fab8 	bl	800548c <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000f1c:	f004 faa2 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 8000f20:	4603      	mov	r3, r0
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f28:	4a13      	ldr	r2, [pc, #76]	; (8000f78 <HAL_InitTick+0xa8>)
 8000f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2e:	0c9b      	lsrs	r3, r3, #18
 8000f30:	3b01      	subs	r3, #1
 8000f32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <HAL_InitTick+0xac>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <HAL_InitTick+0xb0>)
 8000f38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <HAL_InitTick+0xac>)
 8000f3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f40:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000f42:	4a0e      	ldr	r2, [pc, #56]	; (8000f7c <HAL_InitTick+0xac>)
 8000f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f46:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <HAL_InitTick+0xac>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <HAL_InitTick+0xac>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <HAL_InitTick+0xac>)
 8000f56:	f004 fc37 	bl	80057c8 <HAL_TIM_Base_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d104      	bne.n	8000f6a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8000f60:	4806      	ldr	r0, [pc, #24]	; (8000f7c <HAL_InitTick+0xac>)
 8000f62:	f004 fc8b 	bl	800587c <HAL_TIM_Base_Start_IT>
 8000f66:	4603      	mov	r3, r0
 8000f68:	e000      	b.n	8000f6c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3730      	adds	r7, #48	; 0x30
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	431bde83 	.word	0x431bde83
 8000f7c:	20000e78 	.word	0x20000e78
 8000f80:	40002000 	.word	0x40002000

08000f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <NMI_Handler+0x4>

08000f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <MemManage_Handler+0x4>

08000f96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000fe0:	4802      	ldr	r0, [pc, #8]	; (8000fec <DMA1_Stream5_IRQHandler+0x10>)
 8000fe2:	f001 fb33 	bl	800264c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000dd0 	.word	0x20000dd0

08000ff0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000ff4:	4802      	ldr	r0, [pc, #8]	; (8001000 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000ff6:	f004 fcb1 	bl	800595c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000e78 	.word	0x20000e78

08001004 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
	return 1;
 8001008:	2301      	movs	r3, #1
}
 800100a:	4618      	mov	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <_kill>:

int _kill(int pid, int sig)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800101e:	f004 fe81 	bl	8005d24 <__errno>
 8001022:	4603      	mov	r3, r0
 8001024:	2216      	movs	r2, #22
 8001026:	601a      	str	r2, [r3, #0]
	return -1;
 8001028:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <_exit>:

void _exit (int status)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800103c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ffe7 	bl	8001014 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001046:	e7fe      	b.n	8001046 <_exit+0x12>

08001048 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	e00a      	b.n	8001070 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800105a:	f3af 8000 	nop.w
 800105e:	4601      	mov	r1, r0
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	1c5a      	adds	r2, r3, #1
 8001064:	60ba      	str	r2, [r7, #8]
 8001066:	b2ca      	uxtb	r2, r1
 8001068:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dbf0      	blt.n	800105a <_read+0x12>
	}

return len;
 8001078:	687b      	ldr	r3, [r7, #4]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b086      	sub	sp, #24
 8001086:	af00      	add	r7, sp, #0
 8001088:	60f8      	str	r0, [r7, #12]
 800108a:	60b9      	str	r1, [r7, #8]
 800108c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	e009      	b.n	80010a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	60ba      	str	r2, [r7, #8]
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	3301      	adds	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697a      	ldr	r2, [r7, #20]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	dbf1      	blt.n	8001094 <_write+0x12>
	}
	return len;
 80010b0:	687b      	ldr	r3, [r7, #4]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <_close>:

int _close(int file)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
	return -1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b083      	sub	sp, #12
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010e2:	605a      	str	r2, [r3, #4]
	return 0;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <_isatty>:

int _isatty(int file)
{
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
	return 1;
 80010fa:	2301      	movs	r3, #1
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	return 0;
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800112c:	4a14      	ldr	r2, [pc, #80]	; (8001180 <_sbrk+0x5c>)
 800112e:	4b15      	ldr	r3, [pc, #84]	; (8001184 <_sbrk+0x60>)
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <_sbrk+0x64>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d102      	bne.n	8001146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <_sbrk+0x64>)
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <_sbrk+0x68>)
 8001144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	429a      	cmp	r2, r3
 8001152:	d207      	bcs.n	8001164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001154:	f004 fde6 	bl	8005d24 <__errno>
 8001158:	4603      	mov	r3, r0
 800115a:	220c      	movs	r2, #12
 800115c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001162:	e009      	b.n	8001178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <_sbrk+0x64>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116a:	4b07      	ldr	r3, [pc, #28]	; (8001188 <_sbrk+0x64>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	4a05      	ldr	r2, [pc, #20]	; (8001188 <_sbrk+0x64>)
 8001174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20020000 	.word	0x20020000
 8001184:	00000400 	.word	0x00000400
 8001188:	20000cac 	.word	0x20000cac
 800118c:	20001000 	.word	0x20001000

08001190 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <SystemInit+0x20>)
 8001196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800119a:	4a05      	ldr	r2, [pc, #20]	; (80011b0 <SystemInit+0x20>)
 800119c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011b8:	480d      	ldr	r0, [pc, #52]	; (80011f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ba:	490e      	ldr	r1, [pc, #56]	; (80011f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011bc:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c0:	e002      	b.n	80011c8 <LoopCopyDataInit>

080011c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c6:	3304      	adds	r3, #4

080011c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011cc:	d3f9      	bcc.n	80011c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ce:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011d0:	4c0b      	ldr	r4, [pc, #44]	; (8001200 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d4:	e001      	b.n	80011da <LoopFillZerobss>

080011d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d8:	3204      	adds	r2, #4

080011da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011dc:	d3fb      	bcc.n	80011d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80011de:	f7ff ffd7 	bl	8001190 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011e2:	f004 fda5 	bl	8005d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011e6:	f7ff fc87 	bl	8000af8 <main>
  bx  lr    
 80011ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f4:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 80011f8:	08007040 	.word	0x08007040
  ldr r2, =_sbss
 80011fc:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001200:	20000ffc 	.word	0x20000ffc

08001204 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001204:	e7fe      	b.n	8001204 <ADC_IRQHandler>

08001206 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d104      	bne.n	800121e <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001214:	b672      	cpsid	i
}
 8001216:	bf00      	nop
 8001218:	f7ff fe2c 	bl	8000e74 <Error_Handler>
 800121c:	e7fe      	b.n	800121c <stm32_lock_init+0x16>
  lock->flag = 0;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
  lock->counter = 0;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	705a      	strb	r2, [r3, #1]
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800123a:	f3ef 8310 	mrs	r3, PRIMASK
 800123e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001240:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 800124a:	b672      	cpsid	i
}
 800124c:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800124e:	f3bf 8f4f 	dsb	sy
}
 8001252:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001254:	f3bf 8f6f 	isb	sy
}
 8001258:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d104      	bne.n	800126a <stm32_lock_acquire+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8001260:	b672      	cpsid	i
}
 8001262:	bf00      	nop
 8001264:	f7ff fe06 	bl	8000e74 <Error_Handler>
 8001268:	e7fe      	b.n	8001268 <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	785b      	ldrb	r3, [r3, #1]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d103      	bne.n	800127a <stm32_lock_acquire+0x48>
  {
    lock->flag = flag;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	7bfa      	ldrb	r2, [r7, #15]
 8001276:	701a      	strb	r2, [r3, #0]
 8001278:	e008      	b.n	800128c <stm32_lock_acquire+0x5a>
  }
  else if (lock->counter == UINT8_MAX)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	2bff      	cmp	r3, #255	; 0xff
 8001280:	d104      	bne.n	800128c <stm32_lock_acquire+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001282:	b672      	cpsid	i
}
 8001284:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8001286:	f7ff fdf5 	bl	8000e74 <Error_Handler>
 800128a:	e7fe      	b.n	800128a <stm32_lock_acquire+0x58>
  }
  lock->counter++;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	3301      	adds	r3, #1
 8001292:	b2da      	uxtb	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	705a      	strb	r2, [r3, #1]
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d104      	bne.n	80012b8 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80012ae:	b672      	cpsid	i
}
 80012b0:	bf00      	nop
 80012b2:	f7ff fddf 	bl	8000e74 <Error_Handler>
 80012b6:	e7fe      	b.n	80012b6 <stm32_lock_release+0x16>
  if (lock->counter == 0)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	785b      	ldrb	r3, [r3, #1]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d104      	bne.n	80012ca <stm32_lock_release+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 80012c4:	f7ff fdd6 	bl	8000e74 <Error_Handler>
 80012c8:	e7fe      	b.n	80012c8 <stm32_lock_release+0x28>
  }
  lock->counter--;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	785b      	ldrb	r3, [r3, #1]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	785b      	ldrb	r3, [r3, #1]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d105      	bne.n	80012ea <stm32_lock_release+0x4a>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <stm32_lock_release+0x4a>
  __ASM volatile ("cpsie i" : : : "memory");
 80012e6:	b662      	cpsie	i
}
 80012e8:	bf00      	nop
  {
    __enable_irq();
  }
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b082      	sub	sp, #8
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d105      	bne.n	800130c <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001300:	f004 fd10 	bl	8005d24 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	2216      	movs	r2, #22
 8001308:	601a      	str	r2, [r3, #0]
    return;
 800130a:	e015      	b.n	8001338 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800130c:	2002      	movs	r0, #2
 800130e:	f004 fd33 	bl	8005d78 <malloc>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ff6d 	bl	8001206 <stm32_lock_init>
    return;
 800132c:	e004      	b.n	8001338 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 800132e:	b672      	cpsid	i
}
 8001330:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001332:	f7ff fd9f 	bl	8000e74 <Error_Handler>
 8001336:	e7fe      	b.n	8001336 <__retarget_lock_init_recursive+0x44>
}
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d104      	bne.n	8001356 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800134c:	b672      	cpsid	i
}
 800134e:	bf00      	nop
 8001350:	f7ff fd90 	bl	8000e74 <Error_Handler>
 8001354:	e7fe      	b.n	8001354 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff6a 	bl	8001232 <stm32_lock_acquire>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d104      	bne.n	800137e <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
 8001378:	f7ff fd7c 	bl	8000e74 <Error_Handler>
 800137c:	e7fe      	b.n	800137c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff ff8d 	bl	80012a0 <stm32_lock_release>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	4603      	mov	r3, r0
 800139a:	81fb      	strh	r3, [r7, #14]
 800139c:	460b      	mov	r3, r1
 800139e:	81bb      	strh	r3, [r7, #12]
 80013a0:	4613      	mov	r3, r2
 80013a2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80013a8:	f000 fc04 	bl	8001bb4 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80013ac:	89fb      	ldrh	r3, [r7, #14]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2201      	movs	r2, #1
 80013b2:	2102      	movs	r1, #2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fb01 	bl	80019bc <CODEC_IO_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	461a      	mov	r2, r3
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	4413      	add	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80013c4:	89bb      	ldrh	r3, [r7, #12]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	2b03      	cmp	r3, #3
 80013ca:	d81b      	bhi.n	8001404 <cs43l22_Init+0x74>
 80013cc:	a201      	add	r2, pc, #4	; (adr r2, 80013d4 <cs43l22_Init+0x44>)
 80013ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d2:	bf00      	nop
 80013d4:	080013e5 	.word	0x080013e5
 80013d8:	080013ed 	.word	0x080013ed
 80013dc:	080013f5 	.word	0x080013f5
 80013e0:	080013fd 	.word	0x080013fd
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80013e4:	4b5b      	ldr	r3, [pc, #364]	; (8001554 <cs43l22_Init+0x1c4>)
 80013e6:	22fa      	movs	r2, #250	; 0xfa
 80013e8:	701a      	strb	r2, [r3, #0]
    break;
 80013ea:	e00f      	b.n	800140c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80013ec:	4b59      	ldr	r3, [pc, #356]	; (8001554 <cs43l22_Init+0x1c4>)
 80013ee:	22af      	movs	r2, #175	; 0xaf
 80013f0:	701a      	strb	r2, [r3, #0]
    break;
 80013f2:	e00b      	b.n	800140c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80013f4:	4b57      	ldr	r3, [pc, #348]	; (8001554 <cs43l22_Init+0x1c4>)
 80013f6:	22aa      	movs	r2, #170	; 0xaa
 80013f8:	701a      	strb	r2, [r3, #0]
    break;
 80013fa:	e007      	b.n	800140c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80013fc:	4b55      	ldr	r3, [pc, #340]	; (8001554 <cs43l22_Init+0x1c4>)
 80013fe:	2205      	movs	r2, #5
 8001400:	701a      	strb	r2, [r3, #0]
    break;    
 8001402:	e003      	b.n	800140c <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <cs43l22_Init+0x1c4>)
 8001406:	2205      	movs	r2, #5
 8001408:	701a      	strb	r2, [r3, #0]
    break;    
 800140a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	4a50      	ldr	r2, [pc, #320]	; (8001554 <cs43l22_Init+0x1c4>)
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	2104      	movs	r1, #4
 8001418:	4618      	mov	r0, r3
 800141a:	f000 facf 	bl	80019bc <CODEC_IO_Write>
 800141e:	4603      	mov	r3, r0
 8001420:	461a      	mov	r2, r3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	4413      	add	r3, r2
 8001426:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001428:	89fb      	ldrh	r3, [r7, #14]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2281      	movs	r2, #129	; 0x81
 800142e:	2105      	movs	r1, #5
 8001430:	4618      	mov	r0, r3
 8001432:	f000 fac3 	bl	80019bc <CODEC_IO_Write>
 8001436:	4603      	mov	r3, r0
 8001438:	461a      	mov	r2, r3
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	4413      	add	r3, r2
 800143e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2204      	movs	r2, #4
 8001446:	2106      	movs	r1, #6
 8001448:	4618      	mov	r0, r3
 800144a:	f000 fab7 	bl	80019bc <CODEC_IO_Write>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	4413      	add	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001458:	7afa      	ldrb	r2, [r7, #11]
 800145a:	89fb      	ldrh	r3, [r7, #14]
 800145c:	4611      	mov	r1, r2
 800145e:	4618      	mov	r0, r3
 8001460:	f000 f964 	bl	800172c <cs43l22_SetVolume>
 8001464:	4602      	mov	r2, r0
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	4413      	add	r3, r2
 800146a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800146c:	89bb      	ldrh	r3, [r7, #12]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d023      	beq.n	80014ba <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001472:	89fb      	ldrh	r3, [r7, #14]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2206      	movs	r2, #6
 8001478:	210f      	movs	r1, #15
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fa9e 	bl	80019bc <CODEC_IO_Write>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	4413      	add	r3, r2
 8001488:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800148a:	89fb      	ldrh	r3, [r7, #14]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2200      	movs	r2, #0
 8001490:	2124      	movs	r1, #36	; 0x24
 8001492:	4618      	mov	r0, r3
 8001494:	f000 fa92 	bl	80019bc <CODEC_IO_Write>
 8001498:	4603      	mov	r3, r0
 800149a:	461a      	mov	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	4413      	add	r3, r2
 80014a0:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80014a2:	89fb      	ldrh	r3, [r7, #14]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2200      	movs	r2, #0
 80014a8:	2125      	movs	r1, #37	; 0x25
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 fa86 	bl	80019bc <CODEC_IO_Write>
 80014b0:	4603      	mov	r3, r0
 80014b2:	461a      	mov	r2, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	4413      	add	r3, r2
 80014b8:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80014ba:	89fb      	ldrh	r3, [r7, #14]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2200      	movs	r2, #0
 80014c0:	210a      	movs	r1, #10
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 fa7a 	bl	80019bc <CODEC_IO_Write>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	4413      	add	r3, r2
 80014d0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80014d2:	89fb      	ldrh	r3, [r7, #14]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2204      	movs	r2, #4
 80014d8:	210e      	movs	r1, #14
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 fa6e 	bl	80019bc <CODEC_IO_Write>
 80014e0:	4603      	mov	r3, r0
 80014e2:	461a      	mov	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	4413      	add	r3, r2
 80014e8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80014ea:	89fb      	ldrh	r3, [r7, #14]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2200      	movs	r2, #0
 80014f0:	2127      	movs	r1, #39	; 0x27
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 fa62 	bl	80019bc <CODEC_IO_Write>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	4413      	add	r3, r2
 8001500:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8001502:	89fb      	ldrh	r3, [r7, #14]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	220f      	movs	r2, #15
 8001508:	211f      	movs	r1, #31
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fa56 	bl	80019bc <CODEC_IO_Write>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	4413      	add	r3, r2
 8001518:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800151a:	89fb      	ldrh	r3, [r7, #14]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	220a      	movs	r2, #10
 8001520:	211a      	movs	r1, #26
 8001522:	4618      	mov	r0, r3
 8001524:	f000 fa4a 	bl	80019bc <CODEC_IO_Write>
 8001528:	4603      	mov	r3, r0
 800152a:	461a      	mov	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	4413      	add	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	220a      	movs	r2, #10
 8001538:	211b      	movs	r1, #27
 800153a:	4618      	mov	r0, r3
 800153c:	f000 fa3e 	bl	80019bc <CODEC_IO_Write>
 8001540:	4603      	mov	r3, r0
 8001542:	461a      	mov	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	4413      	add	r3, r2
 8001548:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800154a:	697b      	ldr	r3, [r7, #20]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000cba 	.word	0x20000cba

08001558 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800155c:	f000 fb62 	bl	8001c24 <AUDIO_IO_DeInit>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}

08001564 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800156e:	f000 fb21 	bl	8001bb4 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2101      	movs	r1, #1
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fb6d 	bl	8001c58 <AUDIO_IO_Read>
 800157e:	4603      	mov	r3, r0
 8001580:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	f023 0307 	bic.w	r3, r3, #7
 8001588:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800158a:	7bfb      	ldrb	r3, [r7, #15]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	80fb      	strh	r3, [r7, #6]
 80015a0:	4613      	mov	r3, r2
 80015a2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <cs43l22_Play+0x70>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d123      	bne.n	80015f8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80015b0:	88fb      	ldrh	r3, [r7, #6]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2206      	movs	r2, #6
 80015b6:	210e      	movs	r1, #14
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f9ff 	bl	80019bc <CODEC_IO_Write>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4413      	add	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 f919 	bl	8001804 <cs43l22_SetMute>
 80015d2:	4602      	mov	r2, r0
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4413      	add	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	229e      	movs	r2, #158	; 0x9e
 80015e0:	2102      	movs	r1, #2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 f9ea 	bl	80019bc <CODEC_IO_Write>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80015f2:	4b04      	ldr	r3, [pc, #16]	; (8001604 <cs43l22_Play+0x70>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80015f8:	68fb      	ldr	r3, [r7, #12]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000034 	.word	0x20000034

08001608 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	2101      	movs	r1, #1
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f8f2 	bl	8001804 <cs43l22_SetMute>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4413      	add	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001628:	88fb      	ldrh	r3, [r7, #6]
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2201      	movs	r2, #1
 800162e:	2102      	movs	r1, #2
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f9c3 	bl	80019bc <CODEC_IO_Write>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	4413      	add	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001640:	68fb      	ldr	r3, [r7, #12]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800165a:	2300      	movs	r3, #0
 800165c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	2100      	movs	r1, #0
 8001662:	4618      	mov	r0, r3
 8001664:	f000 f8ce 	bl	8001804 <cs43l22_SetMute>
 8001668:	4602      	mov	r2, r0
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4413      	add	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001670:	2300      	movs	r3, #0
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	e002      	b.n	800167c <cs43l22_Resume+0x30>
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	3301      	adds	r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2bfe      	cmp	r3, #254	; 0xfe
 8001680:	d9f9      	bls.n	8001676 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	4a0e      	ldr	r2, [pc, #56]	; (80016c0 <cs43l22_Resume+0x74>)
 8001688:	7812      	ldrb	r2, [r2, #0]
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	2104      	movs	r1, #4
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f994 	bl	80019bc <CODEC_IO_Write>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4413      	add	r3, r2
 800169c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800169e:	88fb      	ldrh	r3, [r7, #6]
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	229e      	movs	r2, #158	; 0x9e
 80016a4:	2102      	movs	r1, #2
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f988 	bl	80019bc <CODEC_IO_Write>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000cba 	.word	0x20000cba

080016c4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	6039      	str	r1, [r7, #0]
 80016ce:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	2101      	movs	r1, #1
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 f893 	bl	8001804 <cs43l22_SetMute>
 80016de:	4602      	mov	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4413      	add	r3, r2
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2204      	movs	r2, #4
 80016ec:	210e      	movs	r1, #14
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 f964 	bl	80019bc <CODEC_IO_Write>
 80016f4:	4603      	mov	r3, r0
 80016f6:	461a      	mov	r2, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	4413      	add	r3, r2
 80016fc:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	229f      	movs	r2, #159	; 0x9f
 8001704:	2102      	movs	r1, #2
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f958 	bl	80019bc <CODEC_IO_Write>
 800170c:	4603      	mov	r3, r0
 800170e:	461a      	mov	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <cs43l22_Stop+0x64>)
 8001718:	2201      	movs	r2, #1
 800171a:	701a      	strb	r2, [r3, #0]
  return counter;    
 800171c:	68fb      	ldr	r3, [r7, #12]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000034 	.word	0x20000034

0800172c <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	460a      	mov	r2, r1
 8001736:	80fb      	strh	r3, [r7, #6]
 8001738:	4613      	mov	r3, r2
 800173a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001740:	797b      	ldrb	r3, [r7, #5]
 8001742:	2b64      	cmp	r3, #100	; 0x64
 8001744:	d80b      	bhi.n	800175e <cs43l22_SetVolume+0x32>
 8001746:	797a      	ldrb	r2, [r7, #5]
 8001748:	4613      	mov	r3, r2
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	1a9b      	subs	r3, r3, r2
 800174e:	4a25      	ldr	r2, [pc, #148]	; (80017e4 <cs43l22_SetVolume+0xb8>)
 8001750:	fb82 1203 	smull	r1, r2, r2, r3
 8001754:	1152      	asrs	r2, r2, #5
 8001756:	17db      	asrs	r3, r3, #31
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	e000      	b.n	8001760 <cs43l22_SetVolume+0x34>
 800175e:	23ff      	movs	r3, #255	; 0xff
 8001760:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001762:	7afb      	ldrb	r3, [r7, #11]
 8001764:	2be6      	cmp	r3, #230	; 0xe6
 8001766:	d91c      	bls.n	80017a2 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	b2d8      	uxtb	r0, r3
 800176c:	7afb      	ldrb	r3, [r7, #11]
 800176e:	3319      	adds	r3, #25
 8001770:	b2db      	uxtb	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	2120      	movs	r1, #32
 8001776:	f000 f921 	bl	80019bc <CODEC_IO_Write>
 800177a:	4603      	mov	r3, r0
 800177c:	461a      	mov	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4413      	add	r3, r2
 8001782:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	b2d8      	uxtb	r0, r3
 8001788:	7afb      	ldrb	r3, [r7, #11]
 800178a:	3319      	adds	r3, #25
 800178c:	b2db      	uxtb	r3, r3
 800178e:	461a      	mov	r2, r3
 8001790:	2121      	movs	r1, #33	; 0x21
 8001792:	f000 f913 	bl	80019bc <CODEC_IO_Write>
 8001796:	4603      	mov	r3, r0
 8001798:	461a      	mov	r2, r3
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4413      	add	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	e01b      	b.n	80017da <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	b2d8      	uxtb	r0, r3
 80017a6:	7afb      	ldrb	r3, [r7, #11]
 80017a8:	3319      	adds	r3, #25
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	461a      	mov	r2, r3
 80017ae:	2120      	movs	r1, #32
 80017b0:	f000 f904 	bl	80019bc <CODEC_IO_Write>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	b2d8      	uxtb	r0, r3
 80017c2:	7afb      	ldrb	r3, [r7, #11]
 80017c4:	3319      	adds	r3, #25
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	461a      	mov	r2, r3
 80017ca:	2121      	movs	r1, #33	; 0x21
 80017cc:	f000 f8f6 	bl	80019bc <CODEC_IO_Write>
 80017d0:	4603      	mov	r3, r0
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	51eb851f 	.word	0x51eb851f

080017e8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	6039      	str	r1, [r7, #0]
 80017f2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d124      	bne.n	8001864 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	22ff      	movs	r2, #255	; 0xff
 8001820:	2104      	movs	r1, #4
 8001822:	4618      	mov	r0, r3
 8001824:	f000 f8ca 	bl	80019bc <CODEC_IO_Write>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2201      	movs	r2, #1
 8001838:	2122      	movs	r1, #34	; 0x22
 800183a:	4618      	mov	r0, r3
 800183c:	f000 f8be 	bl	80019bc <CODEC_IO_Write>
 8001840:	4603      	mov	r3, r0
 8001842:	461a      	mov	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4413      	add	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800184a:	88fb      	ldrh	r3, [r7, #6]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2201      	movs	r2, #1
 8001850:	2123      	movs	r1, #35	; 0x23
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f8b2 	bl	80019bc <CODEC_IO_Write>
 8001858:	4603      	mov	r3, r0
 800185a:	461a      	mov	r2, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4413      	add	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	e025      	b.n	80018b0 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2200      	movs	r2, #0
 800186a:	2122      	movs	r1, #34	; 0x22
 800186c:	4618      	mov	r0, r3
 800186e:	f000 f8a5 	bl	80019bc <CODEC_IO_Write>
 8001872:	4603      	mov	r3, r0
 8001874:	461a      	mov	r2, r3
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4413      	add	r3, r2
 800187a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800187c:	88fb      	ldrh	r3, [r7, #6]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2200      	movs	r2, #0
 8001882:	2123      	movs	r1, #35	; 0x23
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f899 	bl	80019bc <CODEC_IO_Write>
 800188a:	4603      	mov	r3, r0
 800188c:	461a      	mov	r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4413      	add	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001894:	88fb      	ldrh	r3, [r7, #6]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	4a08      	ldr	r2, [pc, #32]	; (80018bc <cs43l22_SetMute+0xb8>)
 800189a:	7812      	ldrb	r2, [r2, #0]
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	2104      	movs	r1, #4
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 f88b 	bl	80019bc <CODEC_IO_Write>
 80018a6:	4603      	mov	r3, r0
 80018a8:	461a      	mov	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4413      	add	r3, r2
 80018ae:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80018b0:	68fb      	ldr	r3, [r7, #12]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000cba 	.word	0x20000cba

080018c0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	460a      	mov	r2, r1
 80018ca:	80fb      	strh	r3, [r7, #6]
 80018cc:	4613      	mov	r3, r2
 80018ce:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80018d4:	797b      	ldrb	r3, [r7, #5]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d84b      	bhi.n	8001974 <cs43l22_SetOutputMode+0xb4>
 80018dc:	a201      	add	r2, pc, #4	; (adr r2, 80018e4 <cs43l22_SetOutputMode+0x24>)
 80018de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e2:	bf00      	nop
 80018e4:	080018f5 	.word	0x080018f5
 80018e8:	08001915 	.word	0x08001915
 80018ec:	08001935 	.word	0x08001935
 80018f0:	08001955 	.word	0x08001955
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80018f4:	88fb      	ldrh	r3, [r7, #6]
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	22fa      	movs	r2, #250	; 0xfa
 80018fa:	2104      	movs	r1, #4
 80018fc:	4618      	mov	r0, r3
 80018fe:	f000 f85d 	bl	80019bc <CODEC_IO_Write>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4413      	add	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 800190c:	4b24      	ldr	r3, [pc, #144]	; (80019a0 <cs43l22_SetOutputMode+0xe0>)
 800190e:	22fa      	movs	r2, #250	; 0xfa
 8001910:	701a      	strb	r2, [r3, #0]
      break;
 8001912:	e03f      	b.n	8001994 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	22af      	movs	r2, #175	; 0xaf
 800191a:	2104      	movs	r1, #4
 800191c:	4618      	mov	r0, r3
 800191e:	f000 f84d 	bl	80019bc <CODEC_IO_Write>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4413      	add	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800192c:	4b1c      	ldr	r3, [pc, #112]	; (80019a0 <cs43l22_SetOutputMode+0xe0>)
 800192e:	22af      	movs	r2, #175	; 0xaf
 8001930:	701a      	strb	r2, [r3, #0]
      break;
 8001932:	e02f      	b.n	8001994 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001934:	88fb      	ldrh	r3, [r7, #6]
 8001936:	b2db      	uxtb	r3, r3
 8001938:	22aa      	movs	r2, #170	; 0xaa
 800193a:	2104      	movs	r1, #4
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f83d 	bl	80019bc <CODEC_IO_Write>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4413      	add	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800194c:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <cs43l22_SetOutputMode+0xe0>)
 800194e:	22aa      	movs	r2, #170	; 0xaa
 8001950:	701a      	strb	r2, [r3, #0]
      break;
 8001952:	e01f      	b.n	8001994 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2205      	movs	r2, #5
 800195a:	2104      	movs	r1, #4
 800195c:	4618      	mov	r0, r3
 800195e:	f000 f82d 	bl	80019bc <CODEC_IO_Write>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4413      	add	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800196c:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <cs43l22_SetOutputMode+0xe0>)
 800196e:	2205      	movs	r2, #5
 8001970:	701a      	strb	r2, [r3, #0]
      break;    
 8001972:	e00f      	b.n	8001994 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2205      	movs	r2, #5
 800197a:	2104      	movs	r1, #4
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f81d 	bl	80019bc <CODEC_IO_Write>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4413      	add	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800198c:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <cs43l22_SetOutputMode+0xe0>)
 800198e:	2205      	movs	r2, #5
 8001990:	701a      	strb	r2, [r3, #0]
      break;
 8001992:	bf00      	nop
  }  
  return counter;
 8001994:	68fb      	ldr	r3, [r7, #12]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000cba 	.word	0x20000cba

080019a4 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
  return 0;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
 80019c6:	460b      	mov	r3, r1
 80019c8:	71bb      	strb	r3, [r7, #6]
 80019ca:	4613      	mov	r3, r2
 80019cc:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80019d2:	797a      	ldrb	r2, [r7, #5]
 80019d4:	79b9      	ldrb	r1, [r7, #6]
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 f92a 	bl	8001c32 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	b2db      	uxtb	r3, r3
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <I2Cx_Init>:

/******************************* I2C Routines**********************************/
/**
 * @brief  Configures I2C interface.
 */
static void I2Cx_Init(void) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
	if (HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET) {
 80019f0:	480e      	ldr	r0, [pc, #56]	; (8001a2c <I2Cx_Init+0x40>)
 80019f2:	f001 fff5 	bl	80039e0 <HAL_I2C_GetState>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d114      	bne.n	8001a26 <I2Cx_Init+0x3a>
		/* DISCOVERY_I2Cx peripheral configuration */
		I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <I2Cx_Init+0x40>)
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <I2Cx_Init+0x44>)
 8001a00:	605a      	str	r2, [r3, #4]
		I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a02:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <I2Cx_Init+0x40>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
		I2cHandle.Init.OwnAddress1 = 0x33;
 8001a08:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <I2Cx_Init+0x40>)
 8001a0a:	2233      	movs	r2, #51	; 0x33
 8001a0c:	60da      	str	r2, [r3, #12]
		I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0e:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <I2Cx_Init+0x40>)
 8001a10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a14:	611a      	str	r2, [r3, #16]
		I2cHandle.Instance = DISCOVERY_I2Cx;
 8001a16:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <I2Cx_Init+0x40>)
 8001a18:	4a06      	ldr	r2, [pc, #24]	; (8001a34 <I2Cx_Init+0x48>)
 8001a1a:	601a      	str	r2, [r3, #0]

		/* Init the I2C */
		I2Cx_MspInit();
 8001a1c:	f000 f876 	bl	8001b0c <I2Cx_MspInit>
		HAL_I2C_Init(&I2cHandle);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <I2Cx_Init+0x40>)
 8001a22:	f001 fb49 	bl	80030b8 <HAL_I2C_Init>
	}
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000cbc 	.word	0x20000cbc
 8001a30:	000186a0 	.word	0x000186a0
 8001a34:	40005400 	.word	0x40005400

08001a38 <I2Cx_WriteData>:
 * @param  Addr: Device address on BUS Bus.
 * @param  Reg: The target register address to write
 * @param  Value: The target register value to be written
 * @retval HAL status
 */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af04      	add	r7, sp, #16
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
 8001a42:	460b      	mov	r3, r1
 8001a44:	71bb      	strb	r3, [r7, #6]
 8001a46:	4613      	mov	r3, r2
 8001a48:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	b299      	uxth	r1, r3
 8001a52:	79bb      	ldrb	r3, [r7, #6]
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <I2Cx_WriteData+0x50>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	9302      	str	r3, [sp, #8]
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	9301      	str	r3, [sp, #4]
 8001a60:	1d7b      	adds	r3, r7, #5
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	2301      	movs	r3, #1
 8001a66:	4809      	ldr	r0, [pc, #36]	; (8001a8c <I2Cx_WriteData+0x54>)
 8001a68:	f001 fc9a 	bl	80033a0 <HAL_I2C_Mem_Write>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	73fb      	strb	r3, [r7, #15]

	/* Check the communication status */
	if (status != HAL_OK) {
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <I2Cx_WriteData+0x46>
		/* Execute user timeout callback */
		I2Cx_Error(Addr);
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 f837 	bl	8001aec <I2Cx_Error>
	}
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000038 	.word	0x20000038
 8001a8c:	20000cbc 	.word	0x20000cbc

08001a90 <I2Cx_ReadData>:
 * @brief  Read a register of the device through BUS
 * @param  Addr: Device address on BUS
 * @param  Reg: The target register address to read
 * @retval HAL status
 */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af04      	add	r7, sp, #16
 8001a96:	4603      	mov	r3, r0
 8001a98:	460a      	mov	r2, r1
 8001a9a:	71fb      	strb	r3, [r7, #7]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]
	uint8_t value = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	b299      	uxth	r1, r3
 8001aac:	79bb      	ldrb	r3, [r7, #6]
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <I2Cx_ReadData+0x54>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	f107 030e 	add.w	r3, r7, #14
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	4809      	ldr	r0, [pc, #36]	; (8001ae8 <I2Cx_ReadData+0x58>)
 8001ac4:	f001 fd66 	bl	8003594 <HAL_I2C_Mem_Read>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	73fb      	strb	r3, [r7, #15]

	/* Check the communication status */
	if (status != HAL_OK) {
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d003      	beq.n	8001ada <I2Cx_ReadData+0x4a>
		/* Execute user timeout callback */
		I2Cx_Error(Addr);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f809 	bl	8001aec <I2Cx_Error>
	}
	return value;
 8001ada:	7bbb      	ldrb	r3, [r7, #14]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000038 	.word	0x20000038
 8001ae8:	20000cbc 	.word	0x20000cbc

08001aec <I2Cx_Error>:

/**
 * @brief  Manages error callback by re-initializing I2C.
 * @param  Addr: I2C Address
 */
static void I2Cx_Error(uint8_t Addr) {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
	/* De-initialize the I2C communication bus */
	HAL_I2C_DeInit(&I2cHandle);
 8001af6:	4804      	ldr	r0, [pc, #16]	; (8001b08 <I2Cx_Error+0x1c>)
 8001af8:	f001 fc22 	bl	8003340 <HAL_I2C_DeInit>

	/* Re-Initialize the I2C communication bus */
	I2Cx_Init();
 8001afc:	f7ff ff76 	bl	80019ec <I2Cx_Init>
}
 8001b00:	bf00      	nop
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000cbc 	.word	0x20000cbc

08001b0c <I2Cx_MspInit>:

/**
 * @brief I2C MSP Initialization
 */
static void I2Cx_MspInit(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable I2C GPIO clocks */
	DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b25      	ldr	r3, [pc, #148]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a24      	ldr	r2, [pc, #144]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b22      	ldr	r3, [pc, #136]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]

	/* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
	GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001b2e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001b32:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b34:	2312      	movs	r3, #18
 8001b36:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001b40:	2304      	movs	r3, #4
 8001b42:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4819      	ldr	r0, [pc, #100]	; (8001bb0 <I2Cx_MspInit+0xa4>)
 8001b4c:	f000 ffe8 	bl	8002b20 <HAL_GPIO_Init>

	/* Enable the DISCOVERY_I2Cx peripheral clock */
	DISCOVERY_I2Cx_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	4b15      	ldr	r3, [pc, #84]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b58:	4a14      	ldr	r2, [pc, #80]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b68:	607b      	str	r3, [r7, #4]
 8001b6a:	687b      	ldr	r3, [r7, #4]

	/* Force the I2C peripheral clock reset */
	DISCOVERY_I2Cx_FORCE_RESET();
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b76:	6213      	str	r3, [r2, #32]

	/* Release the I2C peripheral clock reset */
	DISCOVERY_I2Cx_RELEASE_RESET();
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <I2Cx_MspInit+0xa0>)
 8001b7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001b82:	6213      	str	r3, [r2, #32]

	/* Enable and set I2Cx Interrupt to the highest priority */
	HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	201f      	movs	r0, #31
 8001b8a:	f000 fbd1 	bl	8002330 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001b8e:	201f      	movs	r0, #31
 8001b90:	f000 fbea 	bl	8002368 <HAL_NVIC_EnableIRQ>

	/* Enable and set I2Cx Interrupt to the highest priority */
	HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2100      	movs	r1, #0
 8001b98:	2020      	movs	r0, #32
 8001b9a:	f000 fbc9 	bl	8002330 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001b9e:	2020      	movs	r0, #32
 8001ba0:	f000 fbe2 	bl	8002368 <HAL_NVIC_EnableIRQ>
}
 8001ba4:	bf00      	nop
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40020400 	.word	0x40020400

08001bb4 <AUDIO_IO_Init>:
/********************************* LINK AUDIO *********************************/

/**
 * @brief  Initializes Audio low level.
 */
void AUDIO_IO_Init(void) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable Reset GPIO Clock */
	AUDIO_RESET_GPIO_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	603b      	str	r3, [r7, #0]
 8001bbe:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <AUDIO_IO_Init+0x68>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <AUDIO_IO_Init+0x68>)
 8001bc4:	f043 0308 	orr.w	r3, r3, #8
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <AUDIO_IO_Init+0x68>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0308 	and.w	r3, r3, #8
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]

	/* Audio reset pin configuration */
	GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8001bd6:	2310      	movs	r3, #16
 8001bd8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001bde:	2302      	movs	r3, #2
 8001be0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	4619      	mov	r1, r3
 8001bea:	480d      	ldr	r0, [pc, #52]	; (8001c20 <AUDIO_IO_Init+0x6c>)
 8001bec:	f000 ff98 	bl	8002b20 <HAL_GPIO_Init>

	I2Cx_Init();
 8001bf0:	f7ff fefc 	bl	80019ec <I2Cx_Init>

	/* Power Down the codec */
	HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2110      	movs	r1, #16
 8001bf8:	4809      	ldr	r0, [pc, #36]	; (8001c20 <AUDIO_IO_Init+0x6c>)
 8001bfa:	f001 fa29 	bl	8003050 <HAL_GPIO_WritePin>

	/* Wait for a delay to insure registers erasing */
	HAL_Delay(5);
 8001bfe:	2005      	movs	r0, #5
 8001c00:	f000 faba 	bl	8002178 <HAL_Delay>

	/* Power on the codec */
	HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001c04:	2201      	movs	r2, #1
 8001c06:	2110      	movs	r1, #16
 8001c08:	4805      	ldr	r0, [pc, #20]	; (8001c20 <AUDIO_IO_Init+0x6c>)
 8001c0a:	f001 fa21 	bl	8003050 <HAL_GPIO_WritePin>

	/* Wait for a delay to insure registers erasing */
	HAL_Delay(5);
 8001c0e:	2005      	movs	r0, #5
 8001c10:	f000 fab2 	bl	8002178 <HAL_Delay>
}
 8001c14:	bf00      	nop
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40020c00 	.word	0x40020c00

08001c24 <AUDIO_IO_DeInit>:

/**
 * @brief  DeInitializes Audio low level.
 */
void AUDIO_IO_DeInit(void) {
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0

}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <AUDIO_IO_Write>:
 * @brief  Writes a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	71fb      	strb	r3, [r7, #7]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	71bb      	strb	r3, [r7, #6]
 8001c40:	4613      	mov	r3, r2
 8001c42:	717b      	strb	r3, [r7, #5]
	I2Cx_WriteData(Addr, Reg, Value);
 8001c44:	797a      	ldrb	r2, [r7, #5]
 8001c46:	79b9      	ldrb	r1, [r7, #6]
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fef4 	bl	8001a38 <I2Cx_WriteData>
}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <AUDIO_IO_Read>:
 * @brief  Reads a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @retval Data to be read
 */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	460a      	mov	r2, r1
 8001c62:	71fb      	strb	r3, [r7, #7]
 8001c64:	4613      	mov	r3, r2
 8001c66:	71bb      	strb	r3, [r7, #6]
	return I2Cx_ReadData(Addr, Reg);
 8001c68:	79ba      	ldrb	r2, [r7, #6]
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff ff0e 	bl	8001a90 <I2Cx_ReadData>
 8001c74:	4603      	mov	r3, r0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	603a      	str	r2, [r7, #0]
 8001c8a:	80fb      	strh	r3, [r7, #6]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001c94:	2200      	movs	r2, #0
 8001c96:	6839      	ldr	r1, [r7, #0]
 8001c98:	481c      	ldr	r0, [pc, #112]	; (8001d0c <BSP_AUDIO_OUT_Init+0x8c>)
 8001c9a:	f000 f89f 	bl	8001ddc <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <BSP_AUDIO_OUT_Init+0x8c>)
 8001ca0:	4a1b      	ldr	r2, [pc, #108]	; (8001d10 <BSP_AUDIO_OUT_Init+0x90>)
 8001ca2:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001ca4:	4819      	ldr	r0, [pc, #100]	; (8001d0c <BSP_AUDIO_OUT_Init+0x8c>)
 8001ca6:	f002 fbed 	bl	8004484 <HAL_I2S_GetState>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d103      	bne.n	8001cb8 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	4816      	ldr	r0, [pc, #88]	; (8001d0c <BSP_AUDIO_OUT_Init+0x8c>)
 8001cb4:	f000 f8ec 	bl	8001e90 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001cb8:	6838      	ldr	r0, [r7, #0]
 8001cba:	f000 f9b1 	bl	8002020 <I2S3_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10e      	bne.n	8001cec <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <BSP_AUDIO_OUT_Init+0x94>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	2094      	movs	r0, #148	; 0x94
 8001cd4:	4798      	blx	r3
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001cdc:	2be0      	cmp	r3, #224	; 0xe0
 8001cde:	d103      	bne.n	8001ce8 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001ce0:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <BSP_AUDIO_OUT_Init+0x98>)
 8001ce2:	4a0c      	ldr	r2, [pc, #48]	; (8001d14 <BSP_AUDIO_OUT_Init+0x94>)
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	e001      	b.n	8001cec <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d107      	bne.n	8001d02 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <BSP_AUDIO_OUT_Init+0x98>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681c      	ldr	r4, [r3, #0]
 8001cf8:	797a      	ldrb	r2, [r7, #5]
 8001cfa:	88f9      	ldrh	r1, [r7, #6]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	2094      	movs	r0, #148	; 0x94
 8001d00:	47a0      	blx	r4
  }
  
  return ret;
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd90      	pop	{r4, r7, pc}
 8001d0c:	20000f64 	.word	0x20000f64
 8001d10:	40003c00 	.word	0x40003c00
 8001d14:	20000004 	.word	0x20000004
 8001d18:	20000d10 	.word	0x20000d10

08001d1c <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <BSP_AUDIO_OUT_Play+0x4c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	b292      	uxth	r2, r2
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	2094      	movs	r0, #148	; 0x94
 8001d34:	4798      	blx	r3
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e00f      	b.n	8001d60 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d46:	d203      	bcs.n	8001d50 <BSP_AUDIO_OUT_Play+0x34>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	085b      	lsrs	r3, r3, #1
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	e001      	b.n	8001d54 <BSP_AUDIO_OUT_Play+0x38>
 8001d50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d54:	461a      	mov	r2, r3
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4804      	ldr	r0, [pc, #16]	; (8001d6c <BSP_AUDIO_OUT_Play+0x50>)
 8001d5a:	f002 faeb 	bl	8004334 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001d5e:	2300      	movs	r3, #0
  }
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000d10 	.word	0x20000d10
 8001d6c:	20000f64 	.word	0x20000f64

08001d70 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	4803      	ldr	r0, [pc, #12]	; (8001d90 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8001d84:	f002 fad6 	bl	8004334 <HAL_I2S_Transmit_DMA>
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000f64 	.word	0x20000f64

08001d94 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <HAL_I2S_TxCpltCallback+0x20>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d101      	bne.n	8001daa <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001da6:	f7fe ff75 	bl	8000c94 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40003c00 	.word	0x40003c00

08001db8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a04      	ldr	r2, [pc, #16]	; (8001dd8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d101      	bne.n	8001dce <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001dca:	f7fe ff5b 	bl	8000c84 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40003c00 	.word	0x40003c00

08001ddc <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001dee:	23ff      	movs	r3, #255	; 0xff
 8001df0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001dfa:	e010      	b.n	8001e1e <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8001dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e00:	4a20      	ldr	r2, [pc, #128]	; (8001e84 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d103      	bne.n	8001e14 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8001e0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e18:	3301      	adds	r3, #1
 8001e1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001e1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e22:	2b07      	cmp	r3, #7
 8001e24:	d9ea      	bls.n	8001dfc <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001e26:	f107 0314 	add.w	r3, r7, #20
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f003 fc42 	bl	80056b4 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001e30:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d113      	bne.n	8001e64 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001e40:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e44:	4a10      	ldr	r2, [pc, #64]	; (8001e88 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001e4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e50:	4a0e      	ldr	r2, [pc, #56]	; (8001e8c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e56:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f003 fb47 	bl	80054f0 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001e62:	e00b      	b.n	8001e7c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001e64:	2301      	movs	r3, #1
 8001e66:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001e68:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001e6c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 fb3a 	bl	80054f0 <HAL_RCCEx_PeriphCLKConfig>
}
 8001e7c:	bf00      	nop
 8001e7e:	3728      	adds	r7, #40	; 0x28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	08006e7c 	.word	0x08006e7c
 8001e88:	08006e9c 	.word	0x08006e9c
 8001e8c:	08006ebc 	.word	0x08006ebc

08001e90 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08c      	sub	sp, #48	; 0x30
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61bb      	str	r3, [r7, #24]
 8001e9e:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	4a55      	ldr	r2, [pc, #340]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eaa:	4b53      	ldr	r3, [pc, #332]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001eb2:	61bb      	str	r3, [r7, #24]
 8001eb4:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	4b4f      	ldr	r3, [pc, #316]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a4e      	ldr	r2, [pc, #312]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b4c      	ldr	r3, [pc, #304]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	4b48      	ldr	r3, [pc, #288]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a47      	ldr	r2, [pc, #284]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b45      	ldr	r3, [pc, #276]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001eee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001efc:	2302      	movs	r3, #2
 8001efe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001f00:	2306      	movs	r3, #6
 8001f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	483c      	ldr	r0, [pc, #240]	; (8001ffc <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001f0c:	f000 fe08 	bl	8002b20 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001f10:	2310      	movs	r3, #16
 8001f12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4839      	ldr	r0, [pc, #228]	; (8002000 <BSP_AUDIO_OUT_MspInit+0x170>)
 8001f1c:	f000 fe00 	bl	8002b20 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	4b34      	ldr	r3, [pc, #208]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	4a33      	ldr	r2, [pc, #204]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f30:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	482d      	ldr	r0, [pc, #180]	; (8001ffc <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001f48:	f000 fdea 	bl	8002b20 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	4b29      	ldr	r3, [pc, #164]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f54:	4a28      	ldr	r2, [pc, #160]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5c:	4b26      	ldr	r3, [pc, #152]	; (8001ff8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a25      	ldr	r2, [pc, #148]	; (8002004 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d136      	bne.n	8001fe0 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001f72:	4b25      	ldr	r3, [pc, #148]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001f78:	4b23      	ldr	r3, [pc, #140]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f7a:	2240      	movs	r2, #64	; 0x40
 8001f7c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001f7e:	4b22      	ldr	r3, [pc, #136]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001f84:	4b20      	ldr	r3, [pc, #128]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f8a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f92:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001f94:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f9a:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001fa2:	4b19      	ldr	r3, [pc, #100]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fa4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fa8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001faa:	4b17      	ldr	r3, [pc, #92]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fac:	2204      	movs	r2, #4
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001fb0:	4b15      	ldr	r3, [pc, #84]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001fb6:	4b14      	ldr	r3, [pc, #80]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001fc2:	4b11      	ldr	r3, [pc, #68]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fc4:	4a11      	ldr	r2, [pc, #68]	; (800200c <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001fc6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a0f      	ldr	r2, [pc, #60]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fcc:	639a      	str	r2, [r3, #56]	; 0x38
 8001fce:	4a0e      	ldr	r2, [pc, #56]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001fd4:	480c      	ldr	r0, [pc, #48]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fd6:	f000 fa83 	bl	80024e0 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001fda:	480b      	ldr	r0, [pc, #44]	; (8002008 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001fdc:	f000 f9d2 	bl	8002384 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	210e      	movs	r1, #14
 8001fe4:	202f      	movs	r0, #47	; 0x2f
 8001fe6:	f000 f9a3 	bl	8002330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001fea:	202f      	movs	r0, #47	; 0x2f
 8001fec:	f000 f9bc 	bl	8002368 <HAL_NVIC_EnableIRQ>
}
 8001ff0:	bf00      	nop
 8001ff2:	3730      	adds	r7, #48	; 0x30
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020800 	.word	0x40020800
 8002000:	40020000 	.word	0x40020000
 8002004:	40003c00 	.word	0x40003c00
 8002008:	20000d14 	.word	0x20000d14
 800200c:	400260b8 	.word	0x400260b8

08002010 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <I2S3_Init+0x68>)
 800202a:	4a18      	ldr	r2, [pc, #96]	; (800208c <I2S3_Init+0x6c>)
 800202c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800202e:	4b16      	ldr	r3, [pc, #88]	; (8002088 <I2S3_Init+0x68>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	69da      	ldr	r2, [r3, #28]
 8002034:	4b14      	ldr	r3, [pc, #80]	; (8002088 <I2S3_Init+0x68>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800203c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800203e:	4a12      	ldr	r2, [pc, #72]	; (8002088 <I2S3_Init+0x68>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002044:	4b10      	ldr	r3, [pc, #64]	; (8002088 <I2S3_Init+0x68>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <I2S3_Init+0x68>)
 800204c:	2200      	movs	r2, #0
 800204e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002050:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <I2S3_Init+0x68>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <I2S3_Init+0x68>)
 8002058:	f44f 7200 	mov.w	r2, #512	; 0x200
 800205c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800205e:	4b0a      	ldr	r3, [pc, #40]	; (8002088 <I2S3_Init+0x68>)
 8002060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002064:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <I2S3_Init+0x68>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800206c:	4806      	ldr	r0, [pc, #24]	; (8002088 <I2S3_Init+0x68>)
 800206e:	f002 f821 	bl	80040b4 <HAL_I2S_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e000      	b.n	800207e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800207c:	2300      	movs	r3, #0
  }
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000f64 	.word	0x20000f64
 800208c:	40003c00 	.word	0x40003c00

08002090 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002098:	f000 f804 	bl	80020a4 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80020b6:	bf00      	nop
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a07      	ldr	r2, [pc, #28]	; (80020ec <HAL_I2S_ErrorCallback+0x2c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d101      	bne.n	80020d6 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80020d2:	f7ff ff9d 	bl	8002010 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a05      	ldr	r2, [pc, #20]	; (80020f0 <HAL_I2S_ErrorCallback+0x30>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80020e0:	f7ff ffe7 	bl	80020b2 <BSP_AUDIO_IN_Error_Callback>
  }
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40003c00 	.word	0x40003c00
 80020f0:	40003800 	.word	0x40003800

080020f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020f8:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <HAL_Init+0x40>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0d      	ldr	r2, [pc, #52]	; (8002134 <HAL_Init+0x40>)
 80020fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002102:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <HAL_Init+0x40>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <HAL_Init+0x40>)
 800210a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800210e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <HAL_Init+0x40>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a07      	ldr	r2, [pc, #28]	; (8002134 <HAL_Init+0x40>)
 8002116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800211a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800211c:	2003      	movs	r0, #3
 800211e:	f000 f8fc 	bl	800231a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002122:	2000      	movs	r0, #0
 8002124:	f7fe fed4 	bl	8000ed0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002128:	f7fe feaa 	bl	8000e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40023c00 	.word	0x40023c00

08002138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_IncTick+0x20>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <HAL_IncTick+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a04      	ldr	r2, [pc, #16]	; (800215c <HAL_IncTick+0x24>)
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	20000040 	.word	0x20000040
 800215c:	20000ff4 	.word	0x20000ff4

08002160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b03      	ldr	r3, [pc, #12]	; (8002174 <HAL_GetTick+0x14>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20000ff4 	.word	0x20000ff4

08002178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002180:	f7ff ffee 	bl	8002160 <HAL_GetTick>
 8002184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002190:	d005      	beq.n	800219e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002192:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <HAL_Delay+0x44>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800219e:	bf00      	nop
 80021a0:	f7ff ffde 	bl	8002160 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d8f7      	bhi.n	80021a0 <HAL_Delay+0x28>
  {
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000040 	.word	0x20000040

080021c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021dc:	4013      	ands	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021f2:	4a04      	ldr	r2, [pc, #16]	; (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	60d3      	str	r3, [r2, #12]
}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <__NVIC_GetPriorityGrouping+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 0307 	and.w	r3, r3, #7
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db0b      	blt.n	800224e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	f003 021f 	and.w	r2, r3, #31
 800223c:	4907      	ldr	r1, [pc, #28]	; (800225c <__NVIC_EnableIRQ+0x38>)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	2001      	movs	r0, #1
 8002246:	fa00 f202 	lsl.w	r2, r0, r2
 800224a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000e100 	.word	0xe000e100

08002260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	2b00      	cmp	r3, #0
 8002272:	db0a      	blt.n	800228a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	490c      	ldr	r1, [pc, #48]	; (80022ac <__NVIC_SetPriority+0x4c>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	0112      	lsls	r2, r2, #4
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	440b      	add	r3, r1
 8002284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002288:	e00a      	b.n	80022a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4908      	ldr	r1, [pc, #32]	; (80022b0 <__NVIC_SetPriority+0x50>)
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	f003 030f 	and.w	r3, r3, #15
 8002296:	3b04      	subs	r3, #4
 8002298:	0112      	lsls	r2, r2, #4
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	440b      	add	r3, r1
 800229e:	761a      	strb	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000e100 	.word	0xe000e100
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	f1c3 0307 	rsb	r3, r3, #7
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	bf28      	it	cs
 80022d2:	2304      	movcs	r3, #4
 80022d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3304      	adds	r3, #4
 80022da:	2b06      	cmp	r3, #6
 80022dc:	d902      	bls.n	80022e4 <NVIC_EncodePriority+0x30>
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3b03      	subs	r3, #3
 80022e2:	e000      	b.n	80022e6 <NVIC_EncodePriority+0x32>
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43da      	mvns	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	401a      	ands	r2, r3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	43d9      	mvns	r1, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	4313      	orrs	r3, r2
         );
}
 800230e:	4618      	mov	r0, r3
 8002310:	3724      	adds	r7, #36	; 0x24
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ff4c 	bl	80021c0 <__NVIC_SetPriorityGrouping>
}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002342:	f7ff ff61 	bl	8002208 <__NVIC_GetPriorityGrouping>
 8002346:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	68b9      	ldr	r1, [r7, #8]
 800234c:	6978      	ldr	r0, [r7, #20]
 800234e:	f7ff ffb1 	bl	80022b4 <NVIC_EncodePriority>
 8002352:	4602      	mov	r2, r0
 8002354:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff ff80 	bl	8002260 <__NVIC_SetPriority>
}
 8002360:	bf00      	nop
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff ff54 	bl	8002224 <__NVIC_EnableIRQ>
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff fee6 	bl	8002160 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e099      	b.n	80024d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2202      	movs	r2, #2
 80023a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0201 	bic.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023c0:	e00f      	b.n	80023e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023c2:	f7ff fecd 	bl	8002160 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b05      	cmp	r3, #5
 80023ce:	d908      	bls.n	80023e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2220      	movs	r2, #32
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2203      	movs	r2, #3
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e078      	b.n	80024d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e8      	bne.n	80023c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <HAL_DMA_Init+0x158>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800240e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800241a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002426:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4313      	orrs	r3, r2
 8002432:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	2b04      	cmp	r3, #4
 800243a:	d107      	bne.n	800244c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	4313      	orrs	r3, r2
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f023 0307 	bic.w	r3, r3, #7
 8002462:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	4313      	orrs	r3, r2
 800246c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	2b04      	cmp	r3, #4
 8002474:	d117      	bne.n	80024a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	4313      	orrs	r3, r2
 800247e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00e      	beq.n	80024a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f000 facd 	bl	8002a28 <DMA_CheckFifoParam>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d008      	beq.n	80024a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2240      	movs	r2, #64	; 0x40
 8002498:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024a2:	2301      	movs	r3, #1
 80024a4:	e016      	b.n	80024d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 fa84 	bl	80029bc <DMA_CalcBaseAndBitshift>
 80024b4:	4603      	mov	r3, r0
 80024b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024bc:	223f      	movs	r2, #63	; 0x3f
 80024be:	409a      	lsls	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3718      	adds	r7, #24
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	f010803f 	.word	0xf010803f

080024e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e050      	b.n	8002594 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d101      	bne.n	8002502 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80024fe:	2302      	movs	r3, #2
 8002500:	e048      	b.n	8002594 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f022 0201 	bic.w	r2, r2, #1
 8002510:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2200      	movs	r2, #0
 8002520:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2200      	movs	r2, #0
 8002530:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2221      	movs	r2, #33	; 0x21
 8002540:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fa3a 	bl	80029bc <DMA_CalcBaseAndBitshift>
 8002548:	4603      	mov	r3, r0
 800254a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002574:	223f      	movs	r2, #63	; 0x3f
 8002576:	409a      	lsls	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_DMA_Start_IT+0x26>
 80025be:	2302      	movs	r3, #2
 80025c0:	e040      	b.n	8002644 <HAL_DMA_Start_IT+0xa8>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d12f      	bne.n	8002636 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2202      	movs	r2, #2
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68b9      	ldr	r1, [r7, #8]
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f9b8 	bl	8002960 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f4:	223f      	movs	r2, #63	; 0x3f
 80025f6:	409a      	lsls	r2, r3
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0216 	orr.w	r2, r2, #22
 800260a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0208 	orr.w	r2, r2, #8
 8002622:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0201 	orr.w	r2, r2, #1
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	e005      	b.n	8002642 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800263e:	2302      	movs	r3, #2
 8002640:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002642:	7dfb      	ldrb	r3, [r7, #23]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002658:	4b92      	ldr	r3, [pc, #584]	; (80028a4 <HAL_DMA_IRQHandler+0x258>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a92      	ldr	r2, [pc, #584]	; (80028a8 <HAL_DMA_IRQHandler+0x25c>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	0a9b      	lsrs	r3, r3, #10
 8002664:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002676:	2208      	movs	r2, #8
 8002678:	409a      	lsls	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01a      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0204 	bic.w	r2, r2, #4
 800269e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a4:	2208      	movs	r2, #8
 80026a6:	409a      	lsls	r2, r3
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b0:	f043 0201 	orr.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026bc:	2201      	movs	r2, #1
 80026be:	409a      	lsls	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d012      	beq.n	80026ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00b      	beq.n	80026ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026da:	2201      	movs	r2, #1
 80026dc:	409a      	lsls	r2, r3
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e6:	f043 0202 	orr.w	r2, r3, #2
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f2:	2204      	movs	r2, #4
 80026f4:	409a      	lsls	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d012      	beq.n	8002724 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00b      	beq.n	8002724 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002710:	2204      	movs	r2, #4
 8002712:	409a      	lsls	r2, r3
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271c:	f043 0204 	orr.w	r2, r3, #4
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002728:	2210      	movs	r2, #16
 800272a:	409a      	lsls	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4013      	ands	r3, r2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d043      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d03c      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002746:	2210      	movs	r2, #16
 8002748:	409a      	lsls	r2, r3
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d018      	beq.n	800278e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d108      	bne.n	800277c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	2b00      	cmp	r3, #0
 8002770:	d024      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e01f      	b.n	80027bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002780:	2b00      	cmp	r3, #0
 8002782:	d01b      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	4798      	blx	r3
 800278c:	e016      	b.n	80027bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002798:	2b00      	cmp	r3, #0
 800279a:	d107      	bne.n	80027ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0208 	bic.w	r2, r2, #8
 80027aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d003      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c0:	2220      	movs	r2, #32
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 808e 	beq.w	80028ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 8086 	beq.w	80028ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e2:	2220      	movs	r2, #32
 80027e4:	409a      	lsls	r2, r3
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	d136      	bne.n	8002864 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0216 	bic.w	r2, r2, #22
 8002804:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695a      	ldr	r2, [r3, #20]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002814:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	2b00      	cmp	r3, #0
 800281c:	d103      	bne.n	8002826 <HAL_DMA_IRQHandler+0x1da>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0208 	bic.w	r2, r2, #8
 8002834:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800283a:	223f      	movs	r2, #63	; 0x3f
 800283c:	409a      	lsls	r2, r3
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002856:	2b00      	cmp	r3, #0
 8002858:	d07d      	beq.n	8002956 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	4798      	blx	r3
        }
        return;
 8002862:	e078      	b.n	8002956 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d01c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d108      	bne.n	8002892 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002884:	2b00      	cmp	r3, #0
 8002886:	d030      	beq.n	80028ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	4798      	blx	r3
 8002890:	e02b      	b.n	80028ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002896:	2b00      	cmp	r3, #0
 8002898:	d027      	beq.n	80028ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
 80028a2:	e022      	b.n	80028ea <HAL_DMA_IRQHandler+0x29e>
 80028a4:	20000000 	.word	0x20000000
 80028a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10f      	bne.n	80028da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0210 	bic.w	r2, r2, #16
 80028c8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d032      	beq.n	8002958 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d022      	beq.n	8002944 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2205      	movs	r2, #5
 8002902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0201 	bic.w	r2, r2, #1
 8002914:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3301      	adds	r3, #1
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	429a      	cmp	r2, r3
 8002920:	d307      	bcc.n	8002932 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f2      	bne.n	8002916 <HAL_DMA_IRQHandler+0x2ca>
 8002930:	e000      	b.n	8002934 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002932:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002948:	2b00      	cmp	r3, #0
 800294a:	d005      	beq.n	8002958 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4798      	blx	r3
 8002954:	e000      	b.n	8002958 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002956:	bf00      	nop
    }
  }
}
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop

08002960 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
 800296c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800297c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2b40      	cmp	r3, #64	; 0x40
 800298c:	d108      	bne.n	80029a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800299e:	e007      	b.n	80029b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	60da      	str	r2, [r3, #12]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	3b10      	subs	r3, #16
 80029cc:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <DMA_CalcBaseAndBitshift+0x64>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029d6:	4a13      	ldr	r2, [pc, #76]	; (8002a24 <DMA_CalcBaseAndBitshift+0x68>)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d909      	bls.n	80029fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029f2:	f023 0303 	bic.w	r3, r3, #3
 80029f6:	1d1a      	adds	r2, r3, #4
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	659a      	str	r2, [r3, #88]	; 0x58
 80029fc:	e007      	b.n	8002a0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a06:	f023 0303 	bic.w	r3, r3, #3
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	aaaaaaab 	.word	0xaaaaaaab
 8002a24:	08006edc 	.word	0x08006edc

08002a28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d11f      	bne.n	8002a82 <DMA_CheckFifoParam+0x5a>
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d856      	bhi.n	8002af6 <DMA_CheckFifoParam+0xce>
 8002a48:	a201      	add	r2, pc, #4	; (adr r2, 8002a50 <DMA_CheckFifoParam+0x28>)
 8002a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a4e:	bf00      	nop
 8002a50:	08002a61 	.word	0x08002a61
 8002a54:	08002a73 	.word	0x08002a73
 8002a58:	08002a61 	.word	0x08002a61
 8002a5c:	08002af7 	.word	0x08002af7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d046      	beq.n	8002afa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a70:	e043      	b.n	8002afa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a7a:	d140      	bne.n	8002afe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a80:	e03d      	b.n	8002afe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a8a:	d121      	bne.n	8002ad0 <DMA_CheckFifoParam+0xa8>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b03      	cmp	r3, #3
 8002a90:	d837      	bhi.n	8002b02 <DMA_CheckFifoParam+0xda>
 8002a92:	a201      	add	r2, pc, #4	; (adr r2, 8002a98 <DMA_CheckFifoParam+0x70>)
 8002a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a98:	08002aa9 	.word	0x08002aa9
 8002a9c:	08002aaf 	.word	0x08002aaf
 8002aa0:	08002aa9 	.word	0x08002aa9
 8002aa4:	08002ac1 	.word	0x08002ac1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002aac:	e030      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d025      	beq.n	8002b06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002abe:	e022      	b.n	8002b06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ac8:	d11f      	bne.n	8002b0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ace:	e01c      	b.n	8002b0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d903      	bls.n	8002ade <DMA_CheckFifoParam+0xb6>
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d003      	beq.n	8002ae4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002adc:	e018      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae2:	e015      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00e      	beq.n	8002b0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      break;
 8002af4:	e00b      	b.n	8002b0e <DMA_CheckFifoParam+0xe6>
      break;
 8002af6:	bf00      	nop
 8002af8:	e00a      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002afa:	bf00      	nop
 8002afc:	e008      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002afe:	bf00      	nop
 8002b00:	e006      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b02:	bf00      	nop
 8002b04:	e004      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b06:	bf00      	nop
 8002b08:	e002      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b0a:	bf00      	nop
 8002b0c:	e000      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b0e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	; 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	e16b      	b.n	8002e14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	f040 815a 	bne.w	8002e0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d005      	beq.n	8002b72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d130      	bne.n	8002bd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba8:	2201      	movs	r2, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 0201 	and.w	r2, r3, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d017      	beq.n	8002c10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2203      	movs	r2, #3
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d123      	bne.n	8002c64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	08da      	lsrs	r2, r3, #3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3208      	adds	r2, #8
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	69b9      	ldr	r1, [r7, #24]
 8002c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80b4 	beq.w	8002e0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b60      	ldr	r3, [pc, #384]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	4a5f      	ldr	r2, [pc, #380]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb6:	4b5d      	ldr	r3, [pc, #372]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cc2:	4a5b      	ldr	r2, [pc, #364]	; (8002e30 <HAL_GPIO_Init+0x310>)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	089b      	lsrs	r3, r3, #2
 8002cc8:	3302      	adds	r3, #2
 8002cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	220f      	movs	r2, #15
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a52      	ldr	r2, [pc, #328]	; (8002e34 <HAL_GPIO_Init+0x314>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d02b      	beq.n	8002d46 <HAL_GPIO_Init+0x226>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a51      	ldr	r2, [pc, #324]	; (8002e38 <HAL_GPIO_Init+0x318>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d025      	beq.n	8002d42 <HAL_GPIO_Init+0x222>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a50      	ldr	r2, [pc, #320]	; (8002e3c <HAL_GPIO_Init+0x31c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01f      	beq.n	8002d3e <HAL_GPIO_Init+0x21e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a4f      	ldr	r2, [pc, #316]	; (8002e40 <HAL_GPIO_Init+0x320>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d019      	beq.n	8002d3a <HAL_GPIO_Init+0x21a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a4e      	ldr	r2, [pc, #312]	; (8002e44 <HAL_GPIO_Init+0x324>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <HAL_GPIO_Init+0x216>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4d      	ldr	r2, [pc, #308]	; (8002e48 <HAL_GPIO_Init+0x328>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00d      	beq.n	8002d32 <HAL_GPIO_Init+0x212>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4c      	ldr	r2, [pc, #304]	; (8002e4c <HAL_GPIO_Init+0x32c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <HAL_GPIO_Init+0x20e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4b      	ldr	r2, [pc, #300]	; (8002e50 <HAL_GPIO_Init+0x330>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d101      	bne.n	8002d2a <HAL_GPIO_Init+0x20a>
 8002d26:	2307      	movs	r3, #7
 8002d28:	e00e      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2a:	2308      	movs	r3, #8
 8002d2c:	e00c      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2e:	2306      	movs	r3, #6
 8002d30:	e00a      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d32:	2305      	movs	r3, #5
 8002d34:	e008      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d36:	2304      	movs	r3, #4
 8002d38:	e006      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e004      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e002      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d46:	2300      	movs	r3, #0
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	f002 0203 	and.w	r2, r2, #3
 8002d4e:	0092      	lsls	r2, r2, #2
 8002d50:	4093      	lsls	r3, r2
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d58:	4935      	ldr	r1, [pc, #212]	; (8002e30 <HAL_GPIO_Init+0x310>)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d66:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	4013      	ands	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d8a:	4a32      	ldr	r2, [pc, #200]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d90:	4b30      	ldr	r3, [pc, #192]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002db4:	4a27      	ldr	r2, [pc, #156]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dba:	4b26      	ldr	r3, [pc, #152]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dde:	4a1d      	ldr	r2, [pc, #116]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4013      	ands	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e08:	4a12      	ldr	r2, [pc, #72]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3301      	adds	r3, #1
 8002e12:	61fb      	str	r3, [r7, #28]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	2b0f      	cmp	r3, #15
 8002e18:	f67f ae90 	bls.w	8002b3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	3724      	adds	r7, #36	; 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40013800 	.word	0x40013800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40020400 	.word	0x40020400
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40020c00 	.word	0x40020c00
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40021400 	.word	0x40021400
 8002e4c:	40021800 	.word	0x40021800
 8002e50:	40021c00 	.word	0x40021c00
 8002e54:	40013c00 	.word	0x40013c00

08002e58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	e0cd      	b.n	8003010 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e74:	2201      	movs	r2, #1
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4013      	ands	r3, r2
 8002e84:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	f040 80bd 	bne.w	800300a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002e90:	4a65      	ldr	r2, [pc, #404]	; (8003028 <HAL_GPIO_DeInit+0x1d0>)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	089b      	lsrs	r3, r3, #2
 8002e96:	3302      	adds	r3, #2
 8002e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	220f      	movs	r2, #15
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a5d      	ldr	r2, [pc, #372]	; (800302c <HAL_GPIO_DeInit+0x1d4>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d02b      	beq.n	8002f12 <HAL_GPIO_DeInit+0xba>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a5c      	ldr	r2, [pc, #368]	; (8003030 <HAL_GPIO_DeInit+0x1d8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d025      	beq.n	8002f0e <HAL_GPIO_DeInit+0xb6>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a5b      	ldr	r2, [pc, #364]	; (8003034 <HAL_GPIO_DeInit+0x1dc>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01f      	beq.n	8002f0a <HAL_GPIO_DeInit+0xb2>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a5a      	ldr	r2, [pc, #360]	; (8003038 <HAL_GPIO_DeInit+0x1e0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d019      	beq.n	8002f06 <HAL_GPIO_DeInit+0xae>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a59      	ldr	r2, [pc, #356]	; (800303c <HAL_GPIO_DeInit+0x1e4>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d013      	beq.n	8002f02 <HAL_GPIO_DeInit+0xaa>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a58      	ldr	r2, [pc, #352]	; (8003040 <HAL_GPIO_DeInit+0x1e8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d00d      	beq.n	8002efe <HAL_GPIO_DeInit+0xa6>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a57      	ldr	r2, [pc, #348]	; (8003044 <HAL_GPIO_DeInit+0x1ec>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d007      	beq.n	8002efa <HAL_GPIO_DeInit+0xa2>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a56      	ldr	r2, [pc, #344]	; (8003048 <HAL_GPIO_DeInit+0x1f0>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d101      	bne.n	8002ef6 <HAL_GPIO_DeInit+0x9e>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e00e      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002ef6:	2308      	movs	r3, #8
 8002ef8:	e00c      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002efa:	2306      	movs	r3, #6
 8002efc:	e00a      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002efe:	2305      	movs	r3, #5
 8002f00:	e008      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002f02:	2304      	movs	r3, #4
 8002f04:	e006      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002f06:	2303      	movs	r3, #3
 8002f08:	e004      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e002      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e000      	b.n	8002f14 <HAL_GPIO_DeInit+0xbc>
 8002f12:	2300      	movs	r3, #0
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	f002 0203 	and.w	r2, r2, #3
 8002f1a:	0092      	lsls	r2, r2, #2
 8002f1c:	4093      	lsls	r3, r2
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d132      	bne.n	8002f8a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002f24:	4b49      	ldr	r3, [pc, #292]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	4947      	ldr	r1, [pc, #284]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f2e:	4013      	ands	r3, r2
 8002f30:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002f32:	4b46      	ldr	r3, [pc, #280]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	4944      	ldr	r1, [pc, #272]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002f40:	4b42      	ldr	r3, [pc, #264]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	43db      	mvns	r3, r3
 8002f48:	4940      	ldr	r1, [pc, #256]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002f4e:	4b3f      	ldr	r3, [pc, #252]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	493d      	ldr	r1, [pc, #244]	; (800304c <HAL_GPIO_DeInit+0x1f4>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	220f      	movs	r2, #15
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002f6c:	4a2e      	ldr	r2, [pc, #184]	; (8003028 <HAL_GPIO_DeInit+0x1d0>)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	089b      	lsrs	r3, r3, #2
 8002f72:	3302      	adds	r3, #2
 8002f74:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	43da      	mvns	r2, r3
 8002f7c:	482a      	ldr	r0, [pc, #168]	; (8003028 <HAL_GPIO_DeInit+0x1d0>)
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	400a      	ands	r2, r1
 8002f84:	3302      	adds	r3, #2
 8002f86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	2103      	movs	r1, #3
 8002f94:	fa01 f303 	lsl.w	r3, r1, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	08da      	lsrs	r2, r3, #3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3208      	adds	r2, #8
 8002fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	220f      	movs	r2, #15
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	08d2      	lsrs	r2, r2, #3
 8002fc0:	4019      	ands	r1, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	3208      	adds	r2, #8
 8002fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	2103      	movs	r1, #3
 8002fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	401a      	ands	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fec:	43db      	mvns	r3, r3
 8002fee:	401a      	ands	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	2103      	movs	r1, #3
 8002ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	401a      	ands	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	3301      	adds	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b0f      	cmp	r3, #15
 8003014:	f67f af2e 	bls.w	8002e74 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003018:	bf00      	nop
 800301a:	bf00      	nop
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40013800 	.word	0x40013800
 800302c:	40020000 	.word	0x40020000
 8003030:	40020400 	.word	0x40020400
 8003034:	40020800 	.word	0x40020800
 8003038:	40020c00 	.word	0x40020c00
 800303c:	40021000 	.word	0x40021000
 8003040:	40021400 	.word	0x40021400
 8003044:	40021800 	.word	0x40021800
 8003048:	40021c00 	.word	0x40021c00
 800304c:	40013c00 	.word	0x40013c00

08003050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	807b      	strh	r3, [r7, #2]
 800305c:	4613      	mov	r3, r2
 800305e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003060:	787b      	ldrb	r3, [r7, #1]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800306c:	e003      	b.n	8003076 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800306e:	887b      	ldrh	r3, [r7, #2]
 8003070:	041a      	lsls	r2, r3, #16
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	619a      	str	r2, [r3, #24]
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003082:	b480      	push	{r7}
 8003084:	b085      	sub	sp, #20
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	460b      	mov	r3, r1
 800308c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003094:	887a      	ldrh	r2, [r7, #2]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4013      	ands	r3, r2
 800309a:	041a      	lsls	r2, r3, #16
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	43d9      	mvns	r1, r3
 80030a0:	887b      	ldrh	r3, [r7, #2]
 80030a2:	400b      	ands	r3, r1
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	619a      	str	r2, [r3, #24]
}
 80030aa:	bf00      	nop
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
	...

080030b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e12b      	b.n	8003322 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d106      	bne.n	80030e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7fd fbbc 	bl	800085c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2224      	movs	r2, #36	; 0x24
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800310a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800311a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800311c:	f002 f9a2 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 8003120:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	4a81      	ldr	r2, [pc, #516]	; (800332c <HAL_I2C_Init+0x274>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d807      	bhi.n	800313c <HAL_I2C_Init+0x84>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4a80      	ldr	r2, [pc, #512]	; (8003330 <HAL_I2C_Init+0x278>)
 8003130:	4293      	cmp	r3, r2
 8003132:	bf94      	ite	ls
 8003134:	2301      	movls	r3, #1
 8003136:	2300      	movhi	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	e006      	b.n	800314a <HAL_I2C_Init+0x92>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4a7d      	ldr	r2, [pc, #500]	; (8003334 <HAL_I2C_Init+0x27c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	bf94      	ite	ls
 8003144:	2301      	movls	r3, #1
 8003146:	2300      	movhi	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e0e7      	b.n	8003322 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	4a78      	ldr	r2, [pc, #480]	; (8003338 <HAL_I2C_Init+0x280>)
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	0c9b      	lsrs	r3, r3, #18
 800315c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	4a6a      	ldr	r2, [pc, #424]	; (800332c <HAL_I2C_Init+0x274>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d802      	bhi.n	800318c <HAL_I2C_Init+0xd4>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	3301      	adds	r3, #1
 800318a:	e009      	b.n	80031a0 <HAL_I2C_Init+0xe8>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003192:	fb02 f303 	mul.w	r3, r2, r3
 8003196:	4a69      	ldr	r2, [pc, #420]	; (800333c <HAL_I2C_Init+0x284>)
 8003198:	fba2 2303 	umull	r2, r3, r2, r3
 800319c:	099b      	lsrs	r3, r3, #6
 800319e:	3301      	adds	r3, #1
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6812      	ldr	r2, [r2, #0]
 80031a4:	430b      	orrs	r3, r1
 80031a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	495c      	ldr	r1, [pc, #368]	; (800332c <HAL_I2C_Init+0x274>)
 80031bc:	428b      	cmp	r3, r1
 80031be:	d819      	bhi.n	80031f4 <HAL_I2C_Init+0x13c>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e59      	subs	r1, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ce:	1c59      	adds	r1, r3, #1
 80031d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031d4:	400b      	ands	r3, r1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <HAL_I2C_Init+0x138>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1e59      	subs	r1, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80031e8:	3301      	adds	r3, #1
 80031ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ee:	e051      	b.n	8003294 <HAL_I2C_Init+0x1dc>
 80031f0:	2304      	movs	r3, #4
 80031f2:	e04f      	b.n	8003294 <HAL_I2C_Init+0x1dc>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d111      	bne.n	8003220 <HAL_I2C_Init+0x168>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	1e58      	subs	r0, r3, #1
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6859      	ldr	r1, [r3, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	440b      	add	r3, r1
 800320a:	fbb0 f3f3 	udiv	r3, r0, r3
 800320e:	3301      	adds	r3, #1
 8003210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003214:	2b00      	cmp	r3, #0
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	e012      	b.n	8003246 <HAL_I2C_Init+0x18e>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	1e58      	subs	r0, r3, #1
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6859      	ldr	r1, [r3, #4]
 8003228:	460b      	mov	r3, r1
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	0099      	lsls	r1, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	fbb0 f3f3 	udiv	r3, r0, r3
 8003236:	3301      	adds	r3, #1
 8003238:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800323c:	2b00      	cmp	r3, #0
 800323e:	bf0c      	ite	eq
 8003240:	2301      	moveq	r3, #1
 8003242:	2300      	movne	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_I2C_Init+0x196>
 800324a:	2301      	movs	r3, #1
 800324c:	e022      	b.n	8003294 <HAL_I2C_Init+0x1dc>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10e      	bne.n	8003274 <HAL_I2C_Init+0x1bc>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1e58      	subs	r0, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6859      	ldr	r1, [r3, #4]
 800325e:	460b      	mov	r3, r1
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	440b      	add	r3, r1
 8003264:	fbb0 f3f3 	udiv	r3, r0, r3
 8003268:	3301      	adds	r3, #1
 800326a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800326e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003272:	e00f      	b.n	8003294 <HAL_I2C_Init+0x1dc>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	1e58      	subs	r0, r3, #1
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6859      	ldr	r1, [r3, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	0099      	lsls	r1, r3, #2
 8003284:	440b      	add	r3, r1
 8003286:	fbb0 f3f3 	udiv	r3, r0, r3
 800328a:	3301      	adds	r3, #1
 800328c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003290:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	6809      	ldr	r1, [r1, #0]
 8003298:	4313      	orrs	r3, r2
 800329a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69da      	ldr	r2, [r3, #28]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6911      	ldr	r1, [r2, #16]
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	68d2      	ldr	r2, [r2, #12]
 80032ce:	4311      	orrs	r1, r2
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	430b      	orrs	r3, r1
 80032d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2220      	movs	r2, #32
 800330e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	000186a0 	.word	0x000186a0
 8003330:	001e847f 	.word	0x001e847f
 8003334:	003d08ff 	.word	0x003d08ff
 8003338:	431bde83 	.word	0x431bde83
 800333c:	10624dd3 	.word	0x10624dd3

08003340 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e021      	b.n	8003396 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2224      	movs	r2, #36	; 0x24
 8003356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0201 	bic.w	r2, r2, #1
 8003368:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7fd fabe 	bl	80008ec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	4608      	mov	r0, r1
 80033aa:	4611      	mov	r1, r2
 80033ac:	461a      	mov	r2, r3
 80033ae:	4603      	mov	r3, r0
 80033b0:	817b      	strh	r3, [r7, #10]
 80033b2:	460b      	mov	r3, r1
 80033b4:	813b      	strh	r3, [r7, #8]
 80033b6:	4613      	mov	r3, r2
 80033b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ba:	f7fe fed1 	bl	8002160 <HAL_GetTick>
 80033be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b20      	cmp	r3, #32
 80033ca:	f040 80d9 	bne.w	8003580 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	2319      	movs	r3, #25
 80033d4:	2201      	movs	r2, #1
 80033d6:	496d      	ldr	r1, [pc, #436]	; (800358c <HAL_I2C_Mem_Write+0x1ec>)
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fc8d 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
 80033e6:	e0cc      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_I2C_Mem_Write+0x56>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e0c5      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	2b01      	cmp	r3, #1
 800340a:	d007      	beq.n	800341c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800342a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2221      	movs	r2, #33	; 0x21
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2240      	movs	r2, #64	; 0x40
 8003438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a3a      	ldr	r2, [r7, #32]
 8003446:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800344c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4a4d      	ldr	r2, [pc, #308]	; (8003590 <HAL_I2C_Mem_Write+0x1f0>)
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800345e:	88f8      	ldrh	r0, [r7, #6]
 8003460:	893a      	ldrh	r2, [r7, #8]
 8003462:	8979      	ldrh	r1, [r7, #10]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	4603      	mov	r3, r0
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fac4 	bl	80039fc <I2C_RequestMemoryWrite>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d052      	beq.n	8003520 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e081      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fd0e 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00d      	beq.n	80034aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	2b04      	cmp	r3, #4
 8003494:	d107      	bne.n	80034a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e06b      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	781a      	ldrb	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d11b      	bne.n	8003520 <HAL_I2C_Mem_Write+0x180>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d017      	beq.n	8003520 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	781a      	ldrb	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1aa      	bne.n	800347e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 fcfa 	bl	8003f26 <I2C_WaitOnBTFFlagUntilTimeout>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00d      	beq.n	8003554 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	2b04      	cmp	r3, #4
 800353e:	d107      	bne.n	8003550 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e016      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003562:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2220      	movs	r2, #32
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003580:	2302      	movs	r3, #2
  }
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	00100002 	.word	0x00100002
 8003590:	ffff0000 	.word	0xffff0000

08003594 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08c      	sub	sp, #48	; 0x30
 8003598:	af02      	add	r7, sp, #8
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	4608      	mov	r0, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	461a      	mov	r2, r3
 80035a2:	4603      	mov	r3, r0
 80035a4:	817b      	strh	r3, [r7, #10]
 80035a6:	460b      	mov	r3, r1
 80035a8:	813b      	strh	r3, [r7, #8]
 80035aa:	4613      	mov	r3, r2
 80035ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035ae:	f7fe fdd7 	bl	8002160 <HAL_GetTick>
 80035b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b20      	cmp	r3, #32
 80035be:	f040 8208 	bne.w	80039d2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	2319      	movs	r3, #25
 80035c8:	2201      	movs	r2, #1
 80035ca:	497b      	ldr	r1, [pc, #492]	; (80037b8 <HAL_I2C_Mem_Read+0x224>)
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fb93 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80035d8:	2302      	movs	r3, #2
 80035da:	e1fb      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_I2C_Mem_Read+0x56>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e1f4      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d007      	beq.n	8003610 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800361e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2222      	movs	r2, #34	; 0x22
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2240      	movs	r2, #64	; 0x40
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800363a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003640:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4a5b      	ldr	r2, [pc, #364]	; (80037bc <HAL_I2C_Mem_Read+0x228>)
 8003650:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003652:	88f8      	ldrh	r0, [r7, #6]
 8003654:	893a      	ldrh	r2, [r7, #8]
 8003656:	8979      	ldrh	r1, [r7, #10]
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	4603      	mov	r3, r0
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 fa60 	bl	8003b28 <I2C_RequestMemoryRead>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e1b0      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003676:	2b00      	cmp	r3, #0
 8003678:	d113      	bne.n	80036a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800367a:	2300      	movs	r3, #0
 800367c:	623b      	str	r3, [r7, #32]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	623b      	str	r3, [r7, #32]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	623b      	str	r3, [r7, #32]
 800368e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	e184      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d11b      	bne.n	80036e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	695b      	ldr	r3, [r3, #20]
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	e164      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d11b      	bne.n	8003722 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003708:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	61bb      	str	r3, [r7, #24]
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	e144      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003722:	2300      	movs	r3, #0
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003738:	e138      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373e:	2b03      	cmp	r3, #3
 8003740:	f200 80f1 	bhi.w	8003926 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003748:	2b01      	cmp	r3, #1
 800374a:	d123      	bne.n	8003794 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800374c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800374e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 fc29 	bl	8003fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e139      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003788:	b29b      	uxth	r3, r3
 800378a:	3b01      	subs	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003792:	e10b      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003798:	2b02      	cmp	r3, #2
 800379a:	d14e      	bne.n	800383a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a2:	2200      	movs	r2, #0
 80037a4:	4906      	ldr	r1, [pc, #24]	; (80037c0 <HAL_I2C_Mem_Read+0x22c>)
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 faa6 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e10e      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
 80037b6:	bf00      	nop
 80037b8:	00100002 	.word	0x00100002
 80037bc:	ffff0000 	.word	0xffff0000
 80037c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691a      	ldr	r2, [r3, #16]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	1c5a      	adds	r2, r3, #1
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	3b01      	subs	r3, #1
 8003800:	b29a      	uxth	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003838:	e0b8      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800383a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003840:	2200      	movs	r2, #0
 8003842:	4966      	ldr	r1, [pc, #408]	; (80039dc <HAL_I2C_Mem_Read+0x448>)
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 fa57 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0bf      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003862:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691a      	ldr	r2, [r3, #16]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	b2d2      	uxtb	r2, r2
 8003870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389c:	2200      	movs	r2, #0
 800389e:	494f      	ldr	r1, [pc, #316]	; (80039dc <HAL_I2C_Mem_Read+0x448>)
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 fa29 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e091      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	691a      	ldr	r2, [r3, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391a:	b29b      	uxth	r3, r3
 800391c:	3b01      	subs	r3, #1
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003924:	e042      	b.n	80039ac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003928:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 fb3c 	bl	8003fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e04c      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	691a      	ldr	r2, [r3, #16]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	b2d2      	uxtb	r2, r2
 8003946:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	1c5a      	adds	r2, r3, #1
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b04      	cmp	r3, #4
 8003978:	d118      	bne.n	80039ac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f47f aec2 	bne.w	800373a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e000      	b.n	80039d4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80039d2:	2302      	movs	r3, #2
  }
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3728      	adds	r7, #40	; 0x28
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	00010004 	.word	0x00010004

080039e0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ee:	b2db      	uxtb	r3, r3
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b088      	sub	sp, #32
 8003a00:	af02      	add	r7, sp, #8
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	4608      	mov	r0, r1
 8003a06:	4611      	mov	r1, r2
 8003a08:	461a      	mov	r2, r3
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	817b      	strh	r3, [r7, #10]
 8003a0e:	460b      	mov	r3, r1
 8003a10:	813b      	strh	r3, [r7, #8]
 8003a12:	4613      	mov	r3, r2
 8003a14:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f960 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a4c:	d103      	bne.n	8003a56 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e05f      	b.n	8003b1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a5a:	897b      	ldrh	r3, [r7, #10]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6c:	6a3a      	ldr	r2, [r7, #32]
 8003a6e:	492d      	ldr	r1, [pc, #180]	; (8003b24 <I2C_RequestMemoryWrite+0x128>)
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f998 	bl	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e04c      	b.n	8003b1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a80:	2300      	movs	r3, #0
 8003a82:	617b      	str	r3, [r7, #20]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	617b      	str	r3, [r7, #20]
 8003a94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a98:	6a39      	ldr	r1, [r7, #32]
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fa02 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00d      	beq.n	8003ac2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d107      	bne.n	8003abe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e02b      	b.n	8003b1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d105      	bne.n	8003ad4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac8:	893b      	ldrh	r3, [r7, #8]
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	611a      	str	r2, [r3, #16]
 8003ad2:	e021      	b.n	8003b18 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ad4:	893b      	ldrh	r3, [r7, #8]
 8003ad6:	0a1b      	lsrs	r3, r3, #8
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ae4:	6a39      	ldr	r1, [r7, #32]
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f9dc 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00d      	beq.n	8003b0e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	d107      	bne.n	8003b0a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e005      	b.n	8003b1a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b0e:	893b      	ldrh	r3, [r7, #8]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3718      	adds	r7, #24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	00010002 	.word	0x00010002

08003b28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b088      	sub	sp, #32
 8003b2c:	af02      	add	r7, sp, #8
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	4608      	mov	r0, r1
 8003b32:	4611      	mov	r1, r2
 8003b34:	461a      	mov	r2, r3
 8003b36:	4603      	mov	r3, r0
 8003b38:	817b      	strh	r3, [r7, #10]
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	813b      	strh	r3, [r7, #8]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b50:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f8c2 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00d      	beq.n	8003b96 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b88:	d103      	bne.n	8003b92 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e0aa      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b96:	897b      	ldrh	r3, [r7, #10]
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ba4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	6a3a      	ldr	r2, [r7, #32]
 8003baa:	4952      	ldr	r1, [pc, #328]	; (8003cf4 <I2C_RequestMemoryRead+0x1cc>)
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 f8fa 	bl	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e097      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd4:	6a39      	ldr	r1, [r7, #32]
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 f964 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00d      	beq.n	8003bfe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d107      	bne.n	8003bfa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e076      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d105      	bne.n	8003c10 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c04:	893b      	ldrh	r3, [r7, #8]
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	611a      	str	r2, [r3, #16]
 8003c0e:	e021      	b.n	8003c54 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c10:	893b      	ldrh	r3, [r7, #8]
 8003c12:	0a1b      	lsrs	r3, r3, #8
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c20:	6a39      	ldr	r1, [r7, #32]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 f93e 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00d      	beq.n	8003c4a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d107      	bne.n	8003c46 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e050      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c4a:	893b      	ldrh	r3, [r7, #8]
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c56:	6a39      	ldr	r1, [r7, #32]
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 f923 	bl	8003ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00d      	beq.n	8003c80 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d107      	bne.n	8003c7c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c7a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e035      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f000 f82b 	bl	8003cf8 <I2C_WaitOnFlagUntilTimeout>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00d      	beq.n	8003cc4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cb6:	d103      	bne.n	8003cc0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e013      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003cc4:	897b      	ldrh	r3, [r7, #10]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f043 0301 	orr.w	r3, r3, #1
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	6a3a      	ldr	r2, [r7, #32]
 8003cd8:	4906      	ldr	r1, [pc, #24]	; (8003cf4 <I2C_RequestMemoryRead+0x1cc>)
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f863 	bl	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e000      	b.n	8003cec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	00010002 	.word	0x00010002

08003cf8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	4613      	mov	r3, r2
 8003d06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d08:	e025      	b.n	8003d56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d10:	d021      	beq.n	8003d56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d12:	f7fe fa25 	bl	8002160 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d302      	bcc.n	8003d28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d116      	bne.n	8003d56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2220      	movs	r2, #32
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	f043 0220 	orr.w	r2, r3, #32
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e023      	b.n	8003d9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	0c1b      	lsrs	r3, r3, #16
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d10d      	bne.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	43da      	mvns	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	e00c      	b.n	8003d96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	43da      	mvns	r2, r3
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4013      	ands	r3, r2
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	bf0c      	ite	eq
 8003d8e:	2301      	moveq	r3, #1
 8003d90:	2300      	movne	r3, #0
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d0b6      	beq.n	8003d0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b084      	sub	sp, #16
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003db4:	e051      	b.n	8003e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc4:	d123      	bne.n	8003e0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003dde:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	f043 0204 	orr.w	r2, r3, #4
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e046      	b.n	8003e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e14:	d021      	beq.n	8003e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e16:	f7fe f9a3 	bl	8002160 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d116      	bne.n	8003e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f043 0220 	orr.w	r2, r3, #32
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e020      	b.n	8003e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	0c1b      	lsrs	r3, r3, #16
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d10c      	bne.n	8003e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	43da      	mvns	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	bf14      	ite	ne
 8003e76:	2301      	movne	r3, #1
 8003e78:	2300      	moveq	r3, #0
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	e00b      	b.n	8003e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	43da      	mvns	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	bf14      	ite	ne
 8003e90:	2301      	movne	r3, #1
 8003e92:	2300      	moveq	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d18d      	bne.n	8003db6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003eb0:	e02d      	b.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 f8ce 	bl	8004054 <I2C_IsAcknowledgeFailed>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e02d      	b.n	8003f1e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ec8:	d021      	beq.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eca:	f7fe f949 	bl	8002160 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d302      	bcc.n	8003ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d116      	bne.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	f043 0220 	orr.w	r2, r3, #32
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e007      	b.n	8003f1e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f18:	2b80      	cmp	r3, #128	; 0x80
 8003f1a:	d1ca      	bne.n	8003eb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b084      	sub	sp, #16
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	60b9      	str	r1, [r7, #8]
 8003f30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f32:	e02d      	b.n	8003f90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 f88d 	bl	8004054 <I2C_IsAcknowledgeFailed>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e02d      	b.n	8003fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f4a:	d021      	beq.n	8003f90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f4c:	f7fe f908 	bl	8002160 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d302      	bcc.n	8003f62 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d116      	bne.n	8003f90 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7c:	f043 0220 	orr.w	r2, r3, #32
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e007      	b.n	8003fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d1ca      	bne.n	8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fb4:	e042      	b.n	800403c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	f003 0310 	and.w	r3, r3, #16
 8003fc0:	2b10      	cmp	r3, #16
 8003fc2:	d119      	bne.n	8003ff8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0210 	mvn.w	r2, #16
 8003fcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e029      	b.n	800404c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff8:	f7fe f8b2 	bl	8002160 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	429a      	cmp	r2, r3
 8004006:	d302      	bcc.n	800400e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d116      	bne.n	800403c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004028:	f043 0220 	orr.w	r2, r3, #32
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e007      	b.n	800404c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004046:	2b40      	cmp	r3, #64	; 0x40
 8004048:	d1b5      	bne.n	8003fb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800406a:	d11b      	bne.n	80040a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004074:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
	...

080040b4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e128      	b.n	8004318 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d109      	bne.n	80040e6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a90      	ldr	r2, [pc, #576]	; (8004320 <HAL_I2S_Init+0x26c>)
 80040de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7fc fc55 	bl	8000990 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2202      	movs	r2, #2
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6812      	ldr	r2, [r2, #0]
 80040f8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80040fc:	f023 030f 	bic.w	r3, r3, #15
 8004100:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2202      	movs	r2, #2
 8004108:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	2b02      	cmp	r3, #2
 8004110:	d060      	beq.n	80041d4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d102      	bne.n	8004120 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800411a:	2310      	movs	r3, #16
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	e001      	b.n	8004124 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004120:	2320      	movs	r3, #32
 8004122:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2b20      	cmp	r3, #32
 800412a:	d802      	bhi.n	8004132 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004132:	2001      	movs	r0, #1
 8004134:	f001 faea 	bl	800570c <HAL_RCCEx_GetPeriphCLKFreq>
 8004138:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004142:	d125      	bne.n	8004190 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d010      	beq.n	800416e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	fbb2 f2f3 	udiv	r2, r2, r3
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	461a      	mov	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	fbb2 f3f3 	udiv	r3, r2, r3
 8004168:	3305      	adds	r3, #5
 800416a:	613b      	str	r3, [r7, #16]
 800416c:	e01f      	b.n	80041ae <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	00db      	lsls	r3, r3, #3
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	fbb2 f2f3 	udiv	r2, r2, r3
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	461a      	mov	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	fbb2 f3f3 	udiv	r3, r2, r3
 800418a:	3305      	adds	r3, #5
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	e00e      	b.n	80041ae <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	fbb2 f2f3 	udiv	r2, r2, r3
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	461a      	mov	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041aa:	3305      	adds	r3, #5
 80041ac:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	4a5c      	ldr	r2, [pc, #368]	; (8004324 <HAL_I2S_Init+0x270>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	08db      	lsrs	r3, r3, #3
 80041b8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	021b      	lsls	r3, r3, #8
 80041d0:	61bb      	str	r3, [r7, #24]
 80041d2:	e003      	b.n	80041dc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80041d4:	2302      	movs	r3, #2
 80041d6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d902      	bls.n	80041e8 <HAL_I2S_Init+0x134>
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2bff      	cmp	r3, #255	; 0xff
 80041e6:	d907      	bls.n	80041f8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ec:	f043 0210 	orr.w	r2, r3, #16
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e08f      	b.n	8004318 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	ea42 0103 	orr.w	r1, r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	69fa      	ldr	r2, [r7, #28]
 8004208:	430a      	orrs	r2, r1
 800420a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	69db      	ldr	r3, [r3, #28]
 8004212:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004216:	f023 030f 	bic.w	r3, r3, #15
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6851      	ldr	r1, [r2, #4]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6892      	ldr	r2, [r2, #8]
 8004222:	4311      	orrs	r1, r2
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	68d2      	ldr	r2, [r2, #12]
 8004228:	4311      	orrs	r1, r2
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6992      	ldr	r2, [r2, #24]
 800422e:	430a      	orrs	r2, r1
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800423a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d161      	bne.n	8004308 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a38      	ldr	r2, [pc, #224]	; (8004328 <HAL_I2S_Init+0x274>)
 8004248:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a37      	ldr	r2, [pc, #220]	; (800432c <HAL_I2S_Init+0x278>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d101      	bne.n	8004258 <HAL_I2S_Init+0x1a4>
 8004254:	4b36      	ldr	r3, [pc, #216]	; (8004330 <HAL_I2S_Init+0x27c>)
 8004256:	e001      	b.n	800425c <HAL_I2S_Init+0x1a8>
 8004258:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6812      	ldr	r2, [r2, #0]
 8004262:	4932      	ldr	r1, [pc, #200]	; (800432c <HAL_I2S_Init+0x278>)
 8004264:	428a      	cmp	r2, r1
 8004266:	d101      	bne.n	800426c <HAL_I2S_Init+0x1b8>
 8004268:	4a31      	ldr	r2, [pc, #196]	; (8004330 <HAL_I2S_Init+0x27c>)
 800426a:	e001      	b.n	8004270 <HAL_I2S_Init+0x1bc>
 800426c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004270:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004274:	f023 030f 	bic.w	r3, r3, #15
 8004278:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a2b      	ldr	r2, [pc, #172]	; (800432c <HAL_I2S_Init+0x278>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d101      	bne.n	8004288 <HAL_I2S_Init+0x1d4>
 8004284:	4b2a      	ldr	r3, [pc, #168]	; (8004330 <HAL_I2S_Init+0x27c>)
 8004286:	e001      	b.n	800428c <HAL_I2S_Init+0x1d8>
 8004288:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800428c:	2202      	movs	r2, #2
 800428e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a25      	ldr	r2, [pc, #148]	; (800432c <HAL_I2S_Init+0x278>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d101      	bne.n	800429e <HAL_I2S_Init+0x1ea>
 800429a:	4b25      	ldr	r3, [pc, #148]	; (8004330 <HAL_I2S_Init+0x27c>)
 800429c:	e001      	b.n	80042a2 <HAL_I2S_Init+0x1ee>
 800429e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042ae:	d003      	beq.n	80042b8 <HAL_I2S_Init+0x204>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d103      	bne.n	80042c0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80042b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	e001      	b.n	80042c4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80042c0:	2300      	movs	r3, #0
 80042c2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042ce:	4313      	orrs	r3, r2
 80042d0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042d8:	4313      	orrs	r3, r2
 80042da:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80042e2:	4313      	orrs	r3, r2
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	897b      	ldrh	r3, [r7, #10]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80042f0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a0d      	ldr	r2, [pc, #52]	; (800432c <HAL_I2S_Init+0x278>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d101      	bne.n	8004300 <HAL_I2S_Init+0x24c>
 80042fc:	4b0c      	ldr	r3, [pc, #48]	; (8004330 <HAL_I2S_Init+0x27c>)
 80042fe:	e001      	b.n	8004304 <HAL_I2S_Init+0x250>
 8004300:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004304:	897a      	ldrh	r2, [r7, #10]
 8004306:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3720      	adds	r7, #32
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	08004605 	.word	0x08004605
 8004324:	cccccccd 	.word	0xcccccccd
 8004328:	08004719 	.word	0x08004719
 800432c:	40003800 	.word	0x40003800
 8004330:	40003400 	.word	0x40003400

08004334 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	4613      	mov	r3, r2
 8004340:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_I2S_Transmit_DMA+0x1a>
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e08e      	b.n	8004470 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_I2S_Transmit_DMA+0x2e>
 800435e:	2302      	movs	r3, #2
 8004360:	e086      	b.n	8004470 <HAL_I2S_Transmit_DMA+0x13c>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d005      	beq.n	8004382 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800437e:	2302      	movs	r3, #2
 8004380:	e076      	b.n	8004470 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2203      	movs	r2, #3
 8004386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b03      	cmp	r3, #3
 80043a6:	d002      	beq.n	80043ae <HAL_I2S_Transmit_DMA+0x7a>
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d10a      	bne.n	80043c4 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80043ae:	88fb      	ldrh	r3, [r7, #6]
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043c2:	e005      	b.n	80043d0 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	88fa      	ldrh	r2, [r7, #6]
 80043ce:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d4:	4a28      	ldr	r2, [pc, #160]	; (8004478 <HAL_I2S_Transmit_DMA+0x144>)
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043dc:	4a27      	ldr	r2, [pc, #156]	; (800447c <HAL_I2S_Transmit_DMA+0x148>)
 80043de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	4a26      	ldr	r2, [pc, #152]	; (8004480 <HAL_I2S_Transmit_DMA+0x14c>)
 80043e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80043f0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80043f8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004400:	f7fe f8cc 	bl	800259c <HAL_DMA_Start_IT>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00f      	beq.n	800442a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440e:	f043 0208 	orr.w	r2, r3, #8
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e022      	b.n	8004470 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d107      	bne.n	8004448 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	69da      	ldr	r2, [r3, #28]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004446:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d107      	bne.n	8004466 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0202 	orr.w	r2, r2, #2
 8004464:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	080044e3 	.word	0x080044e3
 800447c:	080044a1 	.word	0x080044a1
 8004480:	080044ff 	.word	0x080044ff

08004484 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004492:	b2db      	uxtb	r3, r3
}
 8004494:	4618      	mov	r0, r3
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ac:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69db      	ldr	r3, [r3, #28]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10e      	bne.n	80044d4 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0202 	bic.w	r2, r2, #2
 80044c4:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f7fd fc5d 	bl	8001d94 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80044da:	bf00      	nop
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b084      	sub	sp, #16
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f7fd fc61 	bl	8001db8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80044f6:	bf00      	nop
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f022 0203 	bic.w	r2, r2, #3
 800451a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004534:	f043 0208 	orr.w	r2, r3, #8
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f7fd fdbf 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	881a      	ldrh	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	1c9a      	adds	r2, r3, #2
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10e      	bne.n	800459e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800458e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f7fd fbfb 	bl	8001d94 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800459e:	bf00      	nop
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b082      	sub	sp, #8
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b8:	b292      	uxth	r2, r2
 80045ba:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c0:	1c9a      	adds	r2, r3, #2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10e      	bne.n	80045fc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045ec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fd fd4a 	bl	8002090 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80045fc:	bf00      	nop
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b04      	cmp	r3, #4
 800461e:	d13a      	bne.n	8004696 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b01      	cmp	r3, #1
 8004628:	d109      	bne.n	800463e <I2S_IRQHandler+0x3a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004634:	2b40      	cmp	r3, #64	; 0x40
 8004636:	d102      	bne.n	800463e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff ffb4 	bl	80045a6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004644:	2b40      	cmp	r3, #64	; 0x40
 8004646:	d126      	bne.n	8004696 <I2S_IRQHandler+0x92>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b20      	cmp	r3, #32
 8004654:	d11f      	bne.n	8004696 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004664:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	613b      	str	r3, [r7, #16]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	613b      	str	r3, [r7, #16]
 800467a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004688:	f043 0202 	orr.w	r2, r3, #2
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7fd fd15 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d136      	bne.n	8004710 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d109      	bne.n	80046c0 <I2S_IRQHandler+0xbc>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046b6:	2b80      	cmp	r3, #128	; 0x80
 80046b8:	d102      	bne.n	80046c0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff ff45 	bl	800454a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	d122      	bne.n	8004710 <I2S_IRQHandler+0x10c>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f003 0320 	and.w	r3, r3, #32
 80046d4:	2b20      	cmp	r3, #32
 80046d6:	d11b      	bne.n	8004710 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80046e6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004702:	f043 0204 	orr.w	r2, r3, #4
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fd fcd8 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004710:	bf00      	nop
 8004712:	3718      	adds	r7, #24
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4aa2      	ldr	r2, [pc, #648]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d101      	bne.n	8004736 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004732:	4ba2      	ldr	r3, [pc, #648]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004734:	e001      	b.n	800473a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004736:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a9b      	ldr	r2, [pc, #620]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d101      	bne.n	8004754 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004750:	4b9a      	ldr	r3, [pc, #616]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004752:	e001      	b.n	8004758 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004754:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004764:	d004      	beq.n	8004770 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	f040 8099 	bne.w	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b02      	cmp	r3, #2
 8004778:	d107      	bne.n	800478a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004780:	2b00      	cmp	r3, #0
 8004782:	d002      	beq.n	800478a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 f925 	bl	80049d4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b01      	cmp	r3, #1
 8004792:	d107      	bne.n	80047a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f9c8 	bl	8004b34 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047aa:	2b40      	cmp	r3, #64	; 0x40
 80047ac:	d13a      	bne.n	8004824 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	f003 0320 	and.w	r3, r3, #32
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d035      	beq.n	8004824 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a7e      	ldr	r2, [pc, #504]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d101      	bne.n	80047c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80047c2:	4b7e      	ldr	r3, [pc, #504]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80047c4:	e001      	b.n	80047ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80047c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4979      	ldr	r1, [pc, #484]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80047d2:	428b      	cmp	r3, r1
 80047d4:	d101      	bne.n	80047da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80047d6:	4b79      	ldr	r3, [pc, #484]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80047d8:	e001      	b.n	80047de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80047da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80047e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004816:	f043 0202 	orr.w	r2, r3, #2
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fd fc4e 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f003 0308 	and.w	r3, r3, #8
 800482a:	2b08      	cmp	r3, #8
 800482c:	f040 80be 	bne.w	80049ac <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f003 0320 	and.w	r3, r3, #32
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 80b8 	beq.w	80049ac <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800484a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a59      	ldr	r2, [pc, #356]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d101      	bne.n	800485a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004856:	4b59      	ldr	r3, [pc, #356]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004858:	e001      	b.n	800485e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800485a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4954      	ldr	r1, [pc, #336]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004866:	428b      	cmp	r3, r1
 8004868:	d101      	bne.n	800486e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800486a:	4b54      	ldr	r3, [pc, #336]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800486c:	e001      	b.n	8004872 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800486e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004872:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004876:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004878:	2300      	movs	r3, #0
 800487a:	60bb      	str	r3, [r7, #8]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	60bb      	str	r3, [r7, #8]
 8004884:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	f043 0204 	orr.w	r2, r3, #4
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fd fc10 	bl	80020c0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048a0:	e084      	b.n	80049ac <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d107      	bne.n	80048bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f8be 	bl	8004a38 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d107      	bne.n	80048d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 f8fd 	bl	8004ad0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048dc:	2b40      	cmp	r3, #64	; 0x40
 80048de:	d12f      	bne.n	8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	f003 0320 	and.w	r3, r3, #32
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d02a      	beq.n	8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80048f8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2e      	ldr	r2, [pc, #184]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004904:	4b2d      	ldr	r3, [pc, #180]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004906:	e001      	b.n	800490c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004908:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4929      	ldr	r1, [pc, #164]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004914:	428b      	cmp	r3, r1
 8004916:	d101      	bne.n	800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004918:	4b28      	ldr	r3, [pc, #160]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800491a:	e001      	b.n	8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800491c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004920:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004924:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004932:	f043 0202 	orr.w	r2, r3, #2
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fd fbc0 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b08      	cmp	r3, #8
 8004948:	d131      	bne.n	80049ae <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f003 0320 	and.w	r3, r3, #32
 8004950:	2b00      	cmp	r3, #0
 8004952:	d02c      	beq.n	80049ae <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a17      	ldr	r2, [pc, #92]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d101      	bne.n	8004962 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800495e:	4b17      	ldr	r3, [pc, #92]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004960:	e001      	b.n	8004966 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004962:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4912      	ldr	r1, [pc, #72]	; (80049b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800496e:	428b      	cmp	r3, r1
 8004970:	d101      	bne.n	8004976 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004972:	4b12      	ldr	r3, [pc, #72]	; (80049bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004974:	e001      	b.n	800497a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004976:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800497a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800497e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800498e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499c:	f043 0204 	orr.w	r2, r3, #4
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fd fb8b 	bl	80020c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049aa:	e000      	b.n	80049ae <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80049ac:	bf00      	nop
}
 80049ae:	bf00      	nop
 80049b0:	3720      	adds	r7, #32
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40003800 	.word	0x40003800
 80049bc:	40003400 	.word	0x40003400

080049c0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	1c99      	adds	r1, r3, #2
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	6251      	str	r1, [r2, #36]	; 0x24
 80049e6:	881a      	ldrh	r2, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d113      	bne.n	8004a2e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a14:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff ffc9 	bl	80049c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a2e:	bf00      	nop
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
	...

08004a38 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	1c99      	adds	r1, r3, #2
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6251      	str	r1, [r2, #36]	; 0x24
 8004a4a:	8819      	ldrh	r1, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1d      	ldr	r2, [pc, #116]	; (8004ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d101      	bne.n	8004a5a <I2SEx_TxISR_I2SExt+0x22>
 8004a56:	4b1d      	ldr	r3, [pc, #116]	; (8004acc <I2SEx_TxISR_I2SExt+0x94>)
 8004a58:	e001      	b.n	8004a5e <I2SEx_TxISR_I2SExt+0x26>
 8004a5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a5e:	460a      	mov	r2, r1
 8004a60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d121      	bne.n	8004abe <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a12      	ldr	r2, [pc, #72]	; (8004ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d101      	bne.n	8004a88 <I2SEx_TxISR_I2SExt+0x50>
 8004a84:	4b11      	ldr	r3, [pc, #68]	; (8004acc <I2SEx_TxISR_I2SExt+0x94>)
 8004a86:	e001      	b.n	8004a8c <I2SEx_TxISR_I2SExt+0x54>
 8004a88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	490d      	ldr	r1, [pc, #52]	; (8004ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8004a94:	428b      	cmp	r3, r1
 8004a96:	d101      	bne.n	8004a9c <I2SEx_TxISR_I2SExt+0x64>
 8004a98:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <I2SEx_TxISR_I2SExt+0x94>)
 8004a9a:	e001      	b.n	8004aa0 <I2SEx_TxISR_I2SExt+0x68>
 8004a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004aa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004aa4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d106      	bne.n	8004abe <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff ff81 	bl	80049c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	40003800 	.word	0x40003800
 8004acc:	40003400 	.word	0x40003400

08004ad0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68d8      	ldr	r0, [r3, #12]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae2:	1c99      	adds	r1, r3, #2
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004ae8:	b282      	uxth	r2, r0
 8004aea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d113      	bne.n	8004b2c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b12:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d106      	bne.n	8004b2c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff ff4a 	bl	80049c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b2c:	bf00      	nop
 8004b2e:	3708      	adds	r7, #8
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a20      	ldr	r2, [pc, #128]	; (8004bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d101      	bne.n	8004b4a <I2SEx_RxISR_I2SExt+0x16>
 8004b46:	4b20      	ldr	r3, [pc, #128]	; (8004bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004b48:	e001      	b.n	8004b4e <I2SEx_RxISR_I2SExt+0x1a>
 8004b4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b4e:	68d8      	ldr	r0, [r3, #12]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b54:	1c99      	adds	r1, r3, #2
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004b5a:	b282      	uxth	r2, r0
 8004b5c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d121      	bne.n	8004bba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a12      	ldr	r2, [pc, #72]	; (8004bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d101      	bne.n	8004b84 <I2SEx_RxISR_I2SExt+0x50>
 8004b80:	4b11      	ldr	r3, [pc, #68]	; (8004bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004b82:	e001      	b.n	8004b88 <I2SEx_RxISR_I2SExt+0x54>
 8004b84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	490d      	ldr	r1, [pc, #52]	; (8004bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004b90:	428b      	cmp	r3, r1
 8004b92:	d101      	bne.n	8004b98 <I2SEx_RxISR_I2SExt+0x64>
 8004b94:	4b0c      	ldr	r3, [pc, #48]	; (8004bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004b96:	e001      	b.n	8004b9c <I2SEx_RxISR_I2SExt+0x68>
 8004b98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b9c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ba0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d106      	bne.n	8004bba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff ff03 	bl	80049c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40003800 	.word	0x40003800
 8004bc8:	40003400 	.word	0x40003400

08004bcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e264      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d075      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bea:	4ba3      	ldr	r3, [pc, #652]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 030c 	and.w	r3, r3, #12
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d00c      	beq.n	8004c10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bf6:	4ba0      	ldr	r3, [pc, #640]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bfe:	2b08      	cmp	r3, #8
 8004c00:	d112      	bne.n	8004c28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c02:	4b9d      	ldr	r3, [pc, #628]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c0e:	d10b      	bne.n	8004c28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c10:	4b99      	ldr	r3, [pc, #612]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d05b      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x108>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d157      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e23f      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c30:	d106      	bne.n	8004c40 <HAL_RCC_OscConfig+0x74>
 8004c32:	4b91      	ldr	r3, [pc, #580]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a90      	ldr	r2, [pc, #576]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c3c:	6013      	str	r3, [r2, #0]
 8004c3e:	e01d      	b.n	8004c7c <HAL_RCC_OscConfig+0xb0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c48:	d10c      	bne.n	8004c64 <HAL_RCC_OscConfig+0x98>
 8004c4a:	4b8b      	ldr	r3, [pc, #556]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a8a      	ldr	r2, [pc, #552]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	4b88      	ldr	r3, [pc, #544]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a87      	ldr	r2, [pc, #540]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	e00b      	b.n	8004c7c <HAL_RCC_OscConfig+0xb0>
 8004c64:	4b84      	ldr	r3, [pc, #528]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a83      	ldr	r2, [pc, #524]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	4b81      	ldr	r3, [pc, #516]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a80      	ldr	r2, [pc, #512]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d013      	beq.n	8004cac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c84:	f7fd fa6c 	bl	8002160 <HAL_GetTick>
 8004c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8a:	e008      	b.n	8004c9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c8c:	f7fd fa68 	bl	8002160 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b64      	cmp	r3, #100	; 0x64
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e204      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c9e:	4b76      	ldr	r3, [pc, #472]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d0f0      	beq.n	8004c8c <HAL_RCC_OscConfig+0xc0>
 8004caa:	e014      	b.n	8004cd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cac:	f7fd fa58 	bl	8002160 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cb4:	f7fd fa54 	bl	8002160 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b64      	cmp	r3, #100	; 0x64
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e1f0      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cc6:	4b6c      	ldr	r3, [pc, #432]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0xe8>
 8004cd2:	e000      	b.n	8004cd6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d063      	beq.n	8004daa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ce2:	4b65      	ldr	r3, [pc, #404]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cee:	4b62      	ldr	r3, [pc, #392]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d11c      	bne.n	8004d34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cfa:	4b5f      	ldr	r3, [pc, #380]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d116      	bne.n	8004d34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d06:	4b5c      	ldr	r3, [pc, #368]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d005      	beq.n	8004d1e <HAL_RCC_OscConfig+0x152>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d001      	beq.n	8004d1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e1c4      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d1e:	4b56      	ldr	r3, [pc, #344]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	4952      	ldr	r1, [pc, #328]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d32:	e03a      	b.n	8004daa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d020      	beq.n	8004d7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d3c:	4b4f      	ldr	r3, [pc, #316]	; (8004e7c <HAL_RCC_OscConfig+0x2b0>)
 8004d3e:	2201      	movs	r2, #1
 8004d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d42:	f7fd fa0d 	bl	8002160 <HAL_GetTick>
 8004d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d4a:	f7fd fa09 	bl	8002160 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e1a5      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d5c:	4b46      	ldr	r3, [pc, #280]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d68:	4b43      	ldr	r3, [pc, #268]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4940      	ldr	r1, [pc, #256]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	600b      	str	r3, [r1, #0]
 8004d7c:	e015      	b.n	8004daa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7e:	4b3f      	ldr	r3, [pc, #252]	; (8004e7c <HAL_RCC_OscConfig+0x2b0>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d84:	f7fd f9ec 	bl	8002160 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d8c:	f7fd f9e8 	bl	8002160 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e184      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d9e:	4b36      	ldr	r3, [pc, #216]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d030      	beq.n	8004e18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d016      	beq.n	8004dec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dbe:	4b30      	ldr	r3, [pc, #192]	; (8004e80 <HAL_RCC_OscConfig+0x2b4>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc4:	f7fd f9cc 	bl	8002160 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dcc:	f7fd f9c8 	bl	8002160 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e164      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dde:	4b26      	ldr	r3, [pc, #152]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004de0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x200>
 8004dea:	e015      	b.n	8004e18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dec:	4b24      	ldr	r3, [pc, #144]	; (8004e80 <HAL_RCC_OscConfig+0x2b4>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df2:	f7fd f9b5 	bl	8002160 <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004df8:	e008      	b.n	8004e0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dfa:	f7fd f9b1 	bl	8002160 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d901      	bls.n	8004e0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e14d      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e0c:	4b1a      	ldr	r3, [pc, #104]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1f0      	bne.n	8004dfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 80a0 	beq.w	8004f66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e26:	2300      	movs	r3, #0
 8004e28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e2a:	4b13      	ldr	r3, [pc, #76]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10f      	bne.n	8004e56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60bb      	str	r3, [r7, #8]
 8004e3a:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	4a0e      	ldr	r2, [pc, #56]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e44:	6413      	str	r3, [r2, #64]	; 0x40
 8004e46:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <HAL_RCC_OscConfig+0x2ac>)
 8004e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4e:	60bb      	str	r3, [r7, #8]
 8004e50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e52:	2301      	movs	r3, #1
 8004e54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e56:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <HAL_RCC_OscConfig+0x2b8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d121      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e62:	4b08      	ldr	r3, [pc, #32]	; (8004e84 <HAL_RCC_OscConfig+0x2b8>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a07      	ldr	r2, [pc, #28]	; (8004e84 <HAL_RCC_OscConfig+0x2b8>)
 8004e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e6e:	f7fd f977 	bl	8002160 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e74:	e011      	b.n	8004e9a <HAL_RCC_OscConfig+0x2ce>
 8004e76:	bf00      	nop
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	42470000 	.word	0x42470000
 8004e80:	42470e80 	.word	0x42470e80
 8004e84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e88:	f7fd f96a 	bl	8002160 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e106      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e9a:	4b85      	ldr	r3, [pc, #532]	; (80050b0 <HAL_RCC_OscConfig+0x4e4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d106      	bne.n	8004ebc <HAL_RCC_OscConfig+0x2f0>
 8004eae:	4b81      	ldr	r3, [pc, #516]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb2:	4a80      	ldr	r2, [pc, #512]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004eb4:	f043 0301 	orr.w	r3, r3, #1
 8004eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8004eba:	e01c      	b.n	8004ef6 <HAL_RCC_OscConfig+0x32a>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	2b05      	cmp	r3, #5
 8004ec2:	d10c      	bne.n	8004ede <HAL_RCC_OscConfig+0x312>
 8004ec4:	4b7b      	ldr	r3, [pc, #492]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec8:	4a7a      	ldr	r2, [pc, #488]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004eca:	f043 0304 	orr.w	r3, r3, #4
 8004ece:	6713      	str	r3, [r2, #112]	; 0x70
 8004ed0:	4b78      	ldr	r3, [pc, #480]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed4:	4a77      	ldr	r2, [pc, #476]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ed6:	f043 0301 	orr.w	r3, r3, #1
 8004eda:	6713      	str	r3, [r2, #112]	; 0x70
 8004edc:	e00b      	b.n	8004ef6 <HAL_RCC_OscConfig+0x32a>
 8004ede:	4b75      	ldr	r3, [pc, #468]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee2:	4a74      	ldr	r2, [pc, #464]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	6713      	str	r3, [r2, #112]	; 0x70
 8004eea:	4b72      	ldr	r3, [pc, #456]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eee:	4a71      	ldr	r2, [pc, #452]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ef0:	f023 0304 	bic.w	r3, r3, #4
 8004ef4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d015      	beq.n	8004f2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efe:	f7fd f92f 	bl	8002160 <HAL_GetTick>
 8004f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f04:	e00a      	b.n	8004f1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f06:	f7fd f92b 	bl	8002160 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e0c5      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f1c:	4b65      	ldr	r3, [pc, #404]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0ee      	beq.n	8004f06 <HAL_RCC_OscConfig+0x33a>
 8004f28:	e014      	b.n	8004f54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2a:	f7fd f919 	bl	8002160 <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f30:	e00a      	b.n	8004f48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f32:	f7fd f915 	bl	8002160 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e0af      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f48:	4b5a      	ldr	r3, [pc, #360]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1ee      	bne.n	8004f32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d105      	bne.n	8004f66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f5a:	4b56      	ldr	r3, [pc, #344]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	4a55      	ldr	r2, [pc, #340]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004f60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 809b 	beq.w	80050a6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f70:	4b50      	ldr	r3, [pc, #320]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f003 030c 	and.w	r3, r3, #12
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d05c      	beq.n	8005036 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d141      	bne.n	8005008 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f84:	4b4c      	ldr	r3, [pc, #304]	; (80050b8 <HAL_RCC_OscConfig+0x4ec>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8a:	f7fd f8e9 	bl	8002160 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f92:	f7fd f8e5 	bl	8002160 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e081      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fa4:	4b43      	ldr	r3, [pc, #268]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f0      	bne.n	8004f92 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	69da      	ldr	r2, [r3, #28]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	019b      	lsls	r3, r3, #6
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc6:	085b      	lsrs	r3, r3, #1
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	041b      	lsls	r3, r3, #16
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd2:	061b      	lsls	r3, r3, #24
 8004fd4:	4937      	ldr	r1, [pc, #220]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fda:	4b37      	ldr	r3, [pc, #220]	; (80050b8 <HAL_RCC_OscConfig+0x4ec>)
 8004fdc:	2201      	movs	r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7fd f8be 	bl	8002160 <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fe8:	f7fd f8ba 	bl	8002160 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e056      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ffa:	4b2e      	ldr	r3, [pc, #184]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x41c>
 8005006:	e04e      	b.n	80050a6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005008:	4b2b      	ldr	r3, [pc, #172]	; (80050b8 <HAL_RCC_OscConfig+0x4ec>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500e:	f7fd f8a7 	bl	8002160 <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005014:	e008      	b.n	8005028 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005016:	f7fd f8a3 	bl	8002160 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e03f      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005028:	4b22      	ldr	r3, [pc, #136]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1f0      	bne.n	8005016 <HAL_RCC_OscConfig+0x44a>
 8005034:	e037      	b.n	80050a6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e032      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005042:	4b1c      	ldr	r3, [pc, #112]	; (80050b4 <HAL_RCC_OscConfig+0x4e8>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d028      	beq.n	80050a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800505a:	429a      	cmp	r2, r3
 800505c:	d121      	bne.n	80050a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d11a      	bne.n	80050a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005072:	4013      	ands	r3, r2
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005078:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800507a:	4293      	cmp	r3, r2
 800507c:	d111      	bne.n	80050a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005088:	085b      	lsrs	r3, r3, #1
 800508a:	3b01      	subs	r3, #1
 800508c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800508e:	429a      	cmp	r2, r3
 8005090:	d107      	bne.n	80050a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800509c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800509e:	429a      	cmp	r2, r3
 80050a0:	d001      	beq.n	80050a6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e000      	b.n	80050a8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3718      	adds	r7, #24
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40007000 	.word	0x40007000
 80050b4:	40023800 	.word	0x40023800
 80050b8:	42470060 	.word	0x42470060

080050bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d101      	bne.n	80050d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e0cc      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050d0:	4b68      	ldr	r3, [pc, #416]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d90c      	bls.n	80050f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050de:	4b65      	ldr	r3, [pc, #404]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	b2d2      	uxtb	r2, r2
 80050e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e6:	4b63      	ldr	r3, [pc, #396]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d001      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e0b8      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d020      	beq.n	8005146 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0304 	and.w	r3, r3, #4
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005110:	4b59      	ldr	r3, [pc, #356]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	4a58      	ldr	r2, [pc, #352]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800511a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0308 	and.w	r3, r3, #8
 8005124:	2b00      	cmp	r3, #0
 8005126:	d005      	beq.n	8005134 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005128:	4b53      	ldr	r3, [pc, #332]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	4a52      	ldr	r2, [pc, #328]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800512e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005132:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005134:	4b50      	ldr	r3, [pc, #320]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	494d      	ldr	r1, [pc, #308]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005142:	4313      	orrs	r3, r2
 8005144:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d044      	beq.n	80051dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d107      	bne.n	800516a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515a:	4b47      	ldr	r3, [pc, #284]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d119      	bne.n	800519a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e07f      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d003      	beq.n	800517a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005176:	2b03      	cmp	r3, #3
 8005178:	d107      	bne.n	800518a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800517a:	4b3f      	ldr	r3, [pc, #252]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d109      	bne.n	800519a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e06f      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800518a:	4b3b      	ldr	r3, [pc, #236]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e067      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800519a:	4b37      	ldr	r3, [pc, #220]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f023 0203 	bic.w	r2, r3, #3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	4934      	ldr	r1, [pc, #208]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051ac:	f7fc ffd8 	bl	8002160 <HAL_GetTick>
 80051b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051b2:	e00a      	b.n	80051ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051b4:	f7fc ffd4 	bl	8002160 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e04f      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ca:	4b2b      	ldr	r3, [pc, #172]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f003 020c 	and.w	r2, r3, #12
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	429a      	cmp	r2, r3
 80051da:	d1eb      	bne.n	80051b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051dc:	4b25      	ldr	r3, [pc, #148]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0307 	and.w	r3, r3, #7
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d20c      	bcs.n	8005204 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ea:	4b22      	ldr	r3, [pc, #136]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051f2:	4b20      	ldr	r3, [pc, #128]	; (8005274 <HAL_RCC_ClockConfig+0x1b8>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d001      	beq.n	8005204 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e032      	b.n	800526a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	2b00      	cmp	r3, #0
 800520e:	d008      	beq.n	8005222 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005210:	4b19      	ldr	r3, [pc, #100]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	4916      	ldr	r1, [pc, #88]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	4313      	orrs	r3, r2
 8005220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d009      	beq.n	8005242 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800522e:	4b12      	ldr	r3, [pc, #72]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	490e      	ldr	r1, [pc, #56]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800523e:	4313      	orrs	r3, r2
 8005240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005242:	f000 f821 	bl	8005288 <HAL_RCC_GetSysClockFreq>
 8005246:	4602      	mov	r2, r0
 8005248:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <HAL_RCC_ClockConfig+0x1bc>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	091b      	lsrs	r3, r3, #4
 800524e:	f003 030f 	and.w	r3, r3, #15
 8005252:	490a      	ldr	r1, [pc, #40]	; (800527c <HAL_RCC_ClockConfig+0x1c0>)
 8005254:	5ccb      	ldrb	r3, [r1, r3]
 8005256:	fa22 f303 	lsr.w	r3, r2, r3
 800525a:	4a09      	ldr	r2, [pc, #36]	; (8005280 <HAL_RCC_ClockConfig+0x1c4>)
 800525c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800525e:	4b09      	ldr	r3, [pc, #36]	; (8005284 <HAL_RCC_ClockConfig+0x1c8>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4618      	mov	r0, r3
 8005264:	f7fb fe34 	bl	8000ed0 <HAL_InitTick>

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	40023c00 	.word	0x40023c00
 8005278:	40023800 	.word	0x40023800
 800527c:	08006e64 	.word	0x08006e64
 8005280:	20000000 	.word	0x20000000
 8005284:	2000003c 	.word	0x2000003c

08005288 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005288:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800528c:	b084      	sub	sp, #16
 800528e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	607b      	str	r3, [r7, #4]
 8005294:	2300      	movs	r3, #0
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	2300      	movs	r3, #0
 800529a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800529c:	2300      	movs	r3, #0
 800529e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052a0:	4b67      	ldr	r3, [pc, #412]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 030c 	and.w	r3, r3, #12
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d00d      	beq.n	80052c8 <HAL_RCC_GetSysClockFreq+0x40>
 80052ac:	2b08      	cmp	r3, #8
 80052ae:	f200 80bd 	bhi.w	800542c <HAL_RCC_GetSysClockFreq+0x1a4>
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_RCC_GetSysClockFreq+0x34>
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d003      	beq.n	80052c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80052ba:	e0b7      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052bc:	4b61      	ldr	r3, [pc, #388]	; (8005444 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80052be:	60bb      	str	r3, [r7, #8]
       break;
 80052c0:	e0b7      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052c2:	4b61      	ldr	r3, [pc, #388]	; (8005448 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80052c4:	60bb      	str	r3, [r7, #8]
      break;
 80052c6:	e0b4      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052c8:	4b5d      	ldr	r3, [pc, #372]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052d2:	4b5b      	ldr	r3, [pc, #364]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d04d      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052de:	4b58      	ldr	r3, [pc, #352]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	099b      	lsrs	r3, r3, #6
 80052e4:	461a      	mov	r2, r3
 80052e6:	f04f 0300 	mov.w	r3, #0
 80052ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052ee:	f04f 0100 	mov.w	r1, #0
 80052f2:	ea02 0800 	and.w	r8, r2, r0
 80052f6:	ea03 0901 	and.w	r9, r3, r1
 80052fa:	4640      	mov	r0, r8
 80052fc:	4649      	mov	r1, r9
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	014b      	lsls	r3, r1, #5
 8005308:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800530c:	0142      	lsls	r2, r0, #5
 800530e:	4610      	mov	r0, r2
 8005310:	4619      	mov	r1, r3
 8005312:	ebb0 0008 	subs.w	r0, r0, r8
 8005316:	eb61 0109 	sbc.w	r1, r1, r9
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	018b      	lsls	r3, r1, #6
 8005324:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005328:	0182      	lsls	r2, r0, #6
 800532a:	1a12      	subs	r2, r2, r0
 800532c:	eb63 0301 	sbc.w	r3, r3, r1
 8005330:	f04f 0000 	mov.w	r0, #0
 8005334:	f04f 0100 	mov.w	r1, #0
 8005338:	00d9      	lsls	r1, r3, #3
 800533a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800533e:	00d0      	lsls	r0, r2, #3
 8005340:	4602      	mov	r2, r0
 8005342:	460b      	mov	r3, r1
 8005344:	eb12 0208 	adds.w	r2, r2, r8
 8005348:	eb43 0309 	adc.w	r3, r3, r9
 800534c:	f04f 0000 	mov.w	r0, #0
 8005350:	f04f 0100 	mov.w	r1, #0
 8005354:	0259      	lsls	r1, r3, #9
 8005356:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800535a:	0250      	lsls	r0, r2, #9
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4610      	mov	r0, r2
 8005362:	4619      	mov	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	461a      	mov	r2, r3
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	f7fa ff80 	bl	8000270 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	e04a      	b.n	8005410 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800537a:	4b31      	ldr	r3, [pc, #196]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	099b      	lsrs	r3, r3, #6
 8005380:	461a      	mov	r2, r3
 8005382:	f04f 0300 	mov.w	r3, #0
 8005386:	f240 10ff 	movw	r0, #511	; 0x1ff
 800538a:	f04f 0100 	mov.w	r1, #0
 800538e:	ea02 0400 	and.w	r4, r2, r0
 8005392:	ea03 0501 	and.w	r5, r3, r1
 8005396:	4620      	mov	r0, r4
 8005398:	4629      	mov	r1, r5
 800539a:	f04f 0200 	mov.w	r2, #0
 800539e:	f04f 0300 	mov.w	r3, #0
 80053a2:	014b      	lsls	r3, r1, #5
 80053a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80053a8:	0142      	lsls	r2, r0, #5
 80053aa:	4610      	mov	r0, r2
 80053ac:	4619      	mov	r1, r3
 80053ae:	1b00      	subs	r0, r0, r4
 80053b0:	eb61 0105 	sbc.w	r1, r1, r5
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	018b      	lsls	r3, r1, #6
 80053be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80053c2:	0182      	lsls	r2, r0, #6
 80053c4:	1a12      	subs	r2, r2, r0
 80053c6:	eb63 0301 	sbc.w	r3, r3, r1
 80053ca:	f04f 0000 	mov.w	r0, #0
 80053ce:	f04f 0100 	mov.w	r1, #0
 80053d2:	00d9      	lsls	r1, r3, #3
 80053d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053d8:	00d0      	lsls	r0, r2, #3
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	1912      	adds	r2, r2, r4
 80053e0:	eb45 0303 	adc.w	r3, r5, r3
 80053e4:	f04f 0000 	mov.w	r0, #0
 80053e8:	f04f 0100 	mov.w	r1, #0
 80053ec:	0299      	lsls	r1, r3, #10
 80053ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80053f2:	0290      	lsls	r0, r2, #10
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4610      	mov	r0, r2
 80053fa:	4619      	mov	r1, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	461a      	mov	r2, r3
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	f7fa ff34 	bl	8000270 <__aeabi_uldivmod>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4613      	mov	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005410:	4b0b      	ldr	r3, [pc, #44]	; (8005440 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	0c1b      	lsrs	r3, r3, #16
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	3301      	adds	r3, #1
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	fbb2 f3f3 	udiv	r3, r2, r3
 8005428:	60bb      	str	r3, [r7, #8]
      break;
 800542a:	e002      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b05      	ldr	r3, [pc, #20]	; (8005444 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800542e:	60bb      	str	r3, [r7, #8]
      break;
 8005430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005432:	68bb      	ldr	r3, [r7, #8]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800543e:	bf00      	nop
 8005440:	40023800 	.word	0x40023800
 8005444:	00f42400 	.word	0x00f42400
 8005448:	007a1200 	.word	0x007a1200

0800544c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005450:	4b03      	ldr	r3, [pc, #12]	; (8005460 <HAL_RCC_GetHCLKFreq+0x14>)
 8005452:	681b      	ldr	r3, [r3, #0]
}
 8005454:	4618      	mov	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	20000000 	.word	0x20000000

08005464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005468:	f7ff fff0 	bl	800544c <HAL_RCC_GetHCLKFreq>
 800546c:	4602      	mov	r2, r0
 800546e:	4b05      	ldr	r3, [pc, #20]	; (8005484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	0a9b      	lsrs	r3, r3, #10
 8005474:	f003 0307 	and.w	r3, r3, #7
 8005478:	4903      	ldr	r1, [pc, #12]	; (8005488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800547a:	5ccb      	ldrb	r3, [r1, r3]
 800547c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005480:	4618      	mov	r0, r3
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40023800 	.word	0x40023800
 8005488:	08006e74 	.word	0x08006e74

0800548c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	220f      	movs	r2, #15
 800549a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800549c:	4b12      	ldr	r3, [pc, #72]	; (80054e8 <HAL_RCC_GetClockConfig+0x5c>)
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f003 0203 	and.w	r2, r3, #3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80054a8:	4b0f      	ldr	r3, [pc, #60]	; (80054e8 <HAL_RCC_GetClockConfig+0x5c>)
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80054b4:	4b0c      	ldr	r3, [pc, #48]	; (80054e8 <HAL_RCC_GetClockConfig+0x5c>)
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80054c0:	4b09      	ldr	r3, [pc, #36]	; (80054e8 <HAL_RCC_GetClockConfig+0x5c>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	08db      	lsrs	r3, r3, #3
 80054c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80054ce:	4b07      	ldr	r3, [pc, #28]	; (80054ec <HAL_RCC_GetClockConfig+0x60>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0207 	and.w	r2, r3, #7
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	601a      	str	r2, [r3, #0]
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40023800 	.word	0x40023800
 80054ec:	40023c00 	.word	0x40023c00

080054f0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d105      	bne.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005514:	2b00      	cmp	r3, #0
 8005516:	d035      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005518:	4b62      	ldr	r3, [pc, #392]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800551e:	f7fc fe1f 	bl	8002160 <HAL_GetTick>
 8005522:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005524:	e008      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005526:	f7fc fe1b 	bl	8002160 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d901      	bls.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e0b0      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005538:	4b5b      	ldr	r3, [pc, #364]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1f0      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	019a      	lsls	r2, r3, #6
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	071b      	lsls	r3, r3, #28
 8005550:	4955      	ldr	r1, [pc, #340]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005558:	4b52      	ldr	r3, [pc, #328]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800555e:	f7fc fdff 	bl	8002160 <HAL_GetTick>
 8005562:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005564:	e008      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005566:	f7fc fdfb 	bl	8002160 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d901      	bls.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e090      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005578:	4b4b      	ldr	r3, [pc, #300]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0f0      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 8083 	beq.w	8005698 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005592:	2300      	movs	r3, #0
 8005594:	60fb      	str	r3, [r7, #12]
 8005596:	4b44      	ldr	r3, [pc, #272]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	4a43      	ldr	r2, [pc, #268]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800559c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055a0:	6413      	str	r3, [r2, #64]	; 0x40
 80055a2:	4b41      	ldr	r3, [pc, #260]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055aa:	60fb      	str	r3, [r7, #12]
 80055ac:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80055ae:	4b3f      	ldr	r3, [pc, #252]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a3e      	ldr	r2, [pc, #248]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055b8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80055ba:	f7fc fdd1 	bl	8002160 <HAL_GetTick>
 80055be:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80055c0:	e008      	b.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80055c2:	f7fc fdcd 	bl	8002160 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e062      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80055d4:	4b35      	ldr	r3, [pc, #212]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0f0      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055e0:	4b31      	ldr	r3, [pc, #196]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055e8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d02f      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d028      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055fe:	4b2a      	ldr	r3, [pc, #168]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005606:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005608:	4b29      	ldr	r3, [pc, #164]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800560a:	2201      	movs	r2, #1
 800560c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800560e:	4b28      	ldr	r3, [pc, #160]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005610:	2200      	movs	r2, #0
 8005612:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005614:	4a24      	ldr	r2, [pc, #144]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800561a:	4b23      	ldr	r3, [pc, #140]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800561c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b01      	cmp	r3, #1
 8005624:	d114      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005626:	f7fc fd9b 	bl	8002160 <HAL_GetTick>
 800562a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800562c:	e00a      	b.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800562e:	f7fc fd97 	bl	8002160 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	f241 3288 	movw	r2, #5000	; 0x1388
 800563c:	4293      	cmp	r3, r2
 800563e:	d901      	bls.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e02a      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005644:	4b18      	ldr	r3, [pc, #96]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0ee      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005658:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800565c:	d10d      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800565e:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800566e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005672:	490d      	ldr	r1, [pc, #52]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005674:	4313      	orrs	r3, r2
 8005676:	608b      	str	r3, [r1, #8]
 8005678:	e005      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800567a:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	4a0a      	ldr	r2, [pc, #40]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005680:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005684:	6093      	str	r3, [r2, #8]
 8005686:	4b08      	ldr	r3, [pc, #32]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005688:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005692:	4905      	ldr	r1, [pc, #20]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005694:	4313      	orrs	r3, r2
 8005696:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	42470068 	.word	0x42470068
 80056a8:	40023800 	.word	0x40023800
 80056ac:	40007000 	.word	0x40007000
 80056b0:	42470e40 	.word	0x42470e40

080056b4 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2203      	movs	r2, #3
 80056c0:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80056c2:	4b11      	ldr	r3, [pc, #68]	; (8005708 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80056c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056c8:	099b      	lsrs	r3, r3, #6
 80056ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80056d2:	4b0d      	ldr	r3, [pc, #52]	; (8005708 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80056d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056d8:	0f1b      	lsrs	r3, r3, #28
 80056da:	f003 0207 	and.w	r2, r3, #7
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80056e2:	4b09      	ldr	r3, [pc, #36]	; (8005708 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80056ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80056ec:	4b06      	ldr	r3, [pc, #24]	; (8005708 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80056ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80056fc:	bf00      	nop
 80056fe:	3714      	adds	r7, #20
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	40023800 	.word	0x40023800

0800570c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d13e      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800572a:	4b23      	ldr	r3, [pc, #140]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d005      	beq.n	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d12f      	bne.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005740:	4b1e      	ldr	r3, [pc, #120]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005742:	617b      	str	r3, [r7, #20]
          break;
 8005744:	e02f      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005746:	4b1c      	ldr	r3, [pc, #112]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005752:	d108      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005754:	4b18      	ldr	r3, [pc, #96]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800575c:	4a18      	ldr	r2, [pc, #96]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800575e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	e007      	b.n	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005766:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800576e:	4a15      	ldr	r2, [pc, #84]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005770:	fbb2 f3f3 	udiv	r3, r2, r3
 8005774:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005776:	4b10      	ldr	r3, [pc, #64]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005778:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800577c:	099b      	lsrs	r3, r3, #6
 800577e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	fb02 f303 	mul.w	r3, r2, r3
 8005788:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800578a:	4b0b      	ldr	r3, [pc, #44]	; (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800578c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005790:	0f1b      	lsrs	r3, r3, #28
 8005792:	f003 0307 	and.w	r3, r3, #7
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	fbb2 f3f3 	udiv	r3, r2, r3
 800579c:	617b      	str	r3, [r7, #20]
          break;
 800579e:	e002      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
          break;
 80057a4:	bf00      	nop
        }
      }
      break;
 80057a6:	bf00      	nop
    }
  }
  return frequency;
 80057a8:	697b      	ldr	r3, [r7, #20]
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	371c      	adds	r7, #28
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	40023800 	.word	0x40023800
 80057bc:	00bb8000 	.word	0x00bb8000
 80057c0:	007a1200 	.word	0x007a1200
 80057c4:	00f42400 	.word	0x00f42400

080057c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e041      	b.n	800585e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d106      	bne.n	80057f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f839 	bl	8005866 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3304      	adds	r3, #4
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f000 f9d8 	bl	8005bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
	...

0800587c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b01      	cmp	r3, #1
 800588e:	d001      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e04e      	b.n	8005932 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a23      	ldr	r2, [pc, #140]	; (8005940 <HAL_TIM_Base_Start_IT+0xc4>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d022      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058be:	d01d      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a1f      	ldr	r2, [pc, #124]	; (8005944 <HAL_TIM_Base_Start_IT+0xc8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d018      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a1e      	ldr	r2, [pc, #120]	; (8005948 <HAL_TIM_Base_Start_IT+0xcc>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d013      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a1c      	ldr	r2, [pc, #112]	; (800594c <HAL_TIM_Base_Start_IT+0xd0>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d00e      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a1b      	ldr	r2, [pc, #108]	; (8005950 <HAL_TIM_Base_Start_IT+0xd4>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d009      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a19      	ldr	r2, [pc, #100]	; (8005954 <HAL_TIM_Base_Start_IT+0xd8>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d004      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x80>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a18      	ldr	r2, [pc, #96]	; (8005958 <HAL_TIM_Base_Start_IT+0xdc>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d111      	bne.n	8005920 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 0307 	and.w	r3, r3, #7
 8005906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b06      	cmp	r3, #6
 800590c:	d010      	beq.n	8005930 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f042 0201 	orr.w	r2, r2, #1
 800591c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800591e:	e007      	b.n	8005930 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	40010000 	.word	0x40010000
 8005944:	40000400 	.word	0x40000400
 8005948:	40000800 	.word	0x40000800
 800594c:	40000c00 	.word	0x40000c00
 8005950:	40010400 	.word	0x40010400
 8005954:	40014000 	.word	0x40014000
 8005958:	40001800 	.word	0x40001800

0800595c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b02      	cmp	r3, #2
 8005970:	d122      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d11b      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f06f 0202 	mvn.w	r2, #2
 8005988:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	f003 0303 	and.w	r3, r3, #3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f8ee 	bl	8005b80 <HAL_TIM_IC_CaptureCallback>
 80059a4:	e005      	b.n	80059b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f8e0 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8f1 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0304 	and.w	r3, r3, #4
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d122      	bne.n	8005a0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d11b      	bne.n	8005a0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0204 	mvn.w	r2, #4
 80059dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2202      	movs	r2, #2
 80059e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f8c4 	bl	8005b80 <HAL_TIM_IC_CaptureCallback>
 80059f8:	e005      	b.n	8005a06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f8b6 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f8c7 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	f003 0308 	and.w	r3, r3, #8
 8005a16:	2b08      	cmp	r3, #8
 8005a18:	d122      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d11b      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f06f 0208 	mvn.w	r2, #8
 8005a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2204      	movs	r2, #4
 8005a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f003 0303 	and.w	r3, r3, #3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d003      	beq.n	8005a4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f89a 	bl	8005b80 <HAL_TIM_IC_CaptureCallback>
 8005a4c:	e005      	b.n	8005a5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f88c 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f89d 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	f003 0310 	and.w	r3, r3, #16
 8005a6a:	2b10      	cmp	r3, #16
 8005a6c:	d122      	bne.n	8005ab4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b10      	cmp	r3, #16
 8005a7a:	d11b      	bne.n	8005ab4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f06f 0210 	mvn.w	r2, #16
 8005a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f870 	bl	8005b80 <HAL_TIM_IC_CaptureCallback>
 8005aa0:	e005      	b.n	8005aae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f862 	bl	8005b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f873 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d10e      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d107      	bne.n	8005ae0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f06f 0201 	mvn.w	r2, #1
 8005ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7fb f9b8 	bl	8000e50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aea:	2b80      	cmp	r3, #128	; 0x80
 8005aec:	d10e      	bne.n	8005b0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af8:	2b80      	cmp	r3, #128	; 0x80
 8005afa:	d107      	bne.n	8005b0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 f902 	bl	8005d10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b16:	2b40      	cmp	r3, #64	; 0x40
 8005b18:	d10e      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b24:	2b40      	cmp	r3, #64	; 0x40
 8005b26:	d107      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f838 	bl	8005ba8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b20      	cmp	r3, #32
 8005b44:	d10e      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d107      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0220 	mvn.w	r2, #32
 8005b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f8cc 	bl	8005cfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b64:	bf00      	nop
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a40      	ldr	r2, [pc, #256]	; (8005cd0 <TIM_Base_SetConfig+0x114>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d013      	beq.n	8005bfc <TIM_Base_SetConfig+0x40>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bda:	d00f      	beq.n	8005bfc <TIM_Base_SetConfig+0x40>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a3d      	ldr	r2, [pc, #244]	; (8005cd4 <TIM_Base_SetConfig+0x118>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <TIM_Base_SetConfig+0x40>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a3c      	ldr	r2, [pc, #240]	; (8005cd8 <TIM_Base_SetConfig+0x11c>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d007      	beq.n	8005bfc <TIM_Base_SetConfig+0x40>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a3b      	ldr	r2, [pc, #236]	; (8005cdc <TIM_Base_SetConfig+0x120>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d003      	beq.n	8005bfc <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a3a      	ldr	r2, [pc, #232]	; (8005ce0 <TIM_Base_SetConfig+0x124>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d108      	bne.n	8005c0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a2f      	ldr	r2, [pc, #188]	; (8005cd0 <TIM_Base_SetConfig+0x114>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d02b      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c1c:	d027      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a2c      	ldr	r2, [pc, #176]	; (8005cd4 <TIM_Base_SetConfig+0x118>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d023      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a2b      	ldr	r2, [pc, #172]	; (8005cd8 <TIM_Base_SetConfig+0x11c>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d01f      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a2a      	ldr	r2, [pc, #168]	; (8005cdc <TIM_Base_SetConfig+0x120>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d01b      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a29      	ldr	r2, [pc, #164]	; (8005ce0 <TIM_Base_SetConfig+0x124>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d017      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a28      	ldr	r2, [pc, #160]	; (8005ce4 <TIM_Base_SetConfig+0x128>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d013      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a27      	ldr	r2, [pc, #156]	; (8005ce8 <TIM_Base_SetConfig+0x12c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d00f      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a26      	ldr	r2, [pc, #152]	; (8005cec <TIM_Base_SetConfig+0x130>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d00b      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a25      	ldr	r2, [pc, #148]	; (8005cf0 <TIM_Base_SetConfig+0x134>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d007      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a24      	ldr	r2, [pc, #144]	; (8005cf4 <TIM_Base_SetConfig+0x138>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a23      	ldr	r2, [pc, #140]	; (8005cf8 <TIM_Base_SetConfig+0x13c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d108      	bne.n	8005c80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a0a      	ldr	r2, [pc, #40]	; (8005cd0 <TIM_Base_SetConfig+0x114>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d003      	beq.n	8005cb4 <TIM_Base_SetConfig+0xf8>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a0c      	ldr	r2, [pc, #48]	; (8005ce0 <TIM_Base_SetConfig+0x124>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d103      	bne.n	8005cbc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	691a      	ldr	r2, [r3, #16]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	615a      	str	r2, [r3, #20]
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	40010000 	.word	0x40010000
 8005cd4:	40000400 	.word	0x40000400
 8005cd8:	40000800 	.word	0x40000800
 8005cdc:	40000c00 	.word	0x40000c00
 8005ce0:	40010400 	.word	0x40010400
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800
 8005cf0:	40001800 	.word	0x40001800
 8005cf4:	40001c00 	.word	0x40001c00
 8005cf8:	40002000 	.word	0x40002000

08005cfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <__errno>:
 8005d24:	4b01      	ldr	r3, [pc, #4]	; (8005d2c <__errno+0x8>)
 8005d26:	6818      	ldr	r0, [r3, #0]
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	20000044 	.word	0x20000044

08005d30 <__libc_init_array>:
 8005d30:	b570      	push	{r4, r5, r6, lr}
 8005d32:	4d0d      	ldr	r5, [pc, #52]	; (8005d68 <__libc_init_array+0x38>)
 8005d34:	4c0d      	ldr	r4, [pc, #52]	; (8005d6c <__libc_init_array+0x3c>)
 8005d36:	1b64      	subs	r4, r4, r5
 8005d38:	10a4      	asrs	r4, r4, #2
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	42a6      	cmp	r6, r4
 8005d3e:	d109      	bne.n	8005d54 <__libc_init_array+0x24>
 8005d40:	4d0b      	ldr	r5, [pc, #44]	; (8005d70 <__libc_init_array+0x40>)
 8005d42:	4c0c      	ldr	r4, [pc, #48]	; (8005d74 <__libc_init_array+0x44>)
 8005d44:	f001 f882 	bl	8006e4c <_init>
 8005d48:	1b64      	subs	r4, r4, r5
 8005d4a:	10a4      	asrs	r4, r4, #2
 8005d4c:	2600      	movs	r6, #0
 8005d4e:	42a6      	cmp	r6, r4
 8005d50:	d105      	bne.n	8005d5e <__libc_init_array+0x2e>
 8005d52:	bd70      	pop	{r4, r5, r6, pc}
 8005d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d58:	4798      	blx	r3
 8005d5a:	3601      	adds	r6, #1
 8005d5c:	e7ee      	b.n	8005d3c <__libc_init_array+0xc>
 8005d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d62:	4798      	blx	r3
 8005d64:	3601      	adds	r6, #1
 8005d66:	e7f2      	b.n	8005d4e <__libc_init_array+0x1e>
 8005d68:	08007038 	.word	0x08007038
 8005d6c:	08007038 	.word	0x08007038
 8005d70:	08007038 	.word	0x08007038
 8005d74:	0800703c 	.word	0x0800703c

08005d78 <malloc>:
 8005d78:	4b02      	ldr	r3, [pc, #8]	; (8005d84 <malloc+0xc>)
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	f000 b85b 	b.w	8005e38 <_malloc_r>
 8005d82:	bf00      	nop
 8005d84:	20000044 	.word	0x20000044

08005d88 <memset>:
 8005d88:	4402      	add	r2, r0
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d100      	bne.n	8005d92 <memset+0xa>
 8005d90:	4770      	bx	lr
 8005d92:	f803 1b01 	strb.w	r1, [r3], #1
 8005d96:	e7f9      	b.n	8005d8c <memset+0x4>

08005d98 <_free_r>:
 8005d98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d9a:	2900      	cmp	r1, #0
 8005d9c:	d048      	beq.n	8005e30 <_free_r+0x98>
 8005d9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005da2:	9001      	str	r0, [sp, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f1a1 0404 	sub.w	r4, r1, #4
 8005daa:	bfb8      	it	lt
 8005dac:	18e4      	addlt	r4, r4, r3
 8005dae:	f000 f977 	bl	80060a0 <__malloc_lock>
 8005db2:	4a20      	ldr	r2, [pc, #128]	; (8005e34 <_free_r+0x9c>)
 8005db4:	9801      	ldr	r0, [sp, #4]
 8005db6:	6813      	ldr	r3, [r2, #0]
 8005db8:	4615      	mov	r5, r2
 8005dba:	b933      	cbnz	r3, 8005dca <_free_r+0x32>
 8005dbc:	6063      	str	r3, [r4, #4]
 8005dbe:	6014      	str	r4, [r2, #0]
 8005dc0:	b003      	add	sp, #12
 8005dc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005dc6:	f000 b971 	b.w	80060ac <__malloc_unlock>
 8005dca:	42a3      	cmp	r3, r4
 8005dcc:	d90b      	bls.n	8005de6 <_free_r+0x4e>
 8005dce:	6821      	ldr	r1, [r4, #0]
 8005dd0:	1862      	adds	r2, r4, r1
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	bf04      	itt	eq
 8005dd6:	681a      	ldreq	r2, [r3, #0]
 8005dd8:	685b      	ldreq	r3, [r3, #4]
 8005dda:	6063      	str	r3, [r4, #4]
 8005ddc:	bf04      	itt	eq
 8005dde:	1852      	addeq	r2, r2, r1
 8005de0:	6022      	streq	r2, [r4, #0]
 8005de2:	602c      	str	r4, [r5, #0]
 8005de4:	e7ec      	b.n	8005dc0 <_free_r+0x28>
 8005de6:	461a      	mov	r2, r3
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	b10b      	cbz	r3, 8005df0 <_free_r+0x58>
 8005dec:	42a3      	cmp	r3, r4
 8005dee:	d9fa      	bls.n	8005de6 <_free_r+0x4e>
 8005df0:	6811      	ldr	r1, [r2, #0]
 8005df2:	1855      	adds	r5, r2, r1
 8005df4:	42a5      	cmp	r5, r4
 8005df6:	d10b      	bne.n	8005e10 <_free_r+0x78>
 8005df8:	6824      	ldr	r4, [r4, #0]
 8005dfa:	4421      	add	r1, r4
 8005dfc:	1854      	adds	r4, r2, r1
 8005dfe:	42a3      	cmp	r3, r4
 8005e00:	6011      	str	r1, [r2, #0]
 8005e02:	d1dd      	bne.n	8005dc0 <_free_r+0x28>
 8005e04:	681c      	ldr	r4, [r3, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	6053      	str	r3, [r2, #4]
 8005e0a:	4421      	add	r1, r4
 8005e0c:	6011      	str	r1, [r2, #0]
 8005e0e:	e7d7      	b.n	8005dc0 <_free_r+0x28>
 8005e10:	d902      	bls.n	8005e18 <_free_r+0x80>
 8005e12:	230c      	movs	r3, #12
 8005e14:	6003      	str	r3, [r0, #0]
 8005e16:	e7d3      	b.n	8005dc0 <_free_r+0x28>
 8005e18:	6825      	ldr	r5, [r4, #0]
 8005e1a:	1961      	adds	r1, r4, r5
 8005e1c:	428b      	cmp	r3, r1
 8005e1e:	bf04      	itt	eq
 8005e20:	6819      	ldreq	r1, [r3, #0]
 8005e22:	685b      	ldreq	r3, [r3, #4]
 8005e24:	6063      	str	r3, [r4, #4]
 8005e26:	bf04      	itt	eq
 8005e28:	1949      	addeq	r1, r1, r5
 8005e2a:	6021      	streq	r1, [r4, #0]
 8005e2c:	6054      	str	r4, [r2, #4]
 8005e2e:	e7c7      	b.n	8005dc0 <_free_r+0x28>
 8005e30:	b003      	add	sp, #12
 8005e32:	bd30      	pop	{r4, r5, pc}
 8005e34:	20000d74 	.word	0x20000d74

08005e38 <_malloc_r>:
 8005e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3a:	1ccd      	adds	r5, r1, #3
 8005e3c:	f025 0503 	bic.w	r5, r5, #3
 8005e40:	3508      	adds	r5, #8
 8005e42:	2d0c      	cmp	r5, #12
 8005e44:	bf38      	it	cc
 8005e46:	250c      	movcc	r5, #12
 8005e48:	2d00      	cmp	r5, #0
 8005e4a:	4606      	mov	r6, r0
 8005e4c:	db01      	blt.n	8005e52 <_malloc_r+0x1a>
 8005e4e:	42a9      	cmp	r1, r5
 8005e50:	d903      	bls.n	8005e5a <_malloc_r+0x22>
 8005e52:	230c      	movs	r3, #12
 8005e54:	6033      	str	r3, [r6, #0]
 8005e56:	2000      	movs	r0, #0
 8005e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e5a:	f000 f921 	bl	80060a0 <__malloc_lock>
 8005e5e:	4921      	ldr	r1, [pc, #132]	; (8005ee4 <_malloc_r+0xac>)
 8005e60:	680a      	ldr	r2, [r1, #0]
 8005e62:	4614      	mov	r4, r2
 8005e64:	b99c      	cbnz	r4, 8005e8e <_malloc_r+0x56>
 8005e66:	4f20      	ldr	r7, [pc, #128]	; (8005ee8 <_malloc_r+0xb0>)
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	b923      	cbnz	r3, 8005e76 <_malloc_r+0x3e>
 8005e6c:	4621      	mov	r1, r4
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f000 f8aa 	bl	8005fc8 <_sbrk_r>
 8005e74:	6038      	str	r0, [r7, #0]
 8005e76:	4629      	mov	r1, r5
 8005e78:	4630      	mov	r0, r6
 8005e7a:	f000 f8a5 	bl	8005fc8 <_sbrk_r>
 8005e7e:	1c43      	adds	r3, r0, #1
 8005e80:	d123      	bne.n	8005eca <_malloc_r+0x92>
 8005e82:	230c      	movs	r3, #12
 8005e84:	6033      	str	r3, [r6, #0]
 8005e86:	4630      	mov	r0, r6
 8005e88:	f000 f910 	bl	80060ac <__malloc_unlock>
 8005e8c:	e7e3      	b.n	8005e56 <_malloc_r+0x1e>
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	1b5b      	subs	r3, r3, r5
 8005e92:	d417      	bmi.n	8005ec4 <_malloc_r+0x8c>
 8005e94:	2b0b      	cmp	r3, #11
 8005e96:	d903      	bls.n	8005ea0 <_malloc_r+0x68>
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	441c      	add	r4, r3
 8005e9c:	6025      	str	r5, [r4, #0]
 8005e9e:	e004      	b.n	8005eaa <_malloc_r+0x72>
 8005ea0:	6863      	ldr	r3, [r4, #4]
 8005ea2:	42a2      	cmp	r2, r4
 8005ea4:	bf0c      	ite	eq
 8005ea6:	600b      	streq	r3, [r1, #0]
 8005ea8:	6053      	strne	r3, [r2, #4]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f000 f8fe 	bl	80060ac <__malloc_unlock>
 8005eb0:	f104 000b 	add.w	r0, r4, #11
 8005eb4:	1d23      	adds	r3, r4, #4
 8005eb6:	f020 0007 	bic.w	r0, r0, #7
 8005eba:	1ac2      	subs	r2, r0, r3
 8005ebc:	d0cc      	beq.n	8005e58 <_malloc_r+0x20>
 8005ebe:	1a1b      	subs	r3, r3, r0
 8005ec0:	50a3      	str	r3, [r4, r2]
 8005ec2:	e7c9      	b.n	8005e58 <_malloc_r+0x20>
 8005ec4:	4622      	mov	r2, r4
 8005ec6:	6864      	ldr	r4, [r4, #4]
 8005ec8:	e7cc      	b.n	8005e64 <_malloc_r+0x2c>
 8005eca:	1cc4      	adds	r4, r0, #3
 8005ecc:	f024 0403 	bic.w	r4, r4, #3
 8005ed0:	42a0      	cmp	r0, r4
 8005ed2:	d0e3      	beq.n	8005e9c <_malloc_r+0x64>
 8005ed4:	1a21      	subs	r1, r4, r0
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	f000 f876 	bl	8005fc8 <_sbrk_r>
 8005edc:	3001      	adds	r0, #1
 8005ede:	d1dd      	bne.n	8005e9c <_malloc_r+0x64>
 8005ee0:	e7cf      	b.n	8005e82 <_malloc_r+0x4a>
 8005ee2:	bf00      	nop
 8005ee4:	20000d74 	.word	0x20000d74
 8005ee8:	20000d78 	.word	0x20000d78

08005eec <srand>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4b10      	ldr	r3, [pc, #64]	; (8005f30 <srand+0x44>)
 8005ef0:	681d      	ldr	r5, [r3, #0]
 8005ef2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	b9b3      	cbnz	r3, 8005f26 <srand+0x3a>
 8005ef8:	2018      	movs	r0, #24
 8005efa:	f7ff ff3d 	bl	8005d78 <malloc>
 8005efe:	4602      	mov	r2, r0
 8005f00:	63a8      	str	r0, [r5, #56]	; 0x38
 8005f02:	b920      	cbnz	r0, 8005f0e <srand+0x22>
 8005f04:	4b0b      	ldr	r3, [pc, #44]	; (8005f34 <srand+0x48>)
 8005f06:	480c      	ldr	r0, [pc, #48]	; (8005f38 <srand+0x4c>)
 8005f08:	2142      	movs	r1, #66	; 0x42
 8005f0a:	f000 f887 	bl	800601c <__assert_func>
 8005f0e:	490b      	ldr	r1, [pc, #44]	; (8005f3c <srand+0x50>)
 8005f10:	4b0b      	ldr	r3, [pc, #44]	; (8005f40 <srand+0x54>)
 8005f12:	e9c0 1300 	strd	r1, r3, [r0]
 8005f16:	4b0b      	ldr	r3, [pc, #44]	; (8005f44 <srand+0x58>)
 8005f18:	6083      	str	r3, [r0, #8]
 8005f1a:	230b      	movs	r3, #11
 8005f1c:	8183      	strh	r3, [r0, #12]
 8005f1e:	2100      	movs	r1, #0
 8005f20:	2001      	movs	r0, #1
 8005f22:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005f26:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005f28:	2200      	movs	r2, #0
 8005f2a:	611c      	str	r4, [r3, #16]
 8005f2c:	615a      	str	r2, [r3, #20]
 8005f2e:	bd38      	pop	{r3, r4, r5, pc}
 8005f30:	20000044 	.word	0x20000044
 8005f34:	08006ee8 	.word	0x08006ee8
 8005f38:	08006eff 	.word	0x08006eff
 8005f3c:	abcd330e 	.word	0xabcd330e
 8005f40:	e66d1234 	.word	0xe66d1234
 8005f44:	0005deec 	.word	0x0005deec

08005f48 <rand>:
 8005f48:	4b17      	ldr	r3, [pc, #92]	; (8005fa8 <rand+0x60>)
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	681c      	ldr	r4, [r3, #0]
 8005f4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005f50:	b9b3      	cbnz	r3, 8005f80 <rand+0x38>
 8005f52:	2018      	movs	r0, #24
 8005f54:	f7ff ff10 	bl	8005d78 <malloc>
 8005f58:	63a0      	str	r0, [r4, #56]	; 0x38
 8005f5a:	b928      	cbnz	r0, 8005f68 <rand+0x20>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	4b13      	ldr	r3, [pc, #76]	; (8005fac <rand+0x64>)
 8005f60:	4813      	ldr	r0, [pc, #76]	; (8005fb0 <rand+0x68>)
 8005f62:	214e      	movs	r1, #78	; 0x4e
 8005f64:	f000 f85a 	bl	800601c <__assert_func>
 8005f68:	4a12      	ldr	r2, [pc, #72]	; (8005fb4 <rand+0x6c>)
 8005f6a:	4b13      	ldr	r3, [pc, #76]	; (8005fb8 <rand+0x70>)
 8005f6c:	e9c0 2300 	strd	r2, r3, [r0]
 8005f70:	4b12      	ldr	r3, [pc, #72]	; (8005fbc <rand+0x74>)
 8005f72:	6083      	str	r3, [r0, #8]
 8005f74:	230b      	movs	r3, #11
 8005f76:	8183      	strh	r3, [r0, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005f80:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005f82:	480f      	ldr	r0, [pc, #60]	; (8005fc0 <rand+0x78>)
 8005f84:	690a      	ldr	r2, [r1, #16]
 8005f86:	694b      	ldr	r3, [r1, #20]
 8005f88:	4c0e      	ldr	r4, [pc, #56]	; (8005fc4 <rand+0x7c>)
 8005f8a:	4350      	muls	r0, r2
 8005f8c:	fb04 0003 	mla	r0, r4, r3, r0
 8005f90:	fba2 3404 	umull	r3, r4, r2, r4
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	4404      	add	r4, r0
 8005f98:	f144 0000 	adc.w	r0, r4, #0
 8005f9c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8005fa0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005fa4:	bd10      	pop	{r4, pc}
 8005fa6:	bf00      	nop
 8005fa8:	20000044 	.word	0x20000044
 8005fac:	08006ee8 	.word	0x08006ee8
 8005fb0:	08006eff 	.word	0x08006eff
 8005fb4:	abcd330e 	.word	0xabcd330e
 8005fb8:	e66d1234 	.word	0xe66d1234
 8005fbc:	0005deec 	.word	0x0005deec
 8005fc0:	5851f42d 	.word	0x5851f42d
 8005fc4:	4c957f2d 	.word	0x4c957f2d

08005fc8 <_sbrk_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4d06      	ldr	r5, [pc, #24]	; (8005fe4 <_sbrk_r+0x1c>)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	602b      	str	r3, [r5, #0]
 8005fd4:	f7fb f8a6 	bl	8001124 <_sbrk>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_sbrk_r+0x1a>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_sbrk_r+0x1a>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20000ff8 	.word	0x20000ff8

08005fe8 <time>:
 8005fe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fea:	4b0b      	ldr	r3, [pc, #44]	; (8006018 <time+0x30>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	4669      	mov	r1, sp
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	f000 f842 	bl	800607c <_gettimeofday_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	bfbe      	ittt	lt
 8005ffc:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 8006000:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006004:	e9cd 2300 	strdlt	r2, r3, [sp]
 8006008:	e9dd 0100 	ldrd	r0, r1, [sp]
 800600c:	b10c      	cbz	r4, 8006012 <time+0x2a>
 800600e:	e9c4 0100 	strd	r0, r1, [r4]
 8006012:	b004      	add	sp, #16
 8006014:	bd10      	pop	{r4, pc}
 8006016:	bf00      	nop
 8006018:	20000044 	.word	0x20000044

0800601c <__assert_func>:
 800601c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800601e:	4614      	mov	r4, r2
 8006020:	461a      	mov	r2, r3
 8006022:	4b09      	ldr	r3, [pc, #36]	; (8006048 <__assert_func+0x2c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4605      	mov	r5, r0
 8006028:	68d8      	ldr	r0, [r3, #12]
 800602a:	b14c      	cbz	r4, 8006040 <__assert_func+0x24>
 800602c:	4b07      	ldr	r3, [pc, #28]	; (800604c <__assert_func+0x30>)
 800602e:	9100      	str	r1, [sp, #0]
 8006030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006034:	4906      	ldr	r1, [pc, #24]	; (8006050 <__assert_func+0x34>)
 8006036:	462b      	mov	r3, r5
 8006038:	f000 f80e 	bl	8006058 <fiprintf>
 800603c:	f000 fbea 	bl	8006814 <abort>
 8006040:	4b04      	ldr	r3, [pc, #16]	; (8006054 <__assert_func+0x38>)
 8006042:	461c      	mov	r4, r3
 8006044:	e7f3      	b.n	800602e <__assert_func+0x12>
 8006046:	bf00      	nop
 8006048:	20000044 	.word	0x20000044
 800604c:	08006f5e 	.word	0x08006f5e
 8006050:	08006f6b 	.word	0x08006f6b
 8006054:	08006f99 	.word	0x08006f99

08006058 <fiprintf>:
 8006058:	b40e      	push	{r1, r2, r3}
 800605a:	b503      	push	{r0, r1, lr}
 800605c:	4601      	mov	r1, r0
 800605e:	ab03      	add	r3, sp, #12
 8006060:	4805      	ldr	r0, [pc, #20]	; (8006078 <fiprintf+0x20>)
 8006062:	f853 2b04 	ldr.w	r2, [r3], #4
 8006066:	6800      	ldr	r0, [r0, #0]
 8006068:	9301      	str	r3, [sp, #4]
 800606a:	f000 f84f 	bl	800610c <_vfiprintf_r>
 800606e:	b002      	add	sp, #8
 8006070:	f85d eb04 	ldr.w	lr, [sp], #4
 8006074:	b003      	add	sp, #12
 8006076:	4770      	bx	lr
 8006078:	20000044 	.word	0x20000044

0800607c <_gettimeofday_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d07      	ldr	r5, [pc, #28]	; (800609c <_gettimeofday_r+0x20>)
 8006080:	2300      	movs	r3, #0
 8006082:	4604      	mov	r4, r0
 8006084:	4608      	mov	r0, r1
 8006086:	4611      	mov	r1, r2
 8006088:	602b      	str	r3, [r5, #0]
 800608a:	f000 fed7 	bl	8006e3c <_gettimeofday>
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	d102      	bne.n	8006098 <_gettimeofday_r+0x1c>
 8006092:	682b      	ldr	r3, [r5, #0]
 8006094:	b103      	cbz	r3, 8006098 <_gettimeofday_r+0x1c>
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	bf00      	nop
 800609c:	20000ff8 	.word	0x20000ff8

080060a0 <__malloc_lock>:
 80060a0:	4801      	ldr	r0, [pc, #4]	; (80060a8 <__malloc_lock+0x8>)
 80060a2:	f7fb b94c 	b.w	800133e <__retarget_lock_acquire_recursive>
 80060a6:	bf00      	nop
 80060a8:	20000cb8 	.word	0x20000cb8

080060ac <__malloc_unlock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	; (80060b4 <__malloc_unlock+0x8>)
 80060ae:	f7fb b95a 	b.w	8001366 <__retarget_lock_release_recursive>
 80060b2:	bf00      	nop
 80060b4:	20000cb8 	.word	0x20000cb8

080060b8 <__sfputc_r>:
 80060b8:	6893      	ldr	r3, [r2, #8]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	b410      	push	{r4}
 80060c0:	6093      	str	r3, [r2, #8]
 80060c2:	da08      	bge.n	80060d6 <__sfputc_r+0x1e>
 80060c4:	6994      	ldr	r4, [r2, #24]
 80060c6:	42a3      	cmp	r3, r4
 80060c8:	db01      	blt.n	80060ce <__sfputc_r+0x16>
 80060ca:	290a      	cmp	r1, #10
 80060cc:	d103      	bne.n	80060d6 <__sfputc_r+0x1e>
 80060ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060d2:	f000 badf 	b.w	8006694 <__swbuf_r>
 80060d6:	6813      	ldr	r3, [r2, #0]
 80060d8:	1c58      	adds	r0, r3, #1
 80060da:	6010      	str	r0, [r2, #0]
 80060dc:	7019      	strb	r1, [r3, #0]
 80060de:	4608      	mov	r0, r1
 80060e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <__sfputs_r>:
 80060e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e8:	4606      	mov	r6, r0
 80060ea:	460f      	mov	r7, r1
 80060ec:	4614      	mov	r4, r2
 80060ee:	18d5      	adds	r5, r2, r3
 80060f0:	42ac      	cmp	r4, r5
 80060f2:	d101      	bne.n	80060f8 <__sfputs_r+0x12>
 80060f4:	2000      	movs	r0, #0
 80060f6:	e007      	b.n	8006108 <__sfputs_r+0x22>
 80060f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060fc:	463a      	mov	r2, r7
 80060fe:	4630      	mov	r0, r6
 8006100:	f7ff ffda 	bl	80060b8 <__sfputc_r>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d1f3      	bne.n	80060f0 <__sfputs_r+0xa>
 8006108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800610c <_vfiprintf_r>:
 800610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006110:	460d      	mov	r5, r1
 8006112:	b09d      	sub	sp, #116	; 0x74
 8006114:	4614      	mov	r4, r2
 8006116:	4698      	mov	r8, r3
 8006118:	4606      	mov	r6, r0
 800611a:	b118      	cbz	r0, 8006124 <_vfiprintf_r+0x18>
 800611c:	6983      	ldr	r3, [r0, #24]
 800611e:	b90b      	cbnz	r3, 8006124 <_vfiprintf_r+0x18>
 8006120:	f000 fc9a 	bl	8006a58 <__sinit>
 8006124:	4b89      	ldr	r3, [pc, #548]	; (800634c <_vfiprintf_r+0x240>)
 8006126:	429d      	cmp	r5, r3
 8006128:	d11b      	bne.n	8006162 <_vfiprintf_r+0x56>
 800612a:	6875      	ldr	r5, [r6, #4]
 800612c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800612e:	07d9      	lsls	r1, r3, #31
 8006130:	d405      	bmi.n	800613e <_vfiprintf_r+0x32>
 8006132:	89ab      	ldrh	r3, [r5, #12]
 8006134:	059a      	lsls	r2, r3, #22
 8006136:	d402      	bmi.n	800613e <_vfiprintf_r+0x32>
 8006138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800613a:	f7fb f900 	bl	800133e <__retarget_lock_acquire_recursive>
 800613e:	89ab      	ldrh	r3, [r5, #12]
 8006140:	071b      	lsls	r3, r3, #28
 8006142:	d501      	bpl.n	8006148 <_vfiprintf_r+0x3c>
 8006144:	692b      	ldr	r3, [r5, #16]
 8006146:	b9eb      	cbnz	r3, 8006184 <_vfiprintf_r+0x78>
 8006148:	4629      	mov	r1, r5
 800614a:	4630      	mov	r0, r6
 800614c:	f000 faf4 	bl	8006738 <__swsetup_r>
 8006150:	b1c0      	cbz	r0, 8006184 <_vfiprintf_r+0x78>
 8006152:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006154:	07dc      	lsls	r4, r3, #31
 8006156:	d50e      	bpl.n	8006176 <_vfiprintf_r+0x6a>
 8006158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800615c:	b01d      	add	sp, #116	; 0x74
 800615e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006162:	4b7b      	ldr	r3, [pc, #492]	; (8006350 <_vfiprintf_r+0x244>)
 8006164:	429d      	cmp	r5, r3
 8006166:	d101      	bne.n	800616c <_vfiprintf_r+0x60>
 8006168:	68b5      	ldr	r5, [r6, #8]
 800616a:	e7df      	b.n	800612c <_vfiprintf_r+0x20>
 800616c:	4b79      	ldr	r3, [pc, #484]	; (8006354 <_vfiprintf_r+0x248>)
 800616e:	429d      	cmp	r5, r3
 8006170:	bf08      	it	eq
 8006172:	68f5      	ldreq	r5, [r6, #12]
 8006174:	e7da      	b.n	800612c <_vfiprintf_r+0x20>
 8006176:	89ab      	ldrh	r3, [r5, #12]
 8006178:	0598      	lsls	r0, r3, #22
 800617a:	d4ed      	bmi.n	8006158 <_vfiprintf_r+0x4c>
 800617c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800617e:	f7fb f8f2 	bl	8001366 <__retarget_lock_release_recursive>
 8006182:	e7e9      	b.n	8006158 <_vfiprintf_r+0x4c>
 8006184:	2300      	movs	r3, #0
 8006186:	9309      	str	r3, [sp, #36]	; 0x24
 8006188:	2320      	movs	r3, #32
 800618a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800618e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006192:	2330      	movs	r3, #48	; 0x30
 8006194:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006358 <_vfiprintf_r+0x24c>
 8006198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800619c:	f04f 0901 	mov.w	r9, #1
 80061a0:	4623      	mov	r3, r4
 80061a2:	469a      	mov	sl, r3
 80061a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061a8:	b10a      	cbz	r2, 80061ae <_vfiprintf_r+0xa2>
 80061aa:	2a25      	cmp	r2, #37	; 0x25
 80061ac:	d1f9      	bne.n	80061a2 <_vfiprintf_r+0x96>
 80061ae:	ebba 0b04 	subs.w	fp, sl, r4
 80061b2:	d00b      	beq.n	80061cc <_vfiprintf_r+0xc0>
 80061b4:	465b      	mov	r3, fp
 80061b6:	4622      	mov	r2, r4
 80061b8:	4629      	mov	r1, r5
 80061ba:	4630      	mov	r0, r6
 80061bc:	f7ff ff93 	bl	80060e6 <__sfputs_r>
 80061c0:	3001      	adds	r0, #1
 80061c2:	f000 80aa 	beq.w	800631a <_vfiprintf_r+0x20e>
 80061c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061c8:	445a      	add	r2, fp
 80061ca:	9209      	str	r2, [sp, #36]	; 0x24
 80061cc:	f89a 3000 	ldrb.w	r3, [sl]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 80a2 	beq.w	800631a <_vfiprintf_r+0x20e>
 80061d6:	2300      	movs	r3, #0
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061e0:	f10a 0a01 	add.w	sl, sl, #1
 80061e4:	9304      	str	r3, [sp, #16]
 80061e6:	9307      	str	r3, [sp, #28]
 80061e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061ec:	931a      	str	r3, [sp, #104]	; 0x68
 80061ee:	4654      	mov	r4, sl
 80061f0:	2205      	movs	r2, #5
 80061f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f6:	4858      	ldr	r0, [pc, #352]	; (8006358 <_vfiprintf_r+0x24c>)
 80061f8:	f7f9 ffea 	bl	80001d0 <memchr>
 80061fc:	9a04      	ldr	r2, [sp, #16]
 80061fe:	b9d8      	cbnz	r0, 8006238 <_vfiprintf_r+0x12c>
 8006200:	06d1      	lsls	r1, r2, #27
 8006202:	bf44      	itt	mi
 8006204:	2320      	movmi	r3, #32
 8006206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800620a:	0713      	lsls	r3, r2, #28
 800620c:	bf44      	itt	mi
 800620e:	232b      	movmi	r3, #43	; 0x2b
 8006210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006214:	f89a 3000 	ldrb.w	r3, [sl]
 8006218:	2b2a      	cmp	r3, #42	; 0x2a
 800621a:	d015      	beq.n	8006248 <_vfiprintf_r+0x13c>
 800621c:	9a07      	ldr	r2, [sp, #28]
 800621e:	4654      	mov	r4, sl
 8006220:	2000      	movs	r0, #0
 8006222:	f04f 0c0a 	mov.w	ip, #10
 8006226:	4621      	mov	r1, r4
 8006228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800622c:	3b30      	subs	r3, #48	; 0x30
 800622e:	2b09      	cmp	r3, #9
 8006230:	d94e      	bls.n	80062d0 <_vfiprintf_r+0x1c4>
 8006232:	b1b0      	cbz	r0, 8006262 <_vfiprintf_r+0x156>
 8006234:	9207      	str	r2, [sp, #28]
 8006236:	e014      	b.n	8006262 <_vfiprintf_r+0x156>
 8006238:	eba0 0308 	sub.w	r3, r0, r8
 800623c:	fa09 f303 	lsl.w	r3, r9, r3
 8006240:	4313      	orrs	r3, r2
 8006242:	9304      	str	r3, [sp, #16]
 8006244:	46a2      	mov	sl, r4
 8006246:	e7d2      	b.n	80061ee <_vfiprintf_r+0xe2>
 8006248:	9b03      	ldr	r3, [sp, #12]
 800624a:	1d19      	adds	r1, r3, #4
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	9103      	str	r1, [sp, #12]
 8006250:	2b00      	cmp	r3, #0
 8006252:	bfbb      	ittet	lt
 8006254:	425b      	neglt	r3, r3
 8006256:	f042 0202 	orrlt.w	r2, r2, #2
 800625a:	9307      	strge	r3, [sp, #28]
 800625c:	9307      	strlt	r3, [sp, #28]
 800625e:	bfb8      	it	lt
 8006260:	9204      	strlt	r2, [sp, #16]
 8006262:	7823      	ldrb	r3, [r4, #0]
 8006264:	2b2e      	cmp	r3, #46	; 0x2e
 8006266:	d10c      	bne.n	8006282 <_vfiprintf_r+0x176>
 8006268:	7863      	ldrb	r3, [r4, #1]
 800626a:	2b2a      	cmp	r3, #42	; 0x2a
 800626c:	d135      	bne.n	80062da <_vfiprintf_r+0x1ce>
 800626e:	9b03      	ldr	r3, [sp, #12]
 8006270:	1d1a      	adds	r2, r3, #4
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	9203      	str	r2, [sp, #12]
 8006276:	2b00      	cmp	r3, #0
 8006278:	bfb8      	it	lt
 800627a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800627e:	3402      	adds	r4, #2
 8006280:	9305      	str	r3, [sp, #20]
 8006282:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006368 <_vfiprintf_r+0x25c>
 8006286:	7821      	ldrb	r1, [r4, #0]
 8006288:	2203      	movs	r2, #3
 800628a:	4650      	mov	r0, sl
 800628c:	f7f9 ffa0 	bl	80001d0 <memchr>
 8006290:	b140      	cbz	r0, 80062a4 <_vfiprintf_r+0x198>
 8006292:	2340      	movs	r3, #64	; 0x40
 8006294:	eba0 000a 	sub.w	r0, r0, sl
 8006298:	fa03 f000 	lsl.w	r0, r3, r0
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	4303      	orrs	r3, r0
 80062a0:	3401      	adds	r4, #1
 80062a2:	9304      	str	r3, [sp, #16]
 80062a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a8:	482c      	ldr	r0, [pc, #176]	; (800635c <_vfiprintf_r+0x250>)
 80062aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062ae:	2206      	movs	r2, #6
 80062b0:	f7f9 ff8e 	bl	80001d0 <memchr>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	d03f      	beq.n	8006338 <_vfiprintf_r+0x22c>
 80062b8:	4b29      	ldr	r3, [pc, #164]	; (8006360 <_vfiprintf_r+0x254>)
 80062ba:	bb1b      	cbnz	r3, 8006304 <_vfiprintf_r+0x1f8>
 80062bc:	9b03      	ldr	r3, [sp, #12]
 80062be:	3307      	adds	r3, #7
 80062c0:	f023 0307 	bic.w	r3, r3, #7
 80062c4:	3308      	adds	r3, #8
 80062c6:	9303      	str	r3, [sp, #12]
 80062c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ca:	443b      	add	r3, r7
 80062cc:	9309      	str	r3, [sp, #36]	; 0x24
 80062ce:	e767      	b.n	80061a0 <_vfiprintf_r+0x94>
 80062d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80062d4:	460c      	mov	r4, r1
 80062d6:	2001      	movs	r0, #1
 80062d8:	e7a5      	b.n	8006226 <_vfiprintf_r+0x11a>
 80062da:	2300      	movs	r3, #0
 80062dc:	3401      	adds	r4, #1
 80062de:	9305      	str	r3, [sp, #20]
 80062e0:	4619      	mov	r1, r3
 80062e2:	f04f 0c0a 	mov.w	ip, #10
 80062e6:	4620      	mov	r0, r4
 80062e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062ec:	3a30      	subs	r2, #48	; 0x30
 80062ee:	2a09      	cmp	r2, #9
 80062f0:	d903      	bls.n	80062fa <_vfiprintf_r+0x1ee>
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d0c5      	beq.n	8006282 <_vfiprintf_r+0x176>
 80062f6:	9105      	str	r1, [sp, #20]
 80062f8:	e7c3      	b.n	8006282 <_vfiprintf_r+0x176>
 80062fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80062fe:	4604      	mov	r4, r0
 8006300:	2301      	movs	r3, #1
 8006302:	e7f0      	b.n	80062e6 <_vfiprintf_r+0x1da>
 8006304:	ab03      	add	r3, sp, #12
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	462a      	mov	r2, r5
 800630a:	4b16      	ldr	r3, [pc, #88]	; (8006364 <_vfiprintf_r+0x258>)
 800630c:	a904      	add	r1, sp, #16
 800630e:	4630      	mov	r0, r6
 8006310:	f3af 8000 	nop.w
 8006314:	4607      	mov	r7, r0
 8006316:	1c78      	adds	r0, r7, #1
 8006318:	d1d6      	bne.n	80062c8 <_vfiprintf_r+0x1bc>
 800631a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800631c:	07d9      	lsls	r1, r3, #31
 800631e:	d405      	bmi.n	800632c <_vfiprintf_r+0x220>
 8006320:	89ab      	ldrh	r3, [r5, #12]
 8006322:	059a      	lsls	r2, r3, #22
 8006324:	d402      	bmi.n	800632c <_vfiprintf_r+0x220>
 8006326:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006328:	f7fb f81d 	bl	8001366 <__retarget_lock_release_recursive>
 800632c:	89ab      	ldrh	r3, [r5, #12]
 800632e:	065b      	lsls	r3, r3, #25
 8006330:	f53f af12 	bmi.w	8006158 <_vfiprintf_r+0x4c>
 8006334:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006336:	e711      	b.n	800615c <_vfiprintf_r+0x50>
 8006338:	ab03      	add	r3, sp, #12
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	462a      	mov	r2, r5
 800633e:	4b09      	ldr	r3, [pc, #36]	; (8006364 <_vfiprintf_r+0x258>)
 8006340:	a904      	add	r1, sp, #16
 8006342:	4630      	mov	r0, r6
 8006344:	f000 f880 	bl	8006448 <_printf_i>
 8006348:	e7e4      	b.n	8006314 <_vfiprintf_r+0x208>
 800634a:	bf00      	nop
 800634c:	08006ff0 	.word	0x08006ff0
 8006350:	08007010 	.word	0x08007010
 8006354:	08006fd0 	.word	0x08006fd0
 8006358:	08006f9a 	.word	0x08006f9a
 800635c:	08006fa4 	.word	0x08006fa4
 8006360:	00000000 	.word	0x00000000
 8006364:	080060e7 	.word	0x080060e7
 8006368:	08006fa0 	.word	0x08006fa0

0800636c <_printf_common>:
 800636c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006370:	4616      	mov	r6, r2
 8006372:	4699      	mov	r9, r3
 8006374:	688a      	ldr	r2, [r1, #8]
 8006376:	690b      	ldr	r3, [r1, #16]
 8006378:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800637c:	4293      	cmp	r3, r2
 800637e:	bfb8      	it	lt
 8006380:	4613      	movlt	r3, r2
 8006382:	6033      	str	r3, [r6, #0]
 8006384:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006388:	4607      	mov	r7, r0
 800638a:	460c      	mov	r4, r1
 800638c:	b10a      	cbz	r2, 8006392 <_printf_common+0x26>
 800638e:	3301      	adds	r3, #1
 8006390:	6033      	str	r3, [r6, #0]
 8006392:	6823      	ldr	r3, [r4, #0]
 8006394:	0699      	lsls	r1, r3, #26
 8006396:	bf42      	ittt	mi
 8006398:	6833      	ldrmi	r3, [r6, #0]
 800639a:	3302      	addmi	r3, #2
 800639c:	6033      	strmi	r3, [r6, #0]
 800639e:	6825      	ldr	r5, [r4, #0]
 80063a0:	f015 0506 	ands.w	r5, r5, #6
 80063a4:	d106      	bne.n	80063b4 <_printf_common+0x48>
 80063a6:	f104 0a19 	add.w	sl, r4, #25
 80063aa:	68e3      	ldr	r3, [r4, #12]
 80063ac:	6832      	ldr	r2, [r6, #0]
 80063ae:	1a9b      	subs	r3, r3, r2
 80063b0:	42ab      	cmp	r3, r5
 80063b2:	dc26      	bgt.n	8006402 <_printf_common+0x96>
 80063b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063b8:	1e13      	subs	r3, r2, #0
 80063ba:	6822      	ldr	r2, [r4, #0]
 80063bc:	bf18      	it	ne
 80063be:	2301      	movne	r3, #1
 80063c0:	0692      	lsls	r2, r2, #26
 80063c2:	d42b      	bmi.n	800641c <_printf_common+0xb0>
 80063c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063c8:	4649      	mov	r1, r9
 80063ca:	4638      	mov	r0, r7
 80063cc:	47c0      	blx	r8
 80063ce:	3001      	adds	r0, #1
 80063d0:	d01e      	beq.n	8006410 <_printf_common+0xa4>
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	68e5      	ldr	r5, [r4, #12]
 80063d6:	6832      	ldr	r2, [r6, #0]
 80063d8:	f003 0306 	and.w	r3, r3, #6
 80063dc:	2b04      	cmp	r3, #4
 80063de:	bf08      	it	eq
 80063e0:	1aad      	subeq	r5, r5, r2
 80063e2:	68a3      	ldr	r3, [r4, #8]
 80063e4:	6922      	ldr	r2, [r4, #16]
 80063e6:	bf0c      	ite	eq
 80063e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063ec:	2500      	movne	r5, #0
 80063ee:	4293      	cmp	r3, r2
 80063f0:	bfc4      	itt	gt
 80063f2:	1a9b      	subgt	r3, r3, r2
 80063f4:	18ed      	addgt	r5, r5, r3
 80063f6:	2600      	movs	r6, #0
 80063f8:	341a      	adds	r4, #26
 80063fa:	42b5      	cmp	r5, r6
 80063fc:	d11a      	bne.n	8006434 <_printf_common+0xc8>
 80063fe:	2000      	movs	r0, #0
 8006400:	e008      	b.n	8006414 <_printf_common+0xa8>
 8006402:	2301      	movs	r3, #1
 8006404:	4652      	mov	r2, sl
 8006406:	4649      	mov	r1, r9
 8006408:	4638      	mov	r0, r7
 800640a:	47c0      	blx	r8
 800640c:	3001      	adds	r0, #1
 800640e:	d103      	bne.n	8006418 <_printf_common+0xac>
 8006410:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006418:	3501      	adds	r5, #1
 800641a:	e7c6      	b.n	80063aa <_printf_common+0x3e>
 800641c:	18e1      	adds	r1, r4, r3
 800641e:	1c5a      	adds	r2, r3, #1
 8006420:	2030      	movs	r0, #48	; 0x30
 8006422:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006426:	4422      	add	r2, r4
 8006428:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800642c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006430:	3302      	adds	r3, #2
 8006432:	e7c7      	b.n	80063c4 <_printf_common+0x58>
 8006434:	2301      	movs	r3, #1
 8006436:	4622      	mov	r2, r4
 8006438:	4649      	mov	r1, r9
 800643a:	4638      	mov	r0, r7
 800643c:	47c0      	blx	r8
 800643e:	3001      	adds	r0, #1
 8006440:	d0e6      	beq.n	8006410 <_printf_common+0xa4>
 8006442:	3601      	adds	r6, #1
 8006444:	e7d9      	b.n	80063fa <_printf_common+0x8e>
	...

08006448 <_printf_i>:
 8006448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800644c:	460c      	mov	r4, r1
 800644e:	4691      	mov	r9, r2
 8006450:	7e27      	ldrb	r7, [r4, #24]
 8006452:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006454:	2f78      	cmp	r7, #120	; 0x78
 8006456:	4680      	mov	r8, r0
 8006458:	469a      	mov	sl, r3
 800645a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800645e:	d807      	bhi.n	8006470 <_printf_i+0x28>
 8006460:	2f62      	cmp	r7, #98	; 0x62
 8006462:	d80a      	bhi.n	800647a <_printf_i+0x32>
 8006464:	2f00      	cmp	r7, #0
 8006466:	f000 80d8 	beq.w	800661a <_printf_i+0x1d2>
 800646a:	2f58      	cmp	r7, #88	; 0x58
 800646c:	f000 80a3 	beq.w	80065b6 <_printf_i+0x16e>
 8006470:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006474:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006478:	e03a      	b.n	80064f0 <_printf_i+0xa8>
 800647a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800647e:	2b15      	cmp	r3, #21
 8006480:	d8f6      	bhi.n	8006470 <_printf_i+0x28>
 8006482:	a001      	add	r0, pc, #4	; (adr r0, 8006488 <_printf_i+0x40>)
 8006484:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006488:	080064e1 	.word	0x080064e1
 800648c:	080064f5 	.word	0x080064f5
 8006490:	08006471 	.word	0x08006471
 8006494:	08006471 	.word	0x08006471
 8006498:	08006471 	.word	0x08006471
 800649c:	08006471 	.word	0x08006471
 80064a0:	080064f5 	.word	0x080064f5
 80064a4:	08006471 	.word	0x08006471
 80064a8:	08006471 	.word	0x08006471
 80064ac:	08006471 	.word	0x08006471
 80064b0:	08006471 	.word	0x08006471
 80064b4:	08006601 	.word	0x08006601
 80064b8:	08006525 	.word	0x08006525
 80064bc:	080065e3 	.word	0x080065e3
 80064c0:	08006471 	.word	0x08006471
 80064c4:	08006471 	.word	0x08006471
 80064c8:	08006623 	.word	0x08006623
 80064cc:	08006471 	.word	0x08006471
 80064d0:	08006525 	.word	0x08006525
 80064d4:	08006471 	.word	0x08006471
 80064d8:	08006471 	.word	0x08006471
 80064dc:	080065eb 	.word	0x080065eb
 80064e0:	680b      	ldr	r3, [r1, #0]
 80064e2:	1d1a      	adds	r2, r3, #4
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	600a      	str	r2, [r1, #0]
 80064e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064f0:	2301      	movs	r3, #1
 80064f2:	e0a3      	b.n	800663c <_printf_i+0x1f4>
 80064f4:	6825      	ldr	r5, [r4, #0]
 80064f6:	6808      	ldr	r0, [r1, #0]
 80064f8:	062e      	lsls	r6, r5, #24
 80064fa:	f100 0304 	add.w	r3, r0, #4
 80064fe:	d50a      	bpl.n	8006516 <_printf_i+0xce>
 8006500:	6805      	ldr	r5, [r0, #0]
 8006502:	600b      	str	r3, [r1, #0]
 8006504:	2d00      	cmp	r5, #0
 8006506:	da03      	bge.n	8006510 <_printf_i+0xc8>
 8006508:	232d      	movs	r3, #45	; 0x2d
 800650a:	426d      	negs	r5, r5
 800650c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006510:	485e      	ldr	r0, [pc, #376]	; (800668c <_printf_i+0x244>)
 8006512:	230a      	movs	r3, #10
 8006514:	e019      	b.n	800654a <_printf_i+0x102>
 8006516:	f015 0f40 	tst.w	r5, #64	; 0x40
 800651a:	6805      	ldr	r5, [r0, #0]
 800651c:	600b      	str	r3, [r1, #0]
 800651e:	bf18      	it	ne
 8006520:	b22d      	sxthne	r5, r5
 8006522:	e7ef      	b.n	8006504 <_printf_i+0xbc>
 8006524:	680b      	ldr	r3, [r1, #0]
 8006526:	6825      	ldr	r5, [r4, #0]
 8006528:	1d18      	adds	r0, r3, #4
 800652a:	6008      	str	r0, [r1, #0]
 800652c:	0628      	lsls	r0, r5, #24
 800652e:	d501      	bpl.n	8006534 <_printf_i+0xec>
 8006530:	681d      	ldr	r5, [r3, #0]
 8006532:	e002      	b.n	800653a <_printf_i+0xf2>
 8006534:	0669      	lsls	r1, r5, #25
 8006536:	d5fb      	bpl.n	8006530 <_printf_i+0xe8>
 8006538:	881d      	ldrh	r5, [r3, #0]
 800653a:	4854      	ldr	r0, [pc, #336]	; (800668c <_printf_i+0x244>)
 800653c:	2f6f      	cmp	r7, #111	; 0x6f
 800653e:	bf0c      	ite	eq
 8006540:	2308      	moveq	r3, #8
 8006542:	230a      	movne	r3, #10
 8006544:	2100      	movs	r1, #0
 8006546:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800654a:	6866      	ldr	r6, [r4, #4]
 800654c:	60a6      	str	r6, [r4, #8]
 800654e:	2e00      	cmp	r6, #0
 8006550:	bfa2      	ittt	ge
 8006552:	6821      	ldrge	r1, [r4, #0]
 8006554:	f021 0104 	bicge.w	r1, r1, #4
 8006558:	6021      	strge	r1, [r4, #0]
 800655a:	b90d      	cbnz	r5, 8006560 <_printf_i+0x118>
 800655c:	2e00      	cmp	r6, #0
 800655e:	d04d      	beq.n	80065fc <_printf_i+0x1b4>
 8006560:	4616      	mov	r6, r2
 8006562:	fbb5 f1f3 	udiv	r1, r5, r3
 8006566:	fb03 5711 	mls	r7, r3, r1, r5
 800656a:	5dc7      	ldrb	r7, [r0, r7]
 800656c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006570:	462f      	mov	r7, r5
 8006572:	42bb      	cmp	r3, r7
 8006574:	460d      	mov	r5, r1
 8006576:	d9f4      	bls.n	8006562 <_printf_i+0x11a>
 8006578:	2b08      	cmp	r3, #8
 800657a:	d10b      	bne.n	8006594 <_printf_i+0x14c>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	07df      	lsls	r7, r3, #31
 8006580:	d508      	bpl.n	8006594 <_printf_i+0x14c>
 8006582:	6923      	ldr	r3, [r4, #16]
 8006584:	6861      	ldr	r1, [r4, #4]
 8006586:	4299      	cmp	r1, r3
 8006588:	bfde      	ittt	le
 800658a:	2330      	movle	r3, #48	; 0x30
 800658c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006590:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006594:	1b92      	subs	r2, r2, r6
 8006596:	6122      	str	r2, [r4, #16]
 8006598:	f8cd a000 	str.w	sl, [sp]
 800659c:	464b      	mov	r3, r9
 800659e:	aa03      	add	r2, sp, #12
 80065a0:	4621      	mov	r1, r4
 80065a2:	4640      	mov	r0, r8
 80065a4:	f7ff fee2 	bl	800636c <_printf_common>
 80065a8:	3001      	adds	r0, #1
 80065aa:	d14c      	bne.n	8006646 <_printf_i+0x1fe>
 80065ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065b0:	b004      	add	sp, #16
 80065b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b6:	4835      	ldr	r0, [pc, #212]	; (800668c <_printf_i+0x244>)
 80065b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	680e      	ldr	r6, [r1, #0]
 80065c0:	061f      	lsls	r7, r3, #24
 80065c2:	f856 5b04 	ldr.w	r5, [r6], #4
 80065c6:	600e      	str	r6, [r1, #0]
 80065c8:	d514      	bpl.n	80065f4 <_printf_i+0x1ac>
 80065ca:	07d9      	lsls	r1, r3, #31
 80065cc:	bf44      	itt	mi
 80065ce:	f043 0320 	orrmi.w	r3, r3, #32
 80065d2:	6023      	strmi	r3, [r4, #0]
 80065d4:	b91d      	cbnz	r5, 80065de <_printf_i+0x196>
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	f023 0320 	bic.w	r3, r3, #32
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	2310      	movs	r3, #16
 80065e0:	e7b0      	b.n	8006544 <_printf_i+0xfc>
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	f043 0320 	orr.w	r3, r3, #32
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	2378      	movs	r3, #120	; 0x78
 80065ec:	4828      	ldr	r0, [pc, #160]	; (8006690 <_printf_i+0x248>)
 80065ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065f2:	e7e3      	b.n	80065bc <_printf_i+0x174>
 80065f4:	065e      	lsls	r6, r3, #25
 80065f6:	bf48      	it	mi
 80065f8:	b2ad      	uxthmi	r5, r5
 80065fa:	e7e6      	b.n	80065ca <_printf_i+0x182>
 80065fc:	4616      	mov	r6, r2
 80065fe:	e7bb      	b.n	8006578 <_printf_i+0x130>
 8006600:	680b      	ldr	r3, [r1, #0]
 8006602:	6826      	ldr	r6, [r4, #0]
 8006604:	6960      	ldr	r0, [r4, #20]
 8006606:	1d1d      	adds	r5, r3, #4
 8006608:	600d      	str	r5, [r1, #0]
 800660a:	0635      	lsls	r5, r6, #24
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	d501      	bpl.n	8006614 <_printf_i+0x1cc>
 8006610:	6018      	str	r0, [r3, #0]
 8006612:	e002      	b.n	800661a <_printf_i+0x1d2>
 8006614:	0671      	lsls	r1, r6, #25
 8006616:	d5fb      	bpl.n	8006610 <_printf_i+0x1c8>
 8006618:	8018      	strh	r0, [r3, #0]
 800661a:	2300      	movs	r3, #0
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	4616      	mov	r6, r2
 8006620:	e7ba      	b.n	8006598 <_printf_i+0x150>
 8006622:	680b      	ldr	r3, [r1, #0]
 8006624:	1d1a      	adds	r2, r3, #4
 8006626:	600a      	str	r2, [r1, #0]
 8006628:	681e      	ldr	r6, [r3, #0]
 800662a:	6862      	ldr	r2, [r4, #4]
 800662c:	2100      	movs	r1, #0
 800662e:	4630      	mov	r0, r6
 8006630:	f7f9 fdce 	bl	80001d0 <memchr>
 8006634:	b108      	cbz	r0, 800663a <_printf_i+0x1f2>
 8006636:	1b80      	subs	r0, r0, r6
 8006638:	6060      	str	r0, [r4, #4]
 800663a:	6863      	ldr	r3, [r4, #4]
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	2300      	movs	r3, #0
 8006640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006644:	e7a8      	b.n	8006598 <_printf_i+0x150>
 8006646:	6923      	ldr	r3, [r4, #16]
 8006648:	4632      	mov	r2, r6
 800664a:	4649      	mov	r1, r9
 800664c:	4640      	mov	r0, r8
 800664e:	47d0      	blx	sl
 8006650:	3001      	adds	r0, #1
 8006652:	d0ab      	beq.n	80065ac <_printf_i+0x164>
 8006654:	6823      	ldr	r3, [r4, #0]
 8006656:	079b      	lsls	r3, r3, #30
 8006658:	d413      	bmi.n	8006682 <_printf_i+0x23a>
 800665a:	68e0      	ldr	r0, [r4, #12]
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	4298      	cmp	r0, r3
 8006660:	bfb8      	it	lt
 8006662:	4618      	movlt	r0, r3
 8006664:	e7a4      	b.n	80065b0 <_printf_i+0x168>
 8006666:	2301      	movs	r3, #1
 8006668:	4632      	mov	r2, r6
 800666a:	4649      	mov	r1, r9
 800666c:	4640      	mov	r0, r8
 800666e:	47d0      	blx	sl
 8006670:	3001      	adds	r0, #1
 8006672:	d09b      	beq.n	80065ac <_printf_i+0x164>
 8006674:	3501      	adds	r5, #1
 8006676:	68e3      	ldr	r3, [r4, #12]
 8006678:	9903      	ldr	r1, [sp, #12]
 800667a:	1a5b      	subs	r3, r3, r1
 800667c:	42ab      	cmp	r3, r5
 800667e:	dcf2      	bgt.n	8006666 <_printf_i+0x21e>
 8006680:	e7eb      	b.n	800665a <_printf_i+0x212>
 8006682:	2500      	movs	r5, #0
 8006684:	f104 0619 	add.w	r6, r4, #25
 8006688:	e7f5      	b.n	8006676 <_printf_i+0x22e>
 800668a:	bf00      	nop
 800668c:	08006fab 	.word	0x08006fab
 8006690:	08006fbc 	.word	0x08006fbc

08006694 <__swbuf_r>:
 8006694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006696:	460e      	mov	r6, r1
 8006698:	4614      	mov	r4, r2
 800669a:	4605      	mov	r5, r0
 800669c:	b118      	cbz	r0, 80066a6 <__swbuf_r+0x12>
 800669e:	6983      	ldr	r3, [r0, #24]
 80066a0:	b90b      	cbnz	r3, 80066a6 <__swbuf_r+0x12>
 80066a2:	f000 f9d9 	bl	8006a58 <__sinit>
 80066a6:	4b21      	ldr	r3, [pc, #132]	; (800672c <__swbuf_r+0x98>)
 80066a8:	429c      	cmp	r4, r3
 80066aa:	d12b      	bne.n	8006704 <__swbuf_r+0x70>
 80066ac:	686c      	ldr	r4, [r5, #4]
 80066ae:	69a3      	ldr	r3, [r4, #24]
 80066b0:	60a3      	str	r3, [r4, #8]
 80066b2:	89a3      	ldrh	r3, [r4, #12]
 80066b4:	071a      	lsls	r2, r3, #28
 80066b6:	d52f      	bpl.n	8006718 <__swbuf_r+0x84>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	b36b      	cbz	r3, 8006718 <__swbuf_r+0x84>
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	6820      	ldr	r0, [r4, #0]
 80066c0:	1ac0      	subs	r0, r0, r3
 80066c2:	6963      	ldr	r3, [r4, #20]
 80066c4:	b2f6      	uxtb	r6, r6
 80066c6:	4283      	cmp	r3, r0
 80066c8:	4637      	mov	r7, r6
 80066ca:	dc04      	bgt.n	80066d6 <__swbuf_r+0x42>
 80066cc:	4621      	mov	r1, r4
 80066ce:	4628      	mov	r0, r5
 80066d0:	f000 f92e 	bl	8006930 <_fflush_r>
 80066d4:	bb30      	cbnz	r0, 8006724 <__swbuf_r+0x90>
 80066d6:	68a3      	ldr	r3, [r4, #8]
 80066d8:	3b01      	subs	r3, #1
 80066da:	60a3      	str	r3, [r4, #8]
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	1c5a      	adds	r2, r3, #1
 80066e0:	6022      	str	r2, [r4, #0]
 80066e2:	701e      	strb	r6, [r3, #0]
 80066e4:	6963      	ldr	r3, [r4, #20]
 80066e6:	3001      	adds	r0, #1
 80066e8:	4283      	cmp	r3, r0
 80066ea:	d004      	beq.n	80066f6 <__swbuf_r+0x62>
 80066ec:	89a3      	ldrh	r3, [r4, #12]
 80066ee:	07db      	lsls	r3, r3, #31
 80066f0:	d506      	bpl.n	8006700 <__swbuf_r+0x6c>
 80066f2:	2e0a      	cmp	r6, #10
 80066f4:	d104      	bne.n	8006700 <__swbuf_r+0x6c>
 80066f6:	4621      	mov	r1, r4
 80066f8:	4628      	mov	r0, r5
 80066fa:	f000 f919 	bl	8006930 <_fflush_r>
 80066fe:	b988      	cbnz	r0, 8006724 <__swbuf_r+0x90>
 8006700:	4638      	mov	r0, r7
 8006702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006704:	4b0a      	ldr	r3, [pc, #40]	; (8006730 <__swbuf_r+0x9c>)
 8006706:	429c      	cmp	r4, r3
 8006708:	d101      	bne.n	800670e <__swbuf_r+0x7a>
 800670a:	68ac      	ldr	r4, [r5, #8]
 800670c:	e7cf      	b.n	80066ae <__swbuf_r+0x1a>
 800670e:	4b09      	ldr	r3, [pc, #36]	; (8006734 <__swbuf_r+0xa0>)
 8006710:	429c      	cmp	r4, r3
 8006712:	bf08      	it	eq
 8006714:	68ec      	ldreq	r4, [r5, #12]
 8006716:	e7ca      	b.n	80066ae <__swbuf_r+0x1a>
 8006718:	4621      	mov	r1, r4
 800671a:	4628      	mov	r0, r5
 800671c:	f000 f80c 	bl	8006738 <__swsetup_r>
 8006720:	2800      	cmp	r0, #0
 8006722:	d0cb      	beq.n	80066bc <__swbuf_r+0x28>
 8006724:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006728:	e7ea      	b.n	8006700 <__swbuf_r+0x6c>
 800672a:	bf00      	nop
 800672c:	08006ff0 	.word	0x08006ff0
 8006730:	08007010 	.word	0x08007010
 8006734:	08006fd0 	.word	0x08006fd0

08006738 <__swsetup_r>:
 8006738:	4b32      	ldr	r3, [pc, #200]	; (8006804 <__swsetup_r+0xcc>)
 800673a:	b570      	push	{r4, r5, r6, lr}
 800673c:	681d      	ldr	r5, [r3, #0]
 800673e:	4606      	mov	r6, r0
 8006740:	460c      	mov	r4, r1
 8006742:	b125      	cbz	r5, 800674e <__swsetup_r+0x16>
 8006744:	69ab      	ldr	r3, [r5, #24]
 8006746:	b913      	cbnz	r3, 800674e <__swsetup_r+0x16>
 8006748:	4628      	mov	r0, r5
 800674a:	f000 f985 	bl	8006a58 <__sinit>
 800674e:	4b2e      	ldr	r3, [pc, #184]	; (8006808 <__swsetup_r+0xd0>)
 8006750:	429c      	cmp	r4, r3
 8006752:	d10f      	bne.n	8006774 <__swsetup_r+0x3c>
 8006754:	686c      	ldr	r4, [r5, #4]
 8006756:	89a3      	ldrh	r3, [r4, #12]
 8006758:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800675c:	0719      	lsls	r1, r3, #28
 800675e:	d42c      	bmi.n	80067ba <__swsetup_r+0x82>
 8006760:	06dd      	lsls	r5, r3, #27
 8006762:	d411      	bmi.n	8006788 <__swsetup_r+0x50>
 8006764:	2309      	movs	r3, #9
 8006766:	6033      	str	r3, [r6, #0]
 8006768:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800676c:	81a3      	strh	r3, [r4, #12]
 800676e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006772:	e03e      	b.n	80067f2 <__swsetup_r+0xba>
 8006774:	4b25      	ldr	r3, [pc, #148]	; (800680c <__swsetup_r+0xd4>)
 8006776:	429c      	cmp	r4, r3
 8006778:	d101      	bne.n	800677e <__swsetup_r+0x46>
 800677a:	68ac      	ldr	r4, [r5, #8]
 800677c:	e7eb      	b.n	8006756 <__swsetup_r+0x1e>
 800677e:	4b24      	ldr	r3, [pc, #144]	; (8006810 <__swsetup_r+0xd8>)
 8006780:	429c      	cmp	r4, r3
 8006782:	bf08      	it	eq
 8006784:	68ec      	ldreq	r4, [r5, #12]
 8006786:	e7e6      	b.n	8006756 <__swsetup_r+0x1e>
 8006788:	0758      	lsls	r0, r3, #29
 800678a:	d512      	bpl.n	80067b2 <__swsetup_r+0x7a>
 800678c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800678e:	b141      	cbz	r1, 80067a2 <__swsetup_r+0x6a>
 8006790:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006794:	4299      	cmp	r1, r3
 8006796:	d002      	beq.n	800679e <__swsetup_r+0x66>
 8006798:	4630      	mov	r0, r6
 800679a:	f7ff fafd 	bl	8005d98 <_free_r>
 800679e:	2300      	movs	r3, #0
 80067a0:	6363      	str	r3, [r4, #52]	; 0x34
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	2300      	movs	r3, #0
 80067ac:	6063      	str	r3, [r4, #4]
 80067ae:	6923      	ldr	r3, [r4, #16]
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	f043 0308 	orr.w	r3, r3, #8
 80067b8:	81a3      	strh	r3, [r4, #12]
 80067ba:	6923      	ldr	r3, [r4, #16]
 80067bc:	b94b      	cbnz	r3, 80067d2 <__swsetup_r+0x9a>
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067c8:	d003      	beq.n	80067d2 <__swsetup_r+0x9a>
 80067ca:	4621      	mov	r1, r4
 80067cc:	4630      	mov	r0, r6
 80067ce:	f000 fa05 	bl	8006bdc <__smakebuf_r>
 80067d2:	89a0      	ldrh	r0, [r4, #12]
 80067d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80067d8:	f010 0301 	ands.w	r3, r0, #1
 80067dc:	d00a      	beq.n	80067f4 <__swsetup_r+0xbc>
 80067de:	2300      	movs	r3, #0
 80067e0:	60a3      	str	r3, [r4, #8]
 80067e2:	6963      	ldr	r3, [r4, #20]
 80067e4:	425b      	negs	r3, r3
 80067e6:	61a3      	str	r3, [r4, #24]
 80067e8:	6923      	ldr	r3, [r4, #16]
 80067ea:	b943      	cbnz	r3, 80067fe <__swsetup_r+0xc6>
 80067ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80067f0:	d1ba      	bne.n	8006768 <__swsetup_r+0x30>
 80067f2:	bd70      	pop	{r4, r5, r6, pc}
 80067f4:	0781      	lsls	r1, r0, #30
 80067f6:	bf58      	it	pl
 80067f8:	6963      	ldrpl	r3, [r4, #20]
 80067fa:	60a3      	str	r3, [r4, #8]
 80067fc:	e7f4      	b.n	80067e8 <__swsetup_r+0xb0>
 80067fe:	2000      	movs	r0, #0
 8006800:	e7f7      	b.n	80067f2 <__swsetup_r+0xba>
 8006802:	bf00      	nop
 8006804:	20000044 	.word	0x20000044
 8006808:	08006ff0 	.word	0x08006ff0
 800680c:	08007010 	.word	0x08007010
 8006810:	08006fd0 	.word	0x08006fd0

08006814 <abort>:
 8006814:	b508      	push	{r3, lr}
 8006816:	2006      	movs	r0, #6
 8006818:	f000 fa48 	bl	8006cac <raise>
 800681c:	2001      	movs	r0, #1
 800681e:	f7fa fc09 	bl	8001034 <_exit>
	...

08006824 <__sflush_r>:
 8006824:	898a      	ldrh	r2, [r1, #12]
 8006826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800682a:	4605      	mov	r5, r0
 800682c:	0710      	lsls	r0, r2, #28
 800682e:	460c      	mov	r4, r1
 8006830:	d458      	bmi.n	80068e4 <__sflush_r+0xc0>
 8006832:	684b      	ldr	r3, [r1, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	dc05      	bgt.n	8006844 <__sflush_r+0x20>
 8006838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800683a:	2b00      	cmp	r3, #0
 800683c:	dc02      	bgt.n	8006844 <__sflush_r+0x20>
 800683e:	2000      	movs	r0, #0
 8006840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006846:	2e00      	cmp	r6, #0
 8006848:	d0f9      	beq.n	800683e <__sflush_r+0x1a>
 800684a:	2300      	movs	r3, #0
 800684c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006850:	682f      	ldr	r7, [r5, #0]
 8006852:	602b      	str	r3, [r5, #0]
 8006854:	d032      	beq.n	80068bc <__sflush_r+0x98>
 8006856:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006858:	89a3      	ldrh	r3, [r4, #12]
 800685a:	075a      	lsls	r2, r3, #29
 800685c:	d505      	bpl.n	800686a <__sflush_r+0x46>
 800685e:	6863      	ldr	r3, [r4, #4]
 8006860:	1ac0      	subs	r0, r0, r3
 8006862:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006864:	b10b      	cbz	r3, 800686a <__sflush_r+0x46>
 8006866:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006868:	1ac0      	subs	r0, r0, r3
 800686a:	2300      	movs	r3, #0
 800686c:	4602      	mov	r2, r0
 800686e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006870:	6a21      	ldr	r1, [r4, #32]
 8006872:	4628      	mov	r0, r5
 8006874:	47b0      	blx	r6
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	89a3      	ldrh	r3, [r4, #12]
 800687a:	d106      	bne.n	800688a <__sflush_r+0x66>
 800687c:	6829      	ldr	r1, [r5, #0]
 800687e:	291d      	cmp	r1, #29
 8006880:	d82c      	bhi.n	80068dc <__sflush_r+0xb8>
 8006882:	4a2a      	ldr	r2, [pc, #168]	; (800692c <__sflush_r+0x108>)
 8006884:	40ca      	lsrs	r2, r1
 8006886:	07d6      	lsls	r6, r2, #31
 8006888:	d528      	bpl.n	80068dc <__sflush_r+0xb8>
 800688a:	2200      	movs	r2, #0
 800688c:	6062      	str	r2, [r4, #4]
 800688e:	04d9      	lsls	r1, r3, #19
 8006890:	6922      	ldr	r2, [r4, #16]
 8006892:	6022      	str	r2, [r4, #0]
 8006894:	d504      	bpl.n	80068a0 <__sflush_r+0x7c>
 8006896:	1c42      	adds	r2, r0, #1
 8006898:	d101      	bne.n	800689e <__sflush_r+0x7a>
 800689a:	682b      	ldr	r3, [r5, #0]
 800689c:	b903      	cbnz	r3, 80068a0 <__sflush_r+0x7c>
 800689e:	6560      	str	r0, [r4, #84]	; 0x54
 80068a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068a2:	602f      	str	r7, [r5, #0]
 80068a4:	2900      	cmp	r1, #0
 80068a6:	d0ca      	beq.n	800683e <__sflush_r+0x1a>
 80068a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068ac:	4299      	cmp	r1, r3
 80068ae:	d002      	beq.n	80068b6 <__sflush_r+0x92>
 80068b0:	4628      	mov	r0, r5
 80068b2:	f7ff fa71 	bl	8005d98 <_free_r>
 80068b6:	2000      	movs	r0, #0
 80068b8:	6360      	str	r0, [r4, #52]	; 0x34
 80068ba:	e7c1      	b.n	8006840 <__sflush_r+0x1c>
 80068bc:	6a21      	ldr	r1, [r4, #32]
 80068be:	2301      	movs	r3, #1
 80068c0:	4628      	mov	r0, r5
 80068c2:	47b0      	blx	r6
 80068c4:	1c41      	adds	r1, r0, #1
 80068c6:	d1c7      	bne.n	8006858 <__sflush_r+0x34>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0c4      	beq.n	8006858 <__sflush_r+0x34>
 80068ce:	2b1d      	cmp	r3, #29
 80068d0:	d001      	beq.n	80068d6 <__sflush_r+0xb2>
 80068d2:	2b16      	cmp	r3, #22
 80068d4:	d101      	bne.n	80068da <__sflush_r+0xb6>
 80068d6:	602f      	str	r7, [r5, #0]
 80068d8:	e7b1      	b.n	800683e <__sflush_r+0x1a>
 80068da:	89a3      	ldrh	r3, [r4, #12]
 80068dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068e0:	81a3      	strh	r3, [r4, #12]
 80068e2:	e7ad      	b.n	8006840 <__sflush_r+0x1c>
 80068e4:	690f      	ldr	r7, [r1, #16]
 80068e6:	2f00      	cmp	r7, #0
 80068e8:	d0a9      	beq.n	800683e <__sflush_r+0x1a>
 80068ea:	0793      	lsls	r3, r2, #30
 80068ec:	680e      	ldr	r6, [r1, #0]
 80068ee:	bf08      	it	eq
 80068f0:	694b      	ldreq	r3, [r1, #20]
 80068f2:	600f      	str	r7, [r1, #0]
 80068f4:	bf18      	it	ne
 80068f6:	2300      	movne	r3, #0
 80068f8:	eba6 0807 	sub.w	r8, r6, r7
 80068fc:	608b      	str	r3, [r1, #8]
 80068fe:	f1b8 0f00 	cmp.w	r8, #0
 8006902:	dd9c      	ble.n	800683e <__sflush_r+0x1a>
 8006904:	6a21      	ldr	r1, [r4, #32]
 8006906:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006908:	4643      	mov	r3, r8
 800690a:	463a      	mov	r2, r7
 800690c:	4628      	mov	r0, r5
 800690e:	47b0      	blx	r6
 8006910:	2800      	cmp	r0, #0
 8006912:	dc06      	bgt.n	8006922 <__sflush_r+0xfe>
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800691a:	81a3      	strh	r3, [r4, #12]
 800691c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006920:	e78e      	b.n	8006840 <__sflush_r+0x1c>
 8006922:	4407      	add	r7, r0
 8006924:	eba8 0800 	sub.w	r8, r8, r0
 8006928:	e7e9      	b.n	80068fe <__sflush_r+0xda>
 800692a:	bf00      	nop
 800692c:	20400001 	.word	0x20400001

08006930 <_fflush_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	690b      	ldr	r3, [r1, #16]
 8006934:	4605      	mov	r5, r0
 8006936:	460c      	mov	r4, r1
 8006938:	b913      	cbnz	r3, 8006940 <_fflush_r+0x10>
 800693a:	2500      	movs	r5, #0
 800693c:	4628      	mov	r0, r5
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	b118      	cbz	r0, 800694a <_fflush_r+0x1a>
 8006942:	6983      	ldr	r3, [r0, #24]
 8006944:	b90b      	cbnz	r3, 800694a <_fflush_r+0x1a>
 8006946:	f000 f887 	bl	8006a58 <__sinit>
 800694a:	4b14      	ldr	r3, [pc, #80]	; (800699c <_fflush_r+0x6c>)
 800694c:	429c      	cmp	r4, r3
 800694e:	d11b      	bne.n	8006988 <_fflush_r+0x58>
 8006950:	686c      	ldr	r4, [r5, #4]
 8006952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d0ef      	beq.n	800693a <_fflush_r+0xa>
 800695a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800695c:	07d0      	lsls	r0, r2, #31
 800695e:	d404      	bmi.n	800696a <_fflush_r+0x3a>
 8006960:	0599      	lsls	r1, r3, #22
 8006962:	d402      	bmi.n	800696a <_fflush_r+0x3a>
 8006964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006966:	f7fa fcea 	bl	800133e <__retarget_lock_acquire_recursive>
 800696a:	4628      	mov	r0, r5
 800696c:	4621      	mov	r1, r4
 800696e:	f7ff ff59 	bl	8006824 <__sflush_r>
 8006972:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006974:	07da      	lsls	r2, r3, #31
 8006976:	4605      	mov	r5, r0
 8006978:	d4e0      	bmi.n	800693c <_fflush_r+0xc>
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	059b      	lsls	r3, r3, #22
 800697e:	d4dd      	bmi.n	800693c <_fflush_r+0xc>
 8006980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006982:	f7fa fcf0 	bl	8001366 <__retarget_lock_release_recursive>
 8006986:	e7d9      	b.n	800693c <_fflush_r+0xc>
 8006988:	4b05      	ldr	r3, [pc, #20]	; (80069a0 <_fflush_r+0x70>)
 800698a:	429c      	cmp	r4, r3
 800698c:	d101      	bne.n	8006992 <_fflush_r+0x62>
 800698e:	68ac      	ldr	r4, [r5, #8]
 8006990:	e7df      	b.n	8006952 <_fflush_r+0x22>
 8006992:	4b04      	ldr	r3, [pc, #16]	; (80069a4 <_fflush_r+0x74>)
 8006994:	429c      	cmp	r4, r3
 8006996:	bf08      	it	eq
 8006998:	68ec      	ldreq	r4, [r5, #12]
 800699a:	e7da      	b.n	8006952 <_fflush_r+0x22>
 800699c:	08006ff0 	.word	0x08006ff0
 80069a0:	08007010 	.word	0x08007010
 80069a4:	08006fd0 	.word	0x08006fd0

080069a8 <std>:
 80069a8:	2300      	movs	r3, #0
 80069aa:	b510      	push	{r4, lr}
 80069ac:	4604      	mov	r4, r0
 80069ae:	e9c0 3300 	strd	r3, r3, [r0]
 80069b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069b6:	6083      	str	r3, [r0, #8]
 80069b8:	8181      	strh	r1, [r0, #12]
 80069ba:	6643      	str	r3, [r0, #100]	; 0x64
 80069bc:	81c2      	strh	r2, [r0, #14]
 80069be:	6183      	str	r3, [r0, #24]
 80069c0:	4619      	mov	r1, r3
 80069c2:	2208      	movs	r2, #8
 80069c4:	305c      	adds	r0, #92	; 0x5c
 80069c6:	f7ff f9df 	bl	8005d88 <memset>
 80069ca:	4b05      	ldr	r3, [pc, #20]	; (80069e0 <std+0x38>)
 80069cc:	6263      	str	r3, [r4, #36]	; 0x24
 80069ce:	4b05      	ldr	r3, [pc, #20]	; (80069e4 <std+0x3c>)
 80069d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80069d2:	4b05      	ldr	r3, [pc, #20]	; (80069e8 <std+0x40>)
 80069d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069d6:	4b05      	ldr	r3, [pc, #20]	; (80069ec <std+0x44>)
 80069d8:	6224      	str	r4, [r4, #32]
 80069da:	6323      	str	r3, [r4, #48]	; 0x30
 80069dc:	bd10      	pop	{r4, pc}
 80069de:	bf00      	nop
 80069e0:	08006ce5 	.word	0x08006ce5
 80069e4:	08006d07 	.word	0x08006d07
 80069e8:	08006d3f 	.word	0x08006d3f
 80069ec:	08006d63 	.word	0x08006d63

080069f0 <_cleanup_r>:
 80069f0:	4901      	ldr	r1, [pc, #4]	; (80069f8 <_cleanup_r+0x8>)
 80069f2:	f000 b8af 	b.w	8006b54 <_fwalk_reent>
 80069f6:	bf00      	nop
 80069f8:	08006931 	.word	0x08006931

080069fc <__sfmoreglue>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	1e4a      	subs	r2, r1, #1
 8006a00:	2568      	movs	r5, #104	; 0x68
 8006a02:	4355      	muls	r5, r2
 8006a04:	460e      	mov	r6, r1
 8006a06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a0a:	f7ff fa15 	bl	8005e38 <_malloc_r>
 8006a0e:	4604      	mov	r4, r0
 8006a10:	b140      	cbz	r0, 8006a24 <__sfmoreglue+0x28>
 8006a12:	2100      	movs	r1, #0
 8006a14:	e9c0 1600 	strd	r1, r6, [r0]
 8006a18:	300c      	adds	r0, #12
 8006a1a:	60a0      	str	r0, [r4, #8]
 8006a1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a20:	f7ff f9b2 	bl	8005d88 <memset>
 8006a24:	4620      	mov	r0, r4
 8006a26:	bd70      	pop	{r4, r5, r6, pc}

08006a28 <__sfp_lock_acquire>:
 8006a28:	4801      	ldr	r0, [pc, #4]	; (8006a30 <__sfp_lock_acquire+0x8>)
 8006a2a:	f7fa bc88 	b.w	800133e <__retarget_lock_acquire_recursive>
 8006a2e:	bf00      	nop
 8006a30:	20000cb4 	.word	0x20000cb4

08006a34 <__sfp_lock_release>:
 8006a34:	4801      	ldr	r0, [pc, #4]	; (8006a3c <__sfp_lock_release+0x8>)
 8006a36:	f7fa bc96 	b.w	8001366 <__retarget_lock_release_recursive>
 8006a3a:	bf00      	nop
 8006a3c:	20000cb4 	.word	0x20000cb4

08006a40 <__sinit_lock_acquire>:
 8006a40:	4801      	ldr	r0, [pc, #4]	; (8006a48 <__sinit_lock_acquire+0x8>)
 8006a42:	f7fa bc7c 	b.w	800133e <__retarget_lock_acquire_recursive>
 8006a46:	bf00      	nop
 8006a48:	20000cb0 	.word	0x20000cb0

08006a4c <__sinit_lock_release>:
 8006a4c:	4801      	ldr	r0, [pc, #4]	; (8006a54 <__sinit_lock_release+0x8>)
 8006a4e:	f7fa bc8a 	b.w	8001366 <__retarget_lock_release_recursive>
 8006a52:	bf00      	nop
 8006a54:	20000cb0 	.word	0x20000cb0

08006a58 <__sinit>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	f7ff fff0 	bl	8006a40 <__sinit_lock_acquire>
 8006a60:	69a3      	ldr	r3, [r4, #24]
 8006a62:	b11b      	cbz	r3, 8006a6c <__sinit+0x14>
 8006a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a68:	f7ff bff0 	b.w	8006a4c <__sinit_lock_release>
 8006a6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a70:	6523      	str	r3, [r4, #80]	; 0x50
 8006a72:	4b13      	ldr	r3, [pc, #76]	; (8006ac0 <__sinit+0x68>)
 8006a74:	4a13      	ldr	r2, [pc, #76]	; (8006ac4 <__sinit+0x6c>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a7a:	42a3      	cmp	r3, r4
 8006a7c:	bf04      	itt	eq
 8006a7e:	2301      	moveq	r3, #1
 8006a80:	61a3      	streq	r3, [r4, #24]
 8006a82:	4620      	mov	r0, r4
 8006a84:	f000 f820 	bl	8006ac8 <__sfp>
 8006a88:	6060      	str	r0, [r4, #4]
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	f000 f81c 	bl	8006ac8 <__sfp>
 8006a90:	60a0      	str	r0, [r4, #8]
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 f818 	bl	8006ac8 <__sfp>
 8006a98:	2200      	movs	r2, #0
 8006a9a:	60e0      	str	r0, [r4, #12]
 8006a9c:	2104      	movs	r1, #4
 8006a9e:	6860      	ldr	r0, [r4, #4]
 8006aa0:	f7ff ff82 	bl	80069a8 <std>
 8006aa4:	68a0      	ldr	r0, [r4, #8]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	2109      	movs	r1, #9
 8006aaa:	f7ff ff7d 	bl	80069a8 <std>
 8006aae:	68e0      	ldr	r0, [r4, #12]
 8006ab0:	2202      	movs	r2, #2
 8006ab2:	2112      	movs	r1, #18
 8006ab4:	f7ff ff78 	bl	80069a8 <std>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	61a3      	str	r3, [r4, #24]
 8006abc:	e7d2      	b.n	8006a64 <__sinit+0xc>
 8006abe:	bf00      	nop
 8006ac0:	08006ee4 	.word	0x08006ee4
 8006ac4:	080069f1 	.word	0x080069f1

08006ac8 <__sfp>:
 8006ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aca:	4607      	mov	r7, r0
 8006acc:	f7ff ffac 	bl	8006a28 <__sfp_lock_acquire>
 8006ad0:	4b1e      	ldr	r3, [pc, #120]	; (8006b4c <__sfp+0x84>)
 8006ad2:	681e      	ldr	r6, [r3, #0]
 8006ad4:	69b3      	ldr	r3, [r6, #24]
 8006ad6:	b913      	cbnz	r3, 8006ade <__sfp+0x16>
 8006ad8:	4630      	mov	r0, r6
 8006ada:	f7ff ffbd 	bl	8006a58 <__sinit>
 8006ade:	3648      	adds	r6, #72	; 0x48
 8006ae0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	d503      	bpl.n	8006af0 <__sfp+0x28>
 8006ae8:	6833      	ldr	r3, [r6, #0]
 8006aea:	b30b      	cbz	r3, 8006b30 <__sfp+0x68>
 8006aec:	6836      	ldr	r6, [r6, #0]
 8006aee:	e7f7      	b.n	8006ae0 <__sfp+0x18>
 8006af0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006af4:	b9d5      	cbnz	r5, 8006b2c <__sfp+0x64>
 8006af6:	4b16      	ldr	r3, [pc, #88]	; (8006b50 <__sfp+0x88>)
 8006af8:	60e3      	str	r3, [r4, #12]
 8006afa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006afe:	6665      	str	r5, [r4, #100]	; 0x64
 8006b00:	f7fa fbf7 	bl	80012f2 <__retarget_lock_init_recursive>
 8006b04:	f7ff ff96 	bl	8006a34 <__sfp_lock_release>
 8006b08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006b0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006b10:	6025      	str	r5, [r4, #0]
 8006b12:	61a5      	str	r5, [r4, #24]
 8006b14:	2208      	movs	r2, #8
 8006b16:	4629      	mov	r1, r5
 8006b18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b1c:	f7ff f934 	bl	8005d88 <memset>
 8006b20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b28:	4620      	mov	r0, r4
 8006b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b2c:	3468      	adds	r4, #104	; 0x68
 8006b2e:	e7d9      	b.n	8006ae4 <__sfp+0x1c>
 8006b30:	2104      	movs	r1, #4
 8006b32:	4638      	mov	r0, r7
 8006b34:	f7ff ff62 	bl	80069fc <__sfmoreglue>
 8006b38:	4604      	mov	r4, r0
 8006b3a:	6030      	str	r0, [r6, #0]
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d1d5      	bne.n	8006aec <__sfp+0x24>
 8006b40:	f7ff ff78 	bl	8006a34 <__sfp_lock_release>
 8006b44:	230c      	movs	r3, #12
 8006b46:	603b      	str	r3, [r7, #0]
 8006b48:	e7ee      	b.n	8006b28 <__sfp+0x60>
 8006b4a:	bf00      	nop
 8006b4c:	08006ee4 	.word	0x08006ee4
 8006b50:	ffff0001 	.word	0xffff0001

08006b54 <_fwalk_reent>:
 8006b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b58:	4606      	mov	r6, r0
 8006b5a:	4688      	mov	r8, r1
 8006b5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b60:	2700      	movs	r7, #0
 8006b62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b66:	f1b9 0901 	subs.w	r9, r9, #1
 8006b6a:	d505      	bpl.n	8006b78 <_fwalk_reent+0x24>
 8006b6c:	6824      	ldr	r4, [r4, #0]
 8006b6e:	2c00      	cmp	r4, #0
 8006b70:	d1f7      	bne.n	8006b62 <_fwalk_reent+0xe>
 8006b72:	4638      	mov	r0, r7
 8006b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b78:	89ab      	ldrh	r3, [r5, #12]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d907      	bls.n	8006b8e <_fwalk_reent+0x3a>
 8006b7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b82:	3301      	adds	r3, #1
 8006b84:	d003      	beq.n	8006b8e <_fwalk_reent+0x3a>
 8006b86:	4629      	mov	r1, r5
 8006b88:	4630      	mov	r0, r6
 8006b8a:	47c0      	blx	r8
 8006b8c:	4307      	orrs	r7, r0
 8006b8e:	3568      	adds	r5, #104	; 0x68
 8006b90:	e7e9      	b.n	8006b66 <_fwalk_reent+0x12>

08006b92 <__swhatbuf_r>:
 8006b92:	b570      	push	{r4, r5, r6, lr}
 8006b94:	460e      	mov	r6, r1
 8006b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b9a:	2900      	cmp	r1, #0
 8006b9c:	b096      	sub	sp, #88	; 0x58
 8006b9e:	4614      	mov	r4, r2
 8006ba0:	461d      	mov	r5, r3
 8006ba2:	da07      	bge.n	8006bb4 <__swhatbuf_r+0x22>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	602b      	str	r3, [r5, #0]
 8006ba8:	89b3      	ldrh	r3, [r6, #12]
 8006baa:	061a      	lsls	r2, r3, #24
 8006bac:	d410      	bmi.n	8006bd0 <__swhatbuf_r+0x3e>
 8006bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bb2:	e00e      	b.n	8006bd2 <__swhatbuf_r+0x40>
 8006bb4:	466a      	mov	r2, sp
 8006bb6:	f000 f8fb 	bl	8006db0 <_fstat_r>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	dbf2      	blt.n	8006ba4 <__swhatbuf_r+0x12>
 8006bbe:	9a01      	ldr	r2, [sp, #4]
 8006bc0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006bc4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006bc8:	425a      	negs	r2, r3
 8006bca:	415a      	adcs	r2, r3
 8006bcc:	602a      	str	r2, [r5, #0]
 8006bce:	e7ee      	b.n	8006bae <__swhatbuf_r+0x1c>
 8006bd0:	2340      	movs	r3, #64	; 0x40
 8006bd2:	2000      	movs	r0, #0
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	b016      	add	sp, #88	; 0x58
 8006bd8:	bd70      	pop	{r4, r5, r6, pc}
	...

08006bdc <__smakebuf_r>:
 8006bdc:	898b      	ldrh	r3, [r1, #12]
 8006bde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006be0:	079d      	lsls	r5, r3, #30
 8006be2:	4606      	mov	r6, r0
 8006be4:	460c      	mov	r4, r1
 8006be6:	d507      	bpl.n	8006bf8 <__smakebuf_r+0x1c>
 8006be8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	6123      	str	r3, [r4, #16]
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	6163      	str	r3, [r4, #20]
 8006bf4:	b002      	add	sp, #8
 8006bf6:	bd70      	pop	{r4, r5, r6, pc}
 8006bf8:	ab01      	add	r3, sp, #4
 8006bfa:	466a      	mov	r2, sp
 8006bfc:	f7ff ffc9 	bl	8006b92 <__swhatbuf_r>
 8006c00:	9900      	ldr	r1, [sp, #0]
 8006c02:	4605      	mov	r5, r0
 8006c04:	4630      	mov	r0, r6
 8006c06:	f7ff f917 	bl	8005e38 <_malloc_r>
 8006c0a:	b948      	cbnz	r0, 8006c20 <__smakebuf_r+0x44>
 8006c0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c10:	059a      	lsls	r2, r3, #22
 8006c12:	d4ef      	bmi.n	8006bf4 <__smakebuf_r+0x18>
 8006c14:	f023 0303 	bic.w	r3, r3, #3
 8006c18:	f043 0302 	orr.w	r3, r3, #2
 8006c1c:	81a3      	strh	r3, [r4, #12]
 8006c1e:	e7e3      	b.n	8006be8 <__smakebuf_r+0xc>
 8006c20:	4b0d      	ldr	r3, [pc, #52]	; (8006c58 <__smakebuf_r+0x7c>)
 8006c22:	62b3      	str	r3, [r6, #40]	; 0x28
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	6020      	str	r0, [r4, #0]
 8006c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c2c:	81a3      	strh	r3, [r4, #12]
 8006c2e:	9b00      	ldr	r3, [sp, #0]
 8006c30:	6163      	str	r3, [r4, #20]
 8006c32:	9b01      	ldr	r3, [sp, #4]
 8006c34:	6120      	str	r0, [r4, #16]
 8006c36:	b15b      	cbz	r3, 8006c50 <__smakebuf_r+0x74>
 8006c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f000 f8c9 	bl	8006dd4 <_isatty_r>
 8006c42:	b128      	cbz	r0, 8006c50 <__smakebuf_r+0x74>
 8006c44:	89a3      	ldrh	r3, [r4, #12]
 8006c46:	f023 0303 	bic.w	r3, r3, #3
 8006c4a:	f043 0301 	orr.w	r3, r3, #1
 8006c4e:	81a3      	strh	r3, [r4, #12]
 8006c50:	89a0      	ldrh	r0, [r4, #12]
 8006c52:	4305      	orrs	r5, r0
 8006c54:	81a5      	strh	r5, [r4, #12]
 8006c56:	e7cd      	b.n	8006bf4 <__smakebuf_r+0x18>
 8006c58:	080069f1 	.word	0x080069f1

08006c5c <_raise_r>:
 8006c5c:	291f      	cmp	r1, #31
 8006c5e:	b538      	push	{r3, r4, r5, lr}
 8006c60:	4604      	mov	r4, r0
 8006c62:	460d      	mov	r5, r1
 8006c64:	d904      	bls.n	8006c70 <_raise_r+0x14>
 8006c66:	2316      	movs	r3, #22
 8006c68:	6003      	str	r3, [r0, #0]
 8006c6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006c72:	b112      	cbz	r2, 8006c7a <_raise_r+0x1e>
 8006c74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c78:	b94b      	cbnz	r3, 8006c8e <_raise_r+0x32>
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 f830 	bl	8006ce0 <_getpid_r>
 8006c80:	462a      	mov	r2, r5
 8006c82:	4601      	mov	r1, r0
 8006c84:	4620      	mov	r0, r4
 8006c86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c8a:	f000 b817 	b.w	8006cbc <_kill_r>
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d00a      	beq.n	8006ca8 <_raise_r+0x4c>
 8006c92:	1c59      	adds	r1, r3, #1
 8006c94:	d103      	bne.n	8006c9e <_raise_r+0x42>
 8006c96:	2316      	movs	r3, #22
 8006c98:	6003      	str	r3, [r0, #0]
 8006c9a:	2001      	movs	r0, #1
 8006c9c:	e7e7      	b.n	8006c6e <_raise_r+0x12>
 8006c9e:	2400      	movs	r4, #0
 8006ca0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	4798      	blx	r3
 8006ca8:	2000      	movs	r0, #0
 8006caa:	e7e0      	b.n	8006c6e <_raise_r+0x12>

08006cac <raise>:
 8006cac:	4b02      	ldr	r3, [pc, #8]	; (8006cb8 <raise+0xc>)
 8006cae:	4601      	mov	r1, r0
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	f7ff bfd3 	b.w	8006c5c <_raise_r>
 8006cb6:	bf00      	nop
 8006cb8:	20000044 	.word	0x20000044

08006cbc <_kill_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d07      	ldr	r5, [pc, #28]	; (8006cdc <_kill_r+0x20>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	602b      	str	r3, [r5, #0]
 8006cca:	f7fa f9a3 	bl	8001014 <_kill>
 8006cce:	1c43      	adds	r3, r0, #1
 8006cd0:	d102      	bne.n	8006cd8 <_kill_r+0x1c>
 8006cd2:	682b      	ldr	r3, [r5, #0]
 8006cd4:	b103      	cbz	r3, 8006cd8 <_kill_r+0x1c>
 8006cd6:	6023      	str	r3, [r4, #0]
 8006cd8:	bd38      	pop	{r3, r4, r5, pc}
 8006cda:	bf00      	nop
 8006cdc:	20000ff8 	.word	0x20000ff8

08006ce0 <_getpid_r>:
 8006ce0:	f7fa b990 	b.w	8001004 <_getpid>

08006ce4 <__sread>:
 8006ce4:	b510      	push	{r4, lr}
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cec:	f000 f894 	bl	8006e18 <_read_r>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	bfab      	itete	ge
 8006cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8006cf8:	181b      	addge	r3, r3, r0
 8006cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cfe:	bfac      	ite	ge
 8006d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d02:	81a3      	strhlt	r3, [r4, #12]
 8006d04:	bd10      	pop	{r4, pc}

08006d06 <__swrite>:
 8006d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0a:	461f      	mov	r7, r3
 8006d0c:	898b      	ldrh	r3, [r1, #12]
 8006d0e:	05db      	lsls	r3, r3, #23
 8006d10:	4605      	mov	r5, r0
 8006d12:	460c      	mov	r4, r1
 8006d14:	4616      	mov	r6, r2
 8006d16:	d505      	bpl.n	8006d24 <__swrite+0x1e>
 8006d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f000 f868 	bl	8006df4 <_lseek_r>
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d2e:	81a3      	strh	r3, [r4, #12]
 8006d30:	4632      	mov	r2, r6
 8006d32:	463b      	mov	r3, r7
 8006d34:	4628      	mov	r0, r5
 8006d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3a:	f000 b817 	b.w	8006d6c <_write_r>

08006d3e <__sseek>:
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	460c      	mov	r4, r1
 8006d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d46:	f000 f855 	bl	8006df4 <_lseek_r>
 8006d4a:	1c43      	adds	r3, r0, #1
 8006d4c:	89a3      	ldrh	r3, [r4, #12]
 8006d4e:	bf15      	itete	ne
 8006d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d5a:	81a3      	strheq	r3, [r4, #12]
 8006d5c:	bf18      	it	ne
 8006d5e:	81a3      	strhne	r3, [r4, #12]
 8006d60:	bd10      	pop	{r4, pc}

08006d62 <__sclose>:
 8006d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d66:	f000 b813 	b.w	8006d90 <_close_r>
	...

08006d6c <_write_r>:
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4d07      	ldr	r5, [pc, #28]	; (8006d8c <_write_r+0x20>)
 8006d70:	4604      	mov	r4, r0
 8006d72:	4608      	mov	r0, r1
 8006d74:	4611      	mov	r1, r2
 8006d76:	2200      	movs	r2, #0
 8006d78:	602a      	str	r2, [r5, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f7fa f981 	bl	8001082 <_write>
 8006d80:	1c43      	adds	r3, r0, #1
 8006d82:	d102      	bne.n	8006d8a <_write_r+0x1e>
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	b103      	cbz	r3, 8006d8a <_write_r+0x1e>
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	bd38      	pop	{r3, r4, r5, pc}
 8006d8c:	20000ff8 	.word	0x20000ff8

08006d90 <_close_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	4d06      	ldr	r5, [pc, #24]	; (8006dac <_close_r+0x1c>)
 8006d94:	2300      	movs	r3, #0
 8006d96:	4604      	mov	r4, r0
 8006d98:	4608      	mov	r0, r1
 8006d9a:	602b      	str	r3, [r5, #0]
 8006d9c:	f7fa f98d 	bl	80010ba <_close>
 8006da0:	1c43      	adds	r3, r0, #1
 8006da2:	d102      	bne.n	8006daa <_close_r+0x1a>
 8006da4:	682b      	ldr	r3, [r5, #0]
 8006da6:	b103      	cbz	r3, 8006daa <_close_r+0x1a>
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	bd38      	pop	{r3, r4, r5, pc}
 8006dac:	20000ff8 	.word	0x20000ff8

08006db0 <_fstat_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	4d07      	ldr	r5, [pc, #28]	; (8006dd0 <_fstat_r+0x20>)
 8006db4:	2300      	movs	r3, #0
 8006db6:	4604      	mov	r4, r0
 8006db8:	4608      	mov	r0, r1
 8006dba:	4611      	mov	r1, r2
 8006dbc:	602b      	str	r3, [r5, #0]
 8006dbe:	f7fa f988 	bl	80010d2 <_fstat>
 8006dc2:	1c43      	adds	r3, r0, #1
 8006dc4:	d102      	bne.n	8006dcc <_fstat_r+0x1c>
 8006dc6:	682b      	ldr	r3, [r5, #0]
 8006dc8:	b103      	cbz	r3, 8006dcc <_fstat_r+0x1c>
 8006dca:	6023      	str	r3, [r4, #0]
 8006dcc:	bd38      	pop	{r3, r4, r5, pc}
 8006dce:	bf00      	nop
 8006dd0:	20000ff8 	.word	0x20000ff8

08006dd4 <_isatty_r>:
 8006dd4:	b538      	push	{r3, r4, r5, lr}
 8006dd6:	4d06      	ldr	r5, [pc, #24]	; (8006df0 <_isatty_r+0x1c>)
 8006dd8:	2300      	movs	r3, #0
 8006dda:	4604      	mov	r4, r0
 8006ddc:	4608      	mov	r0, r1
 8006dde:	602b      	str	r3, [r5, #0]
 8006de0:	f7fa f987 	bl	80010f2 <_isatty>
 8006de4:	1c43      	adds	r3, r0, #1
 8006de6:	d102      	bne.n	8006dee <_isatty_r+0x1a>
 8006de8:	682b      	ldr	r3, [r5, #0]
 8006dea:	b103      	cbz	r3, 8006dee <_isatty_r+0x1a>
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	bd38      	pop	{r3, r4, r5, pc}
 8006df0:	20000ff8 	.word	0x20000ff8

08006df4 <_lseek_r>:
 8006df4:	b538      	push	{r3, r4, r5, lr}
 8006df6:	4d07      	ldr	r5, [pc, #28]	; (8006e14 <_lseek_r+0x20>)
 8006df8:	4604      	mov	r4, r0
 8006dfa:	4608      	mov	r0, r1
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	2200      	movs	r2, #0
 8006e00:	602a      	str	r2, [r5, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	f7fa f980 	bl	8001108 <_lseek>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_lseek_r+0x1e>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_lseek_r+0x1e>
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	20000ff8 	.word	0x20000ff8

08006e18 <_read_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4d07      	ldr	r5, [pc, #28]	; (8006e38 <_read_r+0x20>)
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	4608      	mov	r0, r1
 8006e20:	4611      	mov	r1, r2
 8006e22:	2200      	movs	r2, #0
 8006e24:	602a      	str	r2, [r5, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f7fa f90e 	bl	8001048 <_read>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_read_r+0x1e>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_read_r+0x1e>
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	20000ff8 	.word	0x20000ff8

08006e3c <_gettimeofday>:
 8006e3c:	4b02      	ldr	r3, [pc, #8]	; (8006e48 <_gettimeofday+0xc>)
 8006e3e:	2258      	movs	r2, #88	; 0x58
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e46:	4770      	bx	lr
 8006e48:	20000ff8 	.word	0x20000ff8

08006e4c <_init>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	bf00      	nop
 8006e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e52:	bc08      	pop	{r3}
 8006e54:	469e      	mov	lr, r3
 8006e56:	4770      	bx	lr

08006e58 <_fini>:
 8006e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e5a:	bf00      	nop
 8006e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5e:	bc08      	pop	{r3}
 8006e60:	469e      	mov	lr, r3
 8006e62:	4770      	bx	lr
