<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430f5xx_6xxgeneric.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_01638cd25effbf6196ddf4271a031e4f.html">MSP430F5xx_6xx</a></li><li class="navelem"><a class="el" href="dir_1d61ba4bcdf262d3eb15dc223f77c4b3.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_ee20d147c6bce769d704de8469453bf5.html">IAR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">IAR/msp430f5xx_6xxgeneric.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* MSP430 microcontroller.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* This file supports assembler and C development for</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* MSP430F5XX_F6XXGENERIC device.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Texas Instruments, Version 1.0</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* Rev. 1.0, Setup</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">********************************************************************/</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef __msp430F5XX_F6XXGENERIC</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __msp430F5XX_F6XXGENERIC</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//#define __MSP430_HEADER_VERSION__ 1125</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifdef  __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef _SYSTEM_BUILD</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma system_include</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if (((__TID__ &gt;&gt; 8) &amp; 0x7F) != 0x2b)     </span><span class="comment">/* 0x2b = 43 dec */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error msp430f5xx_6xxgeneric.h file for use with ICC430/A430 only</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#pragma language=extended</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DEFC(name, address) __no_init volatile unsigned char name @ address;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) __no_init volatile unsigned short name @ address;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  volatile unsigned short   name; \</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  volatile READ_ONLY unsigned short   name; \</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if __REGISTER_MODEL__ == __REGISTER_MODEL_REG20__</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  void __data20 * volatile</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  volatile unsigned short  </span><span class="comment">/* only short access from C is allowed in small memory model */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DEFA(name, address) __no_init union \</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    volatile unsigned short name##L; \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">    volatile unsigned short name##H; \</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  __ACCESS_20BIT_REG__ name; \</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __IAR_SYSTEMS_ICC__  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ASM__</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFC(name, address) sfrb name = address;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) sfrw name = address;</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DEFCW(name, address) sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;sfrb name_L = address;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;sfrb name_H = address+1;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;sfrw name   = address;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      endm</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) const_sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span>const_sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">const</span> sfrb name_L = address;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">const</span> sfrb name_H = address+1;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">const</span> sfrw name   = address;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      endm</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DEFA(name, address) sfrba name, name##L, name##H, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>sfrba macro name, nameL, nameH, name_L, name_H, address;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;sfrb name_L = address;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;sfrb name_H = address+1;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;sfrw nameL  = address;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;sfrw nameH  = address+2;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;sfrl name   = address;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      endm</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __IAR_SYSTEMS_ASM__*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af035426824dc95b1a1ceb1b591e82a57">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY const</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">* STANDARD BITS</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">  123</a></span>&#160;<span class="preprocessor">#define BIT0                (0x0001u)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT1                (0x0002u)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT2                (0x0004u)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT3                (0x0008u)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT4                (0x0010u)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT5                (0x0020u)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT6                (0x0040u)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT7                (0x0080u)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT8                (0x0100u)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT9                (0x0200u)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITA                (0x0400u)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITB                (0x0800u)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITC                (0x1000u)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITD                (0x2000u)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITE                (0x4000u)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITF                (0x8000u)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">* STATUS REGISTER BITS</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">  144</a></span>&#160;<span class="preprocessor">#define C                   (0x0001u)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">  145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z                   (0x0002u)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">  146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define N                   (0x0004u)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define V                   (0x0100u)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIE                 (0x0008u)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUOFF              (0x0010u)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSCOFF              (0x0020u)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG0                (0x0040u)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG1                (0x0080u)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0                (CPUOFF)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1                (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2                (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3                (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4                (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="comment">/* End #defines for assembler */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_bits           (CPUOFF)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_bits           (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_bits           (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_bits           (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_bits           (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if __MSP430_HEADER_VERSION__ &lt; 1107</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0      _BIS_SR(LPM0_bits)     </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_EXIT _BIC_SR_IRQ(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1      _BIS_SR(LPM1_bits)     </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_EXIT _BIC_SR_IRQ(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2      _BIS_SR(LPM2_bits)     </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_EXIT _BIC_SR_IRQ(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3      _BIS_SR(LPM3_bits)     </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_EXIT _BIC_SR_IRQ(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4      _BIS_SR(LPM4_bits)     </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_EXIT _BIC_SR_IRQ(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">* CPU</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">  201</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MSP430XV2_CPU__  </span><span class="comment">/* Definition to show that it has MSP430XV2 CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#if defined(__MSP430_HAS_T0A2__) || defined(__MSP430_HAS_T1A2__) || defined(__MSP430_HAS_T2A2__) || defined(__MSP430_HAS_T3A2__) \</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A3__) || defined(__MSP430_HAS_T1A3__) || defined(__MSP430_HAS_T2A3__) || defined(__MSP430_HAS_T3A3__) \</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A5__) || defined(__MSP430_HAS_T1A5__) || defined(__MSP430_HAS_T2A5__) || defined(__MSP430_HAS_T3A5__) \</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T0A7__) || defined(__MSP430_HAS_T1A7__) || defined(__MSP430_HAS_T2A7__) || defined(__MSP430_HAS_T3A7__)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxA7__</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0B3__) || defined(__MSP430_HAS_T0B5__) || defined(__MSP430_HAS_T0B7__) \</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1B3__) || defined(__MSP430_HAS_T1B5__) || defined(__MSP430_HAS_T1B7__)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxB7__</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_T0D3__) || defined(__MSP430_HAS_T0D5__) || defined(__MSP430_HAS_T0D7__) \</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"> || defined(__MSP430_HAS_T1D3__) || defined(__MSP430_HAS_T1D5__) || defined(__MSP430_HAS_T1D7__)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_TxD7__</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_A0__) || defined(__MSP430_HAS_USCI_A1__) || defined(__MSP430_HAS_USCI_A2__) || defined(__MSP430_HAS_USCI_A3__)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Ax__</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_USCI_B0__) || defined(__MSP430_HAS_USCI_B1__) || defined(__MSP430_HAS_USCI_B2__) || defined(__MSP430_HAS_USCI_B3__)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_USCI_Bx__</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_A0__) || defined(__MSP430_HAS_EUSCI_A1__) || defined(__MSP430_HAS_EUSCI_A2__) || defined(__MSP430_HAS_EUSCI_A3__)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Ax__</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if defined(__MSP430_HAS_EUSCI_B0__) || defined(__MSP430_HAS_EUSCI_B1__) || defined(__MSP430_HAS_EUSCI_B2__) || defined(__MSP430_HAS_EUSCI_B3__)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __MSP430_HAS_EUSCI_B0__</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define __MSP430_HAS_EUSCI_Bx__</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">* ADC10_A</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ADC10_A__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">  238</a></span>&#160;<span class="preprocessor">#define OFS_ADC10CTL0         (0x0000u)  </span><span class="comment">/* ADC10 Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ef6745c90a0e2df3c7f51f5b2a6e6ff">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL0_L        OFS_ADC10CTL0</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa36c1321cc7bfc1775a3e0dcc05eeaec">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL0_H        OFS_ADC10CTL0+1</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1         (0x0002u)  </span><span class="comment">/* ADC10 Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb721f8a59df85133909df0dd8ba49a">  242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1_L        OFS_ADC10CTL1</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0faf77ae5694f2635825b41651ad12">  243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL1_H        OFS_ADC10CTL1+1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">  244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2         (0x0004u)  </span><span class="comment">/* ADC10 Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dcda28376defd6a5bdc3232823f00ee">  245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2_L        OFS_ADC10CTL2</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0dec63f1acb68571476ae2f2841f8deb">  246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10CTL2_H        OFS_ADC10CTL2+1</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">  247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO           (0x0006u)  </span><span class="comment">/* ADC10 Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af30a73a423dbef4bc3be8892ca540eb9">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO_L          OFS_ADC10LO</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac712ea5352911e3436629134b260192f">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10LO_H          OFS_ADC10LO+1</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI           (0x0008u)  </span><span class="comment">/* ADC10 Window Comparator High Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51f455caa934a1ea40ed8cd6b50bed71">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI_L          OFS_ADC10HI</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e47b21263ab6c3fb4e3177b42d9ce4e">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10HI_H          OFS_ADC10HI+1</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0        (0x000Au)  </span><span class="comment">/* ADC10 Memory Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad10902b88ff9157d91c3a64590a4bdce">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0_L       OFS_ADC10MCTL0</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c6b08b4aa97e0e5a1befdf1119de342">  255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MCTL0_H       OFS_ADC10MCTL0+1</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">  256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0         (0x0012u)  </span><span class="comment">/* ADC10 Conversion Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85c87c6c685534a409c17b59dfa8edfc">  257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0_L        OFS_ADC10MEM0</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857fbc58c7299e89c812a1e6af8e3936">  258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10MEM0_H        OFS_ADC10MEM0+1</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE           (0x001Au)  </span><span class="comment">/* ADC10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1c46c44fce1617d2f47635ecdae25ff">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE_L          OFS_ADC10IE</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02887ab73e5abb1b32fa2ff38b78b739">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IE_H          OFS_ADC10IE+1</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG          (0x001Cu)  </span><span class="comment">/* ADC10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbab47128d7f6f9e0819fecc8eb81354">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG_L         OFS_ADC10IFG</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a58725b0a7994ce9f931307e9416b8">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IFG_H         OFS_ADC10IFG+1</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV           (0x001Eu)  </span><span class="comment">/* ADC10 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae29886d15525e9072f16ad65afdafacb">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV_L          OFS_ADC10IV</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9347901522a11113e2f1464e0f785437">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC10IV_H          OFS_ADC10IV+1</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe5a6e3eeab45dff702f17d11a35324e">  270</a></span>&#160;<span class="preprocessor">#define ADC10SC             (0x0001u)  </span><span class="comment">/* ADC10 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a939189ce54756036e51157ccda8c742a">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ENC            (0x0002u)  </span><span class="comment">/* ADC10 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a08f056ec95bff7f7595ad9eddab784">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ON             (0x0010u)  </span><span class="comment">/* ADC10 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e694dada3062d9b41768c637239dfc5">  273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10MSC            (0x0080u)  </span><span class="comment">/* ADC10 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad04e5483dd87cea9cff502e05814fe2e">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT0           (0x0100u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1199440ce1d1d495baa2ad0bc85f85de">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT1           (0x0200u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2807a8afb50fae34d6fd176c6ca2e6f5">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT2           (0x0400u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65f7eb5f622e3bbfdb7aaf1c28d2561a">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT3           (0x0800u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cd41f88703b95b47888dd4cf8abd39">  280</a></span>&#160;<span class="preprocessor">#define ADC10SC_L           (0x0001u)  </span><span class="comment">/* ADC10 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf34b2f4022bd61b30f702b996f2445e">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ENC_L          (0x0002u)  </span><span class="comment">/* ADC10 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac17fde754a4d656e0279d40371231804">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ON_L           (0x0010u)  </span><span class="comment">/* ADC10 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857572726f2480d9ab35c3f89cde8492">  283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10MSC_L          (0x0080u)  </span><span class="comment">/* ADC10 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* ADC10CTL0 Control Bits */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7ca2d1588deaea67953c6d453614d1a">  286</a></span>&#160;<span class="preprocessor">#define ADC10SHT0_H         (0x0001u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87f31db199eac1f39ac618d7d5374c20">  287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT1_H         (0x0002u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413b172506741317d66835d56d78aaaa">  288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT2_H         (0x0004u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ad77207104a87e226bcf51bc928ac68">  289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT3_H         (0x0008u)  </span><span class="comment">/* ADC10 Sample Hold Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4142323b1abeca2f7bf81d476247804">  291</a></span>&#160;<span class="preprocessor">#define ADC10SHT_0          (0*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabfcc6bb169a7b2df3324ff59717d349">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_1          (1*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ccce705e22c04b63cab79ec9b55688">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_2          (2*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a3ec175f2c2d50c908d9d5342c2a0b">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_3          (3*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0538c6ce245fc8bd63264207306c735">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_4          (4*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a158db6ded0a9ed509f477dc75a1ccd">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_5          (5*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a401c073778a8bc38b424dc6039d08d">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_6          (6*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5615c8a463ac19a4755e5625322ed16f">  298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_7          (7*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac094946e6639c8adf34471f5cbc4ea71">  299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_8          (8*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f70c75cd7a8f6187458417377773ca0">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_9          (9*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac72ff6a9288960f3a62113f02741b3d8">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_10         (10*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a3a84ec9c990f77a61d83abe837387f">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_11         (11*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69bee179040306a34089b01371059ad3">  303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_12         (12*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac83d9aff9b9dbf3420eedc7d9d031a18">  304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_13         (13*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab687da7d124bc8760d48f027bd050aa2">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_14         (14*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedbae8337b3a07ce3a17db81f4096f2a">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHT_15         (15*0x100u) </span><span class="comment">/* ADC10 Sample Hold Select 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3059a187b9bc67f2d9ba76e00fb6c8b9">  309</a></span>&#160;<span class="preprocessor">#define ADC10BUSY           (0x0001u)    </span><span class="comment">/* ADC10 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cda4d97b49126f8ebb7ac2af8057c43">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ0        (0x0002u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afada146ea21dfd8d361f3469f5fb1985">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ1        (0x0004u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee439fe9647683d3b6a221a5e0083d46">  312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL0          (0x0008u)    </span><span class="comment">/* ADC10 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a657906aaa5dbca37602d571d7bf4d8">  313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL1          (0x0010u)    </span><span class="comment">/* ADC10 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19dd13143689ae5d882b14046524b947">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV0           (0x0020u)    </span><span class="comment">/* ADC10 Clock Divider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a664505626149c40b4d8fda352f9f4dec">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV1           (0x0040u)    </span><span class="comment">/* ADC10 Clock Divider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae75b766971ba39f19d3ca17ee37b8610">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV2           (0x0080u)    </span><span class="comment">/* ADC10 Clock Divider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec51f51f01ebf4c34013ccec27989e3c">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10ISSH           (0x0100u)    </span><span class="comment">/* ADC10 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad32f57a706842a092ced5d3733cfb1a9">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHP            (0x0200u)    </span><span class="comment">/* ADC10 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e45b771221b64bcbe75ad3d8c7984e0">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS0           (0x0400u)    </span><span class="comment">/* ADC10 Sample/Hold Source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acef913b925303c12fb89d882492f55b6">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS1           (0x0800u)    </span><span class="comment">/* ADC10 Sample/Hold Source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24facae5578a1ba963dc14e1becda40a">  323</a></span>&#160;<span class="preprocessor">#define ADC10BUSY_L         (0x0001u)    </span><span class="comment">/* ADC10 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3794b8860646eae8600e82fc769b832d">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ0_L      (0x0002u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53037787c10247d053bd6c63af1b91e8">  325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ1_L      (0x0004u)    </span><span class="comment">/* ADC10 Conversion Sequence Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a259af94e998abd220c9d0fc7e6f4f818">  326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL0_L        (0x0008u)    </span><span class="comment">/* ADC10 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20c50653df62ae6c5968e3307acbc441">  327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL1_L        (0x0010u)    </span><span class="comment">/* ADC10 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a545961a09873d499ba15f1ea6d56e45c">  328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV0_L         (0x0020u)    </span><span class="comment">/* ADC10 Clock Divider Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb6c77f8ff66b4430484dab756b960e2">  329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV1_L         (0x0040u)    </span><span class="comment">/* ADC10 Clock Divider Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2a61f0faf674300a8570f518a682c3c">  330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV2_L         (0x0080u)    </span><span class="comment">/* ADC10 Clock Divider Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* ADC10CTL1 Control Bits */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c676f192ba3bfc70c36601bd1d92e7">  333</a></span>&#160;<span class="preprocessor">#define ADC10ISSH_H         (0x0001u)    </span><span class="comment">/* ADC10 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9b2fef5e8ce21f8570b741ffc8ac75b">  334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHP_H          (0x0002u)    </span><span class="comment">/* ADC10 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6060f63fb29c445fbb152b7fd4e0d75f">  335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS0_H         (0x0004u)    </span><span class="comment">/* ADC10 Sample/Hold Source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7916b70ca7e85119bdffc1340abbb4b7">  336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS1_H         (0x0008u)    </span><span class="comment">/* ADC10 Sample/Hold Source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f993272e9dc17dab09d81c07e32a34a">  338</a></span>&#160;<span class="preprocessor">#define ADC10CONSEQ_0        (0*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9260f04b7590d09e824b73d53810294c">  339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_1        (1*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7424f4f850eac3e23c1735630af81e28">  340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_2        (2*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03d39802986ecfd667fac61119e1e0af">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10CONSEQ_3        (3*2u)      </span><span class="comment">/* ADC10 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0916360b5233d8fe027424e8cdbe014c">  343</a></span>&#160;<span class="preprocessor">#define ADC10SSEL_0          (0*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa650f0c0d6fb63ef7f5742b158bef408">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_1          (1*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3289cdeab0004d01a1189493babcdeb0">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_2          (2*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e1eb683f1c01ff2c84b7f2affe0cc3">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SSEL_3          (3*8u)      </span><span class="comment">/* ADC10 Clock Source Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a304d66eedbb947b26f33f59d5f11696a">  348</a></span>&#160;<span class="preprocessor">#define ADC10DIV_0           (0*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9258f829ec7b814dc0e8efe55a4a5a0">  349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_1           (1*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01ef5bb3ed76cfd4ccf4f62b4f5427ef">  350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_2           (2*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ecf5c4614f0a2d9992b546c6a39df7f">  351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_3           (3*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dade254f8a2ed894586fb62d9e1bbc2">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_4           (4*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fef65f6b3a6580520d8c7ada1902f06">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_5           (5*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c9379257e9ffb2fe767c0d5cd81d5d5">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_6           (6*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c01224925367104eaf93fce39f22dcf">  355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DIV_7           (7*0x20u)   </span><span class="comment">/* ADC10 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae32045c5ceee5a88475928803deb4364">  357</a></span>&#160;<span class="preprocessor">#define ADC10SHS_0           (0*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9797610701af836de717d85bd3fd8caa">  358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_1           (1*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9dbecf2dc13bd26ed97274e329cc363">  359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_2           (2*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a549ddb177f48c564253ea07dd05a8568">  360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SHS_3           (3*0x400u)  </span><span class="comment">/* ADC10 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed2767bcf43883aae3c970a7f442ffb">  363</a></span>&#160;<span class="preprocessor">#define ADC10REFBURST       (0x0001u)    </span><span class="comment">/* ADC10 Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6cac23dfa9676387ffc7b062f37ffd3e">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SR             (0x0004u)    </span><span class="comment">/* ADC10 Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbf1f40053381f44bde9a1b72a827db">  365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DF             (0x0008u)    </span><span class="comment">/* ADC10 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ef1f1c1dd06bb0b514311ba6a785657">  366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10RES            (0x0010u)    </span><span class="comment">/* ADC10 Resolution Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed9604eb677105e6b09442db119ecf3">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV0          (0x0100u)    </span><span class="comment">/* ADC10 predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa48b9e56a21cca3867ca3b6ef5dba94d">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV1          (0x0200u)    </span><span class="comment">/* ADC10 predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af00a479009f4a1f8002ddd8e8430aa05">  371</a></span>&#160;<span class="preprocessor">#define ADC10REFBURST_L     (0x0001u)    </span><span class="comment">/* ADC10 Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0522e0d838d8c76487fcaf93d94ca500">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SR_L           (0x0004u)    </span><span class="comment">/* ADC10 Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacc5506e416ac2b87df51f8b17a40b2f">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10DF_L           (0x0008u)    </span><span class="comment">/* ADC10 Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee55b4e91cfc7751040115ccb26414ac">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10RES_L          (0x0010u)    </span><span class="comment">/* ADC10 Resolution Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* ADC10CTL2 Control Bits */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b547b674786f4d6f1c26944aa7f0516">  377</a></span>&#160;<span class="preprocessor">#define ADC10PDIV0_H        (0x0001u)    </span><span class="comment">/* ADC10 predivider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e1c9d4f6165601d44258132acd72d27">  378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV1_H        (0x0002u)    </span><span class="comment">/* ADC10 predivider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09573c5d1c08c249f650045451d68921">  380</a></span>&#160;<span class="preprocessor">#define ADC10PDIV_0         (0x0000u)    </span><span class="comment">/* ADC10 predivider /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c91a2a11d662b06bdd932557a620382">  381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_1         (0x0100u)    </span><span class="comment">/* ADC10 predivider /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b67029e13fb6368f465bcc043335152">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_2         (0x0200u)    </span><span class="comment">/* ADC10 predivider /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69194e491d8132cc34ff359d6a4dc5b4">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV_3         (0x0300u)    </span><span class="comment">/* ADC10 predivider reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac57f787ab14a617cdaff3d09b48815aa">  385</a></span>&#160;<span class="preprocessor">#define ADC10PDIV__1        (0x0000u)    </span><span class="comment">/* ADC10 predivider /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af69c663ee907096756d9357a4794329e">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV__4        (0x0100u)    </span><span class="comment">/* ADC10 predivider /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5c0f0179b8b6e81644d004afd81097c">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10PDIV__64       (0x0200u)    </span><span class="comment">/* ADC10 predivider /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* ADC10MCTL0 Control Bits */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9110fbd15a6f8b3eec3275289a53de0f">  390</a></span>&#160;<span class="preprocessor">#define ADC10INCH0          (0x0001u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11a9ce1d06f401c6ef897920fe42c290">  391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH1          (0x0002u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d379ca70df0f820b33b7d1d6a0f9562">  392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH2          (0x0004u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f63202d8629284ec8a361411cc6a68">  393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH3          (0x0008u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeb5cf7191b5ab832d8dd5614e811379">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF0          (0x0010u)    </span><span class="comment">/* ADC10 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d726d3509a182bbb663bc4348e71ef7">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF1          (0x0020u)    </span><span class="comment">/* ADC10 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a318a1ecc3cd6e41674d5ddecd50994b1">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF2          (0x0040u)    </span><span class="comment">/* ADC10 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* ADC10MCTL0 Control Bits */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c2982b6240efb88c018ee9e782ccd72">  399</a></span>&#160;<span class="preprocessor">#define ADC10INCH0_L        (0x0001u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15b72f6fef0b52aa0b77b0d7945898">  400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH1_L        (0x0002u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a552fd8919538c77a2acc4cba350363de">  401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH2_L        (0x0004u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1357173e5da9778f155f04133647a65">  402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH3_L        (0x0008u)    </span><span class="comment">/* ADC10 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2551d9315a28a11188fa754a0b422cb8">  403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF0_L        (0x0010u)    </span><span class="comment">/* ADC10 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69b8794fb10ed8a53b5d97d45e2e5f73">  404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF1_L        (0x0020u)    </span><span class="comment">/* ADC10 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a652f47307232bd4b405fbe338272f57c">  405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF2_L        (0x0040u)    </span><span class="comment">/* ADC10 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2acfead4ca11461ba8c3f20d187fcebb">  407</a></span>&#160;<span class="preprocessor">#define ADC10INCH_0         (0)         </span><span class="comment">/* ADC10 Input Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a317466306d1f6355bcea34173ea5b51c">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_1         (1)         </span><span class="comment">/* ADC10 Input Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a5719260200e8f4434958ca400e45fb">  409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_2         (2)         </span><span class="comment">/* ADC10 Input Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a721a3dca252cae739bb6e172f77357b9">  410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_3         (3)         </span><span class="comment">/* ADC10 Input Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab37fec345d3c40a7c3561d045f031e73">  411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_4         (4)         </span><span class="comment">/* ADC10 Input Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa25ad7cac5d7f455a826eac5959554d1">  412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_5         (5)         </span><span class="comment">/* ADC10 Input Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a982b03d4abbba858cdfe1b0bc9fba649">  413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_6         (6)         </span><span class="comment">/* ADC10 Input Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcf9b6bf071f08db42a05f3eeee15efd">  414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_7         (7)         </span><span class="comment">/* ADC10 Input Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a728598b8b72597c4b336960f3adbee37">  415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_8         (8)         </span><span class="comment">/* ADC10 Input Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a404b32042101a21869516fb8c396eab7">  416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_9         (9)         </span><span class="comment">/* ADC10 Input Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a37bbc7695ed64d2b6f033f9feb2ba013">  417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_10        (10)        </span><span class="comment">/* ADC10 Input Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4397c3b1d246aa5a2dbe0c8be1beacca">  418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_11        (11)        </span><span class="comment">/* ADC10 Input Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6fee804a642ef589a3922b9f4ae1fd9">  419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_12        (12)        </span><span class="comment">/* ADC10 Input Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b4ab79ea449490a9d6ae32171b1f139">  420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_13        (13)        </span><span class="comment">/* ADC10 Input Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0df38f6d8b1ab1636159811d089ad45">  421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_14        (14)        </span><span class="comment">/* ADC10 Input Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39c756d22a6d4f3eefe83f625f4a242d">  422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INCH_15        (15)        </span><span class="comment">/* ADC10 Input Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ec70cdaca19d2db58e6079a11632909">  424</a></span>&#160;<span class="preprocessor">#define ADC10SREF_0         (0*0x10u)    </span><span class="comment">/* ADC10 Select Reference 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0497020f959587643aa7e45edc0a86a9">  425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_1         (1*0x10u)    </span><span class="comment">/* ADC10 Select Reference 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc96a18b0e78a7dcf174628f6404685f">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_2         (2*0x10u)    </span><span class="comment">/* ADC10 Select Reference 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2cb5daba379d8a2bccccc658ba41471">  427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_3         (3*0x10u)    </span><span class="comment">/* ADC10 Select Reference 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad214865209e4ab02e2c07924a21204c">  428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_4         (4*0x10u)    </span><span class="comment">/* ADC10 Select Reference 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac341765b3eca0c419dd36c9b3d9d13e2">  429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_5         (5*0x10u)    </span><span class="comment">/* ADC10 Select Reference 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bd84b57e9b1dc58b0e3d6e69730a0fe">  430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_6         (6*0x10u)    </span><span class="comment">/* ADC10 Select Reference 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafd0408abeae2c384e33ad6d1acedd67">  431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10SREF_7         (7*0x10u)    </span><span class="comment">/* ADC10 Select Reference 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* ADC10IE Interrupt Enable Bits */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb595a63324c29b96384f188d82b3b7">  434</a></span>&#160;<span class="preprocessor">#define ADC10IE0            (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78bac3e73a9e1fef6ba5d082c920ffcf">  435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIE           (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34043a999d933d0aa9f82523bfdac34f">  436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIE           (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bd3a1151ea3610493f174acac5a889">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIE           (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fbf434ffcc6bf90eaf13d4cb9f16192">  438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIE           (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accff983733c0bac1a26a7560039d43d2">  439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIE          (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* ADC10IE Interrupt Enable Bits */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4727e4cfabd16f9eef63fdca6b09292d">  442</a></span>&#160;<span class="preprocessor">#define ADC10IE0_L          (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2548117532bede2e83739df5ffa99c32">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIE_L         (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt enable for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8e326973e52cba63fa441b3c6f81a86">  444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIE_L         (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt enable for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56578a95b3a9dfe9d69dd66b0d22985a">  445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIE_L         (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt enable for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e2b5b2a51a666c3ccc78f0bd18c98d1">  446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIE_L         (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb7c8f630e92a7935498e833dedc282">  447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIE_L        (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* ADC10IFG Interrupt Flag Bits */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d8a96086b9d3cd548d3903910b24fc">  450</a></span>&#160;<span class="preprocessor">#define ADC10IFG0           (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ed5b6c1391def2aeeb8bb5e0956dca8">  451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIFG          (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e12164469f8b0b5dbd2e3c2c110c01a">  452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIFG          (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade26aeb4eb767116928a86e27638b729">  453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIFG          (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca243d41fb693f6915ead8407ecb58cc">  454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIFG          (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2004ecdbde34bae10b96a95aa73da22">  455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIFG         (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* ADC10IFG Interrupt Flag Bits */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5426f0c207f6d0fda9cea30f9412920c">  458</a></span>&#160;<span class="preprocessor">#define ADC10IFG0_L         (0x0001u)    </span><span class="comment">/* ADC10_A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81f6dd143336990a0569218a440a688d">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10INIFG_L        (0x0002u)    </span><span class="comment">/* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01db79eb3772f88e0d10f0ab34ce3f4f">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10LOIFG_L        (0x0004u)    </span><span class="comment">/* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a810db92161bfceeef6d16f35136ca98e">  461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10HIIFG_L        (0x0008u)    </span><span class="comment">/* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d2d9213fc77f01c34e9ceb2664db957">  462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10OVIFG_L        (0x0010u)    </span><span class="comment">/* ADC10_A ADC10MEM overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a37ab187c9d20896f9437ac39d289b8bc">  463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10TOVIFG_L       (0x0020u)    </span><span class="comment">/* ADC10_A conversion-time-overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* ADC10IV Definitions */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6812be274b05cecf93925e6a5fa1bf63">  466</a></span>&#160;<span class="preprocessor">#define ADC10IV_NONE        (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad8ce05a10764aba56ad8be494f99243">  467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10OVIFG  (0x0002u)    </span><span class="comment">/* ADC10OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a385a81394dc504510fb8b1111dc18909">  468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10TOVIFG (0x0004u)    </span><span class="comment">/* ADC10TOVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab32e521497b3959e6c2b2dc78ac93ccd">  469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10HIIFG  (0x0006u)    </span><span class="comment">/* ADC10HIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa91e7a9c8f0e58a6ab9d4ef8d54e5d50">  470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10LOIFG  (0x0008u)    </span><span class="comment">/* ADC10LOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec646eab0a35ac69da5c66f5ce4ecf76">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10INIFG  (0x000Au)    </span><span class="comment">/* ADC10INIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e2ddc49e6b3b257a585965a62ac6e1b">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC10IV_ADC10IFG    (0x000Cu)    </span><span class="comment">/* ADC10IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">* ADC12 PLUS</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_ADC12_PLUS__     </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">  480</a></span>&#160;<span class="preprocessor">#define OFS_ADC12CTL0         (0x0000u)  </span><span class="comment">/* ADC12+ Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad86ee87b4e57f74433c4147ecae9e0f2">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL0_L        OFS_ADC12CTL0</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa367dad580d29478995233ce70f9f003">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL0_H        OFS_ADC12CTL0+1</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1         (0x0002u)  </span><span class="comment">/* ADC12+ Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab551ffffeab60869d6773e9d3c8f7e20">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1_L        OFS_ADC12CTL1</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27a4b313605eb9a7871df4af57a626fc">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL1_H        OFS_ADC12CTL1+1</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">  486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2         (0x0004u)  </span><span class="comment">/* ADC12+ Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a036599166cec83fb3f128ae3e4090229">  487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2_L        OFS_ADC12CTL2</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57759aa42ad8ffce5a18103e96929b60">  488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12CTL2_H        OFS_ADC12CTL2+1</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFG          (0x000Au)  </span><span class="comment">/* ADC12+ Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4db3680d56c1c84e1db9b2ab2454c0b2">  490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFG_L         OFS_ADC12IFG</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae240ef59dd4baa4c7a5e1bc91e58216">  491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IFG_H         OFS_ADC12IFG+1</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">  492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IE           (0x000Cu)  </span><span class="comment">/* ADC12+ Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af129b701e957b893a9328eb4ffd9d929">  493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IE_L          OFS_ADC12IE</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bc96c7d80f93242f85fec9936eef46a">  494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IE_H          OFS_ADC12IE+1</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV           (0x000Eu)  </span><span class="comment">/* ADC12+ Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85927b7248650c96bbdc1350aff45752">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV_L          OFS_ADC12IV</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fb2f1aa275b5cfb9deaf716b9fb1395">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12IV_H          OFS_ADC12IV+1</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">  499</a></span>&#160;<span class="preprocessor">#define OFS_ADC12MEM0         (0x0020u)  </span><span class="comment">/* ADC12 Conversion Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1158c59b23f42a53b9b7712e750c45b">  500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM0_L        OFS_ADC12MEM0</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af12aff6ec9022fbbebb0b672957e9335">  501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM0_H        OFS_ADC12MEM0+1</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">  502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1         (0x0022u)  </span><span class="comment">/* ADC12 Conversion Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2cdcd2b6e2396099d2e1526fcc40178c">  503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1_L        OFS_ADC12MEM1</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e9fc9a27bdd6e361fc76c175a99a402">  504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM1_H        OFS_ADC12MEM1+1</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">  505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2         (0x0024u)  </span><span class="comment">/* ADC12 Conversion Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9da0b1a78e220a090074f6e14a77fc6f">  506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2_L        OFS_ADC12MEM2</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae6a7a3cc3c31b91b1e8a0ac729787c8">  507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM2_H        OFS_ADC12MEM2+1</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">  508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3         (0x0026u)  </span><span class="comment">/* ADC12 Conversion Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2640585494cdc8b29ab7a3b737ebd333">  509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3_L        OFS_ADC12MEM3</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a363551bccc4c4deb7843b64bfc9e5da4">  510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM3_H        OFS_ADC12MEM3+1</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">  511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4         (0x0028u)  </span><span class="comment">/* ADC12 Conversion Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2467778c65497a1b2bf2608ff07eb86">  512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4_L        OFS_ADC12MEM4</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8714ff9424a950605efb51b29ff5a0d">  513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM4_H        OFS_ADC12MEM4+1</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">  514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5         (0x002Au)  </span><span class="comment">/* ADC12 Conversion Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaee3eb5250bdd9a1d302397a2f0b499d">  515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5_L        OFS_ADC12MEM5</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a559476c6135e6710dff2126f1603b08c">  516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM5_H        OFS_ADC12MEM5+1</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">  517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6         (0x002Cu)  </span><span class="comment">/* ADC12 Conversion Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac089d2c0b1cd6acf04cd33eb4fe31180">  518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6_L        OFS_ADC12MEM6</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2793cab1a7bcfe0d1eab54f679307d1a">  519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM6_H        OFS_ADC12MEM6+1</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">  520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7         (0x002Eu)  </span><span class="comment">/* ADC12 Conversion Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae837552ce2bb747ccfce7d0cb0bb4a39">  521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7_L        OFS_ADC12MEM7</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3de02f6fa31b9ebe6e051ca62a5d8877">  522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM7_H        OFS_ADC12MEM7+1</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">  523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8         (0x0030u)  </span><span class="comment">/* ADC12 Conversion Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f5d950a1f31b0c472d17de01ff5bb51">  524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8_L        OFS_ADC12MEM8</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3010cb27ad17819ad069a9a49b74584">  525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM8_H        OFS_ADC12MEM8+1</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">  526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9         (0x0032u)  </span><span class="comment">/* ADC12 Conversion Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a098d8a0c3c2b5376009cbe34d59eb7">  527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9_L        OFS_ADC12MEM9</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726cea8d0bd86f34dad6985268f09330">  528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM9_H        OFS_ADC12MEM9+1</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">  529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10        (0x0034u)  </span><span class="comment">/* ADC12 Conversion Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3329af88ea1f90049a7ea91c043409e">  530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10_L       OFS_ADC12MEM10</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d9cd09e531fdab5c62ba48556009d5b">  531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM10_H       OFS_ADC12MEM10+1</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">  532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11        (0x0036u)  </span><span class="comment">/* ADC12 Conversion Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afffc86ffe0ca29843453f85924f55c6a">  533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11_L       OFS_ADC12MEM11</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaddf3b8a945317fbf03aba01d885a2bf">  534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM11_H       OFS_ADC12MEM11+1</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">  535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12        (0x0038u)  </span><span class="comment">/* ADC12 Conversion Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adddb5f45bbdf9d31ba8c5c3c762a1a45">  536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12_L       OFS_ADC12MEM12</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa68eea1d05d5e44725b256c0a255de64">  537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM12_H       OFS_ADC12MEM12+1</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">  538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13        (0x003Au)  </span><span class="comment">/* ADC12 Conversion Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a728759fff57ac3b53cbe2c4ba70202e1">  539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13_L       OFS_ADC12MEM13</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3867edb8220a32146ac4e5c49715599f">  540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM13_H       OFS_ADC12MEM13+1</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">  541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14        (0x003Cu)  </span><span class="comment">/* ADC12 Conversion Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97e12717da5b7f8b43bd7fb1279fd325">  542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14_L       OFS_ADC12MEM14</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd1776255d873dbcb45e02747c5b9033">  543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM14_H       OFS_ADC12MEM14+1</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">  544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15        (0x003Eu)  </span><span class="comment">/* ADC12 Conversion Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4431eb2d8c446d689cc991fdb61bf929">  545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15_L       OFS_ADC12MEM15</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92fd9aef71e7ba21ba4a9f3a298a32c9">  546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MEM15_H       OFS_ADC12MEM15+1</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4855b48221440f42ce3c73b914bb7d23">  547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM_           ADC12MEM  </span><span class="comment">/* ADC12 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">  549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM            ADC12MEM0 </span><span class="comment">/* ADC12 Conversion Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM            ((int*) &amp;ADC12MEM0) </span><span class="comment">/* ADC12 Conversion Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac108ed59076dd10da79fa2a60e4dbed1">  554</a></span>&#160;<span class="preprocessor">#define OFS_ADC12MCTL0        (0x0010u)  </span><span class="comment">/* ADC12 Memory Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a159d37f212a176e7690d8a261e591f8b">  555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL1        (0x0011u)  </span><span class="comment">/* ADC12 Memory Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4431730fb0c36c793d9c43747a97b8cb">  556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL2        (0x0012u)  </span><span class="comment">/* ADC12 Memory Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e2d7ba201f4244f9d04d864c735a52e">  557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL3        (0x0013u)  </span><span class="comment">/* ADC12 Memory Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4d239b463c1a49191709ee137c0d8dc">  558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL4        (0x0014u)  </span><span class="comment">/* ADC12 Memory Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00a583131c6b83622c786a71b51588e5">  559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL5        (0x0015u)  </span><span class="comment">/* ADC12 Memory Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abde3ccb249edd50c4bdb3d51ded01b8b">  560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL6        (0x0016u)  </span><span class="comment">/* ADC12 Memory Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afce01ab7917966cf7a060765a0ec1f70">  561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL7        (0x0017u)  </span><span class="comment">/* ADC12 Memory Control 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a451cb18f52f914a7c4e8e7c43bfdc954">  562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL8        (0x0018u)  </span><span class="comment">/* ADC12 Memory Control 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7f642ac44acead903af53d1affa6eb4">  563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL9        (0x0019u)  </span><span class="comment">/* ADC12 Memory Control 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada28202f8f0f9f2f39e890f6025c4846">  564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL10       (0x001Au)  </span><span class="comment">/* ADC12 Memory Control 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2923e995cd17a5651a9b8046c5807a07">  565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL11       (0x001Bu)  </span><span class="comment">/* ADC12 Memory Control 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add46b4e589057d3cf1cc4bf2de464367">  566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL12       (0x001Cu)  </span><span class="comment">/* ADC12 Memory Control 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a280941833a0f5bb3a50795d787a75eed">  567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL13       (0x001Du)  </span><span class="comment">/* ADC12 Memory Control 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad123df14967003ed72af7e1467d4be20">  568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL14       (0x001Eu)  </span><span class="comment">/* ADC12 Memory Control 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f2d7d193089c0424e775b9f1effe0fe">  569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_ADC12MCTL15       (0x001Fu)  </span><span class="comment">/* ADC12 Memory Control 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abde1a67fda063246578f77d48a0e43eb">  570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL_          ADC12MCTL </span><span class="comment">/* ADC12 Memory Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0607a646e6acfcd38483e838c4e3d045">  572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL           ADC12MCTL0 </span><span class="comment">/* ADC12 Memory Control (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL           ((char*) &amp;ADC12MCTL0) </span><span class="comment">/* ADC12 Memory Control (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3944e53294d18cc4a82f65f9238c82a">  578</a></span>&#160;<span class="preprocessor">#define ADC12SC             (0x0001u)  </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87740f831ba3f5f9963b6745c78e713c">  579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ENC            (0x0002u)  </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9f47e6347892781a80e83e90890e037">  580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIE          (0x0004u)  </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd7be0fb0cf4f511f5549de2810337dc">  581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIE           (0x0008u)  </span><span class="comment">/* ADC12 Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33226cf6b99395472e9379e4b6042c88">  582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ON             (0x0010u)  </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa512270a768e132b51fd86286d124600">  583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REFON          (0x0020u)  </span><span class="comment">/* ADC12 Reference on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e081daba862f03d0aecd959a7104fe1">  584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REF2_5V        (0x0040u)  </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c4854de9e965e37113d4b4288e4d6c">  585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MSC            (0x0080u)  </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4afa51a790df6a2b550bfb0028f6d7fb">  586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT00          (0x0100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5d9cdf1d59c1f1567aafc3860ef8e05">  587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT01          (0x0200u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afca6f471b0dfd474ca69868f797be869">  588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT02          (0x0400u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a013fedd5e443f02b3d0d95e66ae4db19">  589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT03          (0x0800u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad07b282d5f85fedad7ffa5456cc23c5">  590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT10          (0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8b596f74201bef97d416826f929ea9">  591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT11          (0x2000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa75def8aaf197449e2b9be350f7cfd13">  592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT12          (0x4000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfefaf555e8ef50ea7632e637129dc59">  593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT13          (0x8000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9efb2645b97a858e56c8835ebfa6901">  596</a></span>&#160;<span class="preprocessor">#define ADC12SC_L           (0x0001u)  </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cb56165e00e9ce8d864f135e140f6ea">  597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ENC_L          (0x0002u)  </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a359dcc6fda7f52adbfd4b19126aba7f1">  598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TOVIE_L        (0x0004u)  </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a711a62fdbdd6e483347ec9e910283d16">  599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12OVIE_L         (0x0008u)  </span><span class="comment">/* ADC12 Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af770ad3027baf35bdd660013767b8ad0">  600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ON_L           (0x0010u)  </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91067f5f379bd9476110e1452de2af69">  601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REFON_L        (0x0020u)  </span><span class="comment">/* ADC12 Reference on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12c30bb81a398d9982a2cee6d0f64123">  602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REF2_5V_L      (0x0040u)  </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0271d720cdcd8163e40e98398df5f11">  603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12MSC_L          (0x0080u)  </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ff10052ddb32029344b219d32d6a7cf">  606</a></span>&#160;<span class="preprocessor">#define ADC12SHT00_H        (0x0001u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadb2d327564948df866adf683bfd25dc">  607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT01_H        (0x0002u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ddf8420acac70bf359c65bdc4d9faf">  608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT02_H        (0x0004u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83bd055330a0fdba6d96f67fb70f5205">  609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT03_H        (0x0008u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08693f14bf978efcbb27ccf264026d4f">  610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT10_H        (0x0010u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac817db26a4528558c12ede36597098ea">  611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT11_H        (0x0020u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31153f6d614b10a634b3c9c18e7bb53e">  612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT12_H        (0x0040u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab517d2b0cf217bcb4588d0743800e4f2">  613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT13_H        (0x0080u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae86fb354bdde2f59e3f22df56f8243a0">  615</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_0         (0*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55ab2d2c0e831de71dd81dad23152d37">  616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_1         (1*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae1b29e4446c1cab5e663f2af69a5913">  617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_2         (2*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae439bad05608dd0a0f09c44fa2ef9bad">  618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_3         (3*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabf6bca29ca5fe029917c243e2f7469b">  619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_4         (4*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a6d1863eb08fb2474ce080aa69d7b46">  620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_5         (5*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7d1df0a9fd6e0f2f88517fe3c43a503">  621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_6         (6*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2714cf3d242a20630d46a0e04bde0e80">  622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_7         (7*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f63ec12b8b600caddb535c771b5df46">  623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_8         (8*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0dc03795a66b114e12d7f7e73a6c70b">  624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_9         (9*0x100u)  </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bcc65ec56910a15a623ca838c7f4fb">  625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_10        (10*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d6249f3f6caa1342821e837355b254a">  626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_11        (11*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eedd624793f7ebe1c74bb1ee49d86f4">  627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_12        (12*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7788719acaccfbd4370dc51960a9f6ce">  628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_13        (13*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d9d3a0c02332cf1e78835f5c9cd403">  629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_14        (14*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec73de83500211145925f2f6b909f70">  630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT0_15        (15*0x100u) </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16c51ff90074ae69a9f6038093eff46b">  632</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_0         (0*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6894aaba4ae6aefcd9c1aab9b2fab23c">  633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_1         (1*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee85694b9bef2868f0bdc4c2d2120c49">  634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_2         (2*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a603c85ed63325d797ca38d306718411f">  635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_3         (3*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad45ee6d0387b0bcc996bdbc780411cab">  636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_4         (4*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae74efcf3d21e56a5074540882eb6ea14">  637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_5         (5*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddd3696b42e5da3beb0640e9838d0b1">  638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_6         (6*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56ee97387a70af1ba63a03aa54ab95f2">  639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_7         (7*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97fd3415bb1b3d92495e0aa228e5b2ce">  640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_8         (8*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1acd81b09f6bb430bc791cc79419701">  641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_9         (9*0x1000u)  </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2eae942125d85dec25ebf24538c321f1">  642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_10        (10*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c46c445cf62d1aa05bd457635eafa2e">  643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_11        (11*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e5f6c39b204efb922bbf972d9d82490">  644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_12        (12*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04c78f4866f88aa082d29366fa938d56">  645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_13        (13*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf90a0cdf08a4265b6037042e5006801">  646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_14        (14*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a006950a66082d27d318936a532faa758">  647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHT1_15        (15*0x1000u) </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8cb23413816af3999cf4cc0491a0113">  650</a></span>&#160;<span class="preprocessor">#define ADC12BUSY           (0x0001u)    </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bc48c7a9b4ff03f94edc2ec283e1c4e">  651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ0        (0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb2a47dbaf5847947b147a3f8646c108">  652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ1        (0x0004u)    </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab965bd2cfec22cafb1aed8f5a7880c35">  653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL0          (0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad151f7d0b44ea32f6afc2a00a0ca770a">  654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL1          (0x0010u)    </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a590c2a8cf2d0e49e1c545899fa48cfb9">  655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV0           (0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef1dd56cfc41e6a75e51756da633279b">  656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV1           (0x0040u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acae161911238b7c3de9f2c87f9d81c63">  657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV2           (0x0080u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add1fa792e3af462b66cbeaa8b8795a00">  658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12ISSH           (0x0100u)    </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15a8cf0e7ff93e202883e08792009c73">  659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHP            (0x0200u)    </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a953a2570a4a4f7e3bbd384ea821b9eb5">  660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS0           (0x0400u)    </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b830c57b3deec7c28231992494f7f90">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS1           (0x0800u)    </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a72d23849be9742ae6a534310b77f53">  662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD0     (0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a148e26eaab83d046c3e36d918eabe1">  663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD1     (0x2000u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a341fa35b1783e6f805ba6c4eec1d9921">  664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD2     (0x4000u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac497e782c27c2d40a12cc42236423b76">  665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD3     (0x8000u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad03a74f7d0e2c26dc24e651c70fa0dc5">  668</a></span>&#160;<span class="preprocessor">#define ADC12BUSY_L         (0x0001u)    </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40491cea184ecb0cf2a024f0f36ce9c8">  669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ0_L      (0x0002u)    </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fdfaba10ac489f354ae98e9028cfdb3">  670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ1_L      (0x0004u)    </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf3bca1ccb39fdcc0caa62b489629240">  671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL0_L        (0x0008u)    </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae72ae9c218480d8967ae9971552ea5d8">  672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL1_L        (0x0010u)    </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8667dee145cfdbb3c6194b10243c7ce2">  673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV0_L         (0x0020u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd4c1e7f891507d71c4164b7d2b1da4c">  674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV1_L         (0x0040u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2199f5b6ac99a4208352e5e3da12a31">  675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV2_L         (0x0080u)    </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7ebee37552043e190dc7aca7d3d6f61">  678</a></span>&#160;<span class="preprocessor">#define ADC12ISSH_H         (0x0001u)    </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4600ef8211355e02569af27cc7530679">  679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHP_H          (0x0002u)    </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0de8aab4db4845b5d51d5116da2939e3">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS0_H         (0x0004u)    </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93492bd10d24e252e392a20f714a689b">  681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS1_H         (0x0008u)    </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9a24237acafe9d2552f6218a37c4f90">  682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD0_H   (0x0010u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82f4737ff52fa481f819e40961f6b898">  683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD1_H   (0x0020u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a657b3cc05c2349705990138c2e4d2946">  684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD2_H   (0x0040u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade6f93be70bf12cf9dd4c80765c0fd27">  685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD3_H   (0x0080u)    </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fcfb573a52ecf1e196f6d46e040f2d3">  687</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_0        (0*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ab8250effa13fb1005bf20b26ba953d">  688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_1        (1*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73bd5978cfc652c2f3fadf86c0988d09">  689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_2        (2*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e50063edd30394f17edfbe111c24e0e">  690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CONSEQ_3        (3*2u)      </span><span class="comment">/* ADC12 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f9982631672657a083aff3e82b32492">  692</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_0          (0*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c57e0e83e0a96533030692b6abeadba">  693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_1          (1*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cbce19a3587ddf32321d4bf4b3ccd2">  694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_2          (2*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282ad49c607bc593b130e6baf42713e2">  695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SSEL_3          (3*8u)      </span><span class="comment">/* ADC12 Clock Source Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42fec7ac31706cd848e51b06a313cfbd">  697</a></span>&#160;<span class="preprocessor">#define ADC12DIV_0           (0*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e3cdde93affa5b151ececa89ecbcf55">  698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_1           (1*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae61bed7b3ba4f78cc4656f14c296fd89">  699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_2           (2*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1ca417793bffca012d423fcee19e7b3">  700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_3           (3*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb8741c7fcd859182216e0c607b6de08">  701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_4           (4*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a848b4b2438398e25e1a068a239a56b4a">  702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_5           (5*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74db7ea8220551f9677dfa893ef80ccb">  703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_6           (6*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13f56ea1e43b1fbf26051f33c9963e40">  704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DIV_7           (7*0x20u)   </span><span class="comment">/* ADC12 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1fc0b5c419ddc004096d5aac81deb36">  706</a></span>&#160;<span class="preprocessor">#define ADC12SHS_0           (0*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbd90fb88c5f5703545191a38988d65d">  707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_1           (1*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d04ccf2e5c35689d0e93da95518fbb6">  708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_2           (2*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3518a5ad46ddac878608ee0a8052045">  709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SHS_3           (3*0x400u)  </span><span class="comment">/* ADC12 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58fee089ebe96903733e19097b787ec0">  711</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_0     (0*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25225001aafdae77d778ea89b7940615">  712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_1     (1*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fb1c1d0b286ebdc7cbf979ecf28de0b">  713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_2     (2*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e175b27652b8270278ecbca0a5e367c">  714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_3     (3*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196f862b518bb7feaa3e4bd0a7a6e8f0">  715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_4     (4*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5080d93f7ef5e6a84e80727bb976b6c">  716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_5     (5*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82a577242b60d4e254876b8c0afaa99d">  717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_6     (6*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1fef0a41c317c43c2464901167d32df">  718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_7     (7*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16b46e1eb4c8646dfd50e9a9e0af6e54">  719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_8     (8*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21711201a02160d7139e81285be3f316">  720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_9     (9*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42f645a92e0e90574489d6ef63e3db20">  721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_10    (10*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ff5032c96a0e39c4060343ce65cef4">  722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_11    (11*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ac13d984d9672c3a284996d850a8d74">  723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_12    (12*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01b87c2907d81ba7f96ce0226a44af71">  724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_13    (13*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f9e038f047ff9fa86c57ddb39588cfe">  725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_14    (14*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6dd4bbc6853cb4bf36c0bcb3e8d8d08">  726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12CSTARTADD_15    (15*0x1000u) </span><span class="comment">/* ADC12 Conversion Start Address: 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53658e1c43e0ce96b97ab24b164bb1a2">  729</a></span>&#160;<span class="preprocessor">#define ADC12REFBURST       (0x0001u)    </span><span class="comment">/* ADC12+ Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c2e44dcfd4c014c07491d71f69f93df">  730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REFOUT         (0x0002u)    </span><span class="comment">/* ADC12+ Reference Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7555c42a628e0deed16f828ae62f210e">  731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SR             (0x0004u)    </span><span class="comment">/* ADC12+ Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e028808c7c2c058d0dc22e58ad4931">  732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DF             (0x0008u)    </span><span class="comment">/* ADC12+ Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a111dbaee0c18399668a7020e35371122">  733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES0           (0x0010u)    </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91ed814223208dda965ad3736e80a54d">  734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES1           (0x0020u)    </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273f13861fdb491f3e9eb873403a3946">  735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TCOFF          (0x0080u)    </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe7ecdce0a70dfd4de26c2f5cbdedc3">  736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12PDIV           (0x0100u)    </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22f76668e34b4cadc1ea3183b4e133c3">  739</a></span>&#160;<span class="preprocessor">#define ADC12REFBURST_L     (0x0001u)    </span><span class="comment">/* ADC12+ Reference Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd6ee1b2882379f84563913ce6020ca8">  740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12REFOUT_L       (0x0002u)    </span><span class="comment">/* ADC12+ Reference Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04bc47c01a2895fa34a231808d57035a">  741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SR_L           (0x0004u)    </span><span class="comment">/* ADC12+ Sampling Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a856df883eef1fadeca9f1591a960cfe4">  742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12DF_L           (0x0008u)    </span><span class="comment">/* ADC12+ Data Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05a7c21f504457f7efb3cb31f8e9bcc8">  743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES0_L         (0x0010u)    </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2149dff2cef95dd052911ef38e6b3cd">  744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES1_L         (0x0020u)    </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1aba89c27548ab1f5d10656659db297">  745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12TCOFF_L        (0x0080u)    </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9308f4faef1c0414d8ffafacca0dc096">  748</a></span>&#160;<span class="preprocessor">#define ADC12PDIV_H         (0x0001u)    </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0137665389b6f4ce2dbe76a59ca7b7d">  750</a></span>&#160;<span class="preprocessor">#define ADC12RES_0          (0x0000u)    </span><span class="comment">/* ADC12+ Resolution : 8 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb82661af75e674ac3998d4cf55a8183">  751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_1          (0x0010u)    </span><span class="comment">/* ADC12+ Resolution : 10 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a257fb5c1133d59529309dee083fbe57d">  752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_2          (0x0020u)    </span><span class="comment">/* ADC12+ Resolution : 12 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa08e32146188bb209401fd3ad06d7eb9">  753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12RES_3          (0x0030u)    </span><span class="comment">/* ADC12+ Resolution : reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* ADC12MCTLx Control Bits */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab1aca530fcaba6ee53e52c2a31c23f">  756</a></span>&#160;<span class="preprocessor">#define ADC12INCH0          (0x0001u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6466889bf618c7fcd81d5a8c4322a94">  757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH1          (0x0002u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af278604414a015eed6095f47ebcc315f">  758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH2          (0x0004u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb1e5d7d607718c9dceff4738a4ea391">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH3          (0x0008u)    </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce05f3b118ff594d5e4f020fb509f3d">  760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF0          (0x0010u)    </span><span class="comment">/* ADC12 Select Reference Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8544bd11c37d8ed4af03f36740a3bb85">  761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF1          (0x0020u)    </span><span class="comment">/* ADC12 Select Reference Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafdfcc1f1dd8a4c8ea533c3833e923fc">  762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF2          (0x0040u)    </span><span class="comment">/* ADC12 Select Reference Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3823024d9ad94d226f70d3838dffbd4">  763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12EOS            (0x0080u)    </span><span class="comment">/* ADC12 End of Sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2a31c60b62831a9485a6bee5433f950">  765</a></span>&#160;<span class="preprocessor">#define ADC12INCH_0         (0x0000u)    </span><span class="comment">/* ADC12 Input Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade7ea11cd5b7da4b558f88417ace0baa">  766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_1         (0x0001u)    </span><span class="comment">/* ADC12 Input Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08dbeba2873e1cd8046d2618114cf7da">  767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_2         (0x0002u)    </span><span class="comment">/* ADC12 Input Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76ffb68f76325000f30a385c4402f4d2">  768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_3         (0x0003u)    </span><span class="comment">/* ADC12 Input Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9262d7ea618d587db408bfe83444b75b">  769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_4         (0x0004u)    </span><span class="comment">/* ADC12 Input Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9297c0b7d36558df3ad130aac8dd2e38">  770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_5         (0x0005u)    </span><span class="comment">/* ADC12 Input Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0b2006aaa79ca71bf6e3b677633ab4b">  771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_6         (0x0006u)    </span><span class="comment">/* ADC12 Input Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73ee9db4d85d0a609a7be0e1c186adde">  772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_7         (0x0007u)    </span><span class="comment">/* ADC12 Input Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6fb2f1ff529f6e34cebbfa29afe9f8b">  773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_8         (0x0008u)    </span><span class="comment">/* ADC12 Input Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a930703368ba42e35da7750c1a7c9e587">  774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_9         (0x0009u)    </span><span class="comment">/* ADC12 Input Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e51e0ba7a5018e0ec03750074d211de">  775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_10        (0x000Au)    </span><span class="comment">/* ADC12 Input Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5759318d014bb41850c62833a0b96f1">  776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_11        (0x000Bu)    </span><span class="comment">/* ADC12 Input Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e34ac24a0e321dc98ec141296ff3588">  777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_12        (0x000Cu)    </span><span class="comment">/* ADC12 Input Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66d2e094f1be21b88dbf45e58a7ec804">  778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_13        (0x000Du)    </span><span class="comment">/* ADC12 Input Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af765ab23d089b90dd9dbe221d3d00c0d">  779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_14        (0x000Eu)    </span><span class="comment">/* ADC12 Input Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adacd429adcb1d7e9fcec8da1031880c3">  780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12INCH_15        (0x000Fu)    </span><span class="comment">/* ADC12 Input Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd2c872a5e5a7e752122fba118fd89e3">  782</a></span>&#160;<span class="preprocessor">#define ADC12SREF_0         (0*0x10u)    </span><span class="comment">/* ADC12 Select Reference 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2750edd236b6f0ed8e5b4ffc73742868">  783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_1         (1*0x10u)    </span><span class="comment">/* ADC12 Select Reference 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b6fa70bedf86b2a31912268fbbe4dbb">  784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_2         (2*0x10u)    </span><span class="comment">/* ADC12 Select Reference 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b68e89333492dceb4030c1757eee938">  785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_3         (3*0x10u)    </span><span class="comment">/* ADC12 Select Reference 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d7c1c3b14f7979d03e9807efefd0987">  786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_4         (4*0x10u)    </span><span class="comment">/* ADC12 Select Reference 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa1e2cf526586173966a665959f6e2bd">  787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_5         (5*0x10u)    </span><span class="comment">/* ADC12 Select Reference 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab68378572d087897a00bb9a4701f6322">  788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_6         (6*0x10u)    </span><span class="comment">/* ADC12 Select Reference 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec3c468ccef806c2e3f5347bf45cf65">  789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12SREF_7         (7*0x10u)    </span><span class="comment">/* ADC12 Select Reference 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fbd9ee52b0b6c674ec42090eb96f70d">  791</a></span>&#160;<span class="preprocessor">#define ADC12IE0           (0x0001u)  </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a708e4211db06dc45d549f229c9c453">  792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE1           (0x0002u)  </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc9a1bf72ad049af5986c56ab80edef5">  793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE2           (0x0004u)  </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7db947f78a796062005c3f0e163ac2f3">  794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE3           (0x0008u)  </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7234d20a5caffa5844e65e921ad88082">  795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE4           (0x0010u)  </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accdd5453cb692a6b9669ef4eb82a42e6">  796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE5           (0x0020u)  </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a823b25f161b56b757ef065e1ca02a141">  797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE6           (0x0040u)  </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad62386ce019d8248e39233561ebcaf75">  798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE7           (0x0080u)  </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adaa7d37a3625066e1169bb7ab8194517">  799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE8           (0x0100u)  </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c765cad9e05606911beb7d3b413ce2">  800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE9           (0x0200u)  </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61fb1a0fb1b4e0edb703e6360973ca8e">  801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE10           (0x0400u)  </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1601e737b8caa13a6b1dd1c9807df333">  802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE11           (0x0800u)  </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3d9ef22707e2dbfb2a907567799ae87">  803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE12           (0x1000u)  </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa16867b62b6c035516874a37231217ad">  804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE13           (0x2000u)  </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ba9430b30e3f52ce033930172a73945">  805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE14           (0x4000u)  </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7d90f2cca62bd2b7408fadd2b7f0e4d">  806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE15           (0x8000u)  </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a253161d7577cd99cc0b4d8e4b3a45a75">  808</a></span>&#160;<span class="preprocessor">#define ADC12IE0_L          (0x0001u)  </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a143256468c7db1c5e37679245c244b3a">  809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE1_L          (0x0002u)  </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c1f9013ea1df4988067d059198e034b">  810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE2_L          (0x0004u)  </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9518cb5da2e2ddb350f3ffe6173f3ed">  811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE3_L          (0x0008u)  </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a139bc97cde5be251f5a942ebf6d312ff">  812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE4_L          (0x0010u)  </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92b1728fe47aede4f51ef2f15d2e03bc">  813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE5_L          (0x0020u)  </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97778434ea4413b716ff7c61d26836">  814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE6_L          (0x0040u)  </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7854b18285054baa3cd4c19f8c8e5aaa">  815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE7_L          (0x0080u)  </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a112444de784e9af9a7a90628c83da5c3">  817</a></span>&#160;<span class="preprocessor">#define ADC12IE8_H          (0x0001u)  </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0cdc66cf02f287b79749484b568974f">  818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE9_H          (0x0002u)  </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8ec3d3e3e9e11ecad8871907c8568d1">  819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE10_H         (0x0004u)  </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13363e24f285206d580d02e7f4a58869">  820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE11_H         (0x0008u)  </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73a1994e151dafd351f843fc00ccb636">  821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE12_H         (0x0010u)  </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdbc7a4980b66e346e3725f27ab48f9f">  822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE13_H         (0x0020u)  </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d99ee505e7b9bccb0eb2cd54645b508">  823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE14_H         (0x0040u)  </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7efbf2b61c1a979ec697f288710358a2">  824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IE15_H         (0x0080u)  </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afefc7b4febd3f29a654c8a3258822ac9">  826</a></span>&#160;<span class="preprocessor">#define ADC12IFG0          (0x0001u)  </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2adac45bf6d4d008f2fb2899b03a6f9f">  827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG1          (0x0002u)  </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0cc3f8dec0ff173fefeba24de05928b">  828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG2          (0x0004u)  </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1de0a30d190d5e7824544bb8316a80d7">  829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG3          (0x0008u)  </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3545bfed203be44b013b294b709a5244">  830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG4          (0x0010u)  </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7dfa9dcf813d8b76543b97563555d0cb">  831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG5          (0x0020u)  </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a923434c6f1ff14c0d2c7b18d9b59b557">  832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG6          (0x0040u)  </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7048ba88f0e213695d8fcd5d48d8d38a">  833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG7          (0x0080u)  </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7efd882a13cbc1d774d626e7615378f6">  834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG8          (0x0100u)  </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae58b13b43ce8e09b94c37ff8da88156d">  835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG9          (0x0200u)  </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6dff207fa1b68c99eccb7129264c3c6">  836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG10          (0x0400u)  </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a608064463d014661c7c893b81cbc04ff">  837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG11          (0x0800u)  </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5415c2f6ed044b49e6a606878e5bde7e">  838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG12          (0x1000u)  </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a431ff15d6026baf301364cd8bd9122">  839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG13          (0x2000u)  </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a527b34527fc56441ee3d902da3b104fd">  840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG14          (0x4000u)  </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4646f6b834777b22078132a296be9c3">  841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG15          (0x8000u)  </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b5b9e545963a8c4dfc36c6209081cb4">  843</a></span>&#160;<span class="preprocessor">#define ADC12IFG0_L         (0x0001u)  </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a311fd644b32a1d0073598d3013a40867">  844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG1_L         (0x0002u)  </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b7b3aed305dab33d2db03a1ae7a3337">  845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG2_L         (0x0004u)  </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6009156310d4727384364feb48df93f9">  846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG3_L         (0x0008u)  </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af66f00c14e1e570b6f888a8464493de5">  847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG4_L         (0x0010u)  </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab40301297a87022baa097c08253029eb">  848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG5_L         (0x0020u)  </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af261976aaae6d4aca8d5d837549bafea">  849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG6_L         (0x0040u)  </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8106a7a3a2df068b1a350046b83c1ab5">  850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG7_L         (0x0080u)  </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a38bdaa53e75aa6b115ad95a397c233">  852</a></span>&#160;<span class="preprocessor">#define ADC12IFG8_H         (0x0001u)  </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c61bd3c4b8056c8d0fc4f66d0ed1ad2">  853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG9_H         (0x0002u)  </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf5b1349880a71acb55211aff4dee16c">  854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG10_H        (0x0004u)  </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e5600e9ee5b20f222cefb70c5cae877">  855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG11_H        (0x0008u)  </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a398ffa79d2fa1fcabc48286eb33e1cd0">  856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG12_H        (0x0010u)  </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17518781e2e826571b5da0b4daf36b6b">  857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG13_H        (0x0020u)  </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac977fdf9cbe3b0894a7bf16cc7932144">  858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG14_H        (0x0040u)  </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f3d2c8fe522fcc5f366b11141803fb0">  859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IFG15_H        (0x0080u)  </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* ADC12IV Definitions */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd56a9c0743db8f7fcef3d8900c64003">  862</a></span>&#160;<span class="preprocessor">#define ADC12IV_NONE        (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa82792b63af5fcb465f781ce122f9b95">  863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12OVIFG  (0x0002u)    </span><span class="comment">/* ADC12OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa83d076d29990fff8d7e9289e5738d3f">  864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12TOVIFG (0x0004u)    </span><span class="comment">/* ADC12TOVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c0ba566affed82da45d8040a792e06f">  865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG0   (0x0006u)    </span><span class="comment">/* ADC12IFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d224b6176d6cc90ac195aa48bd60465">  866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG1   (0x0008u)    </span><span class="comment">/* ADC12IFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96244b78ec8c3fb9b491eb7e481c9584">  867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG2   (0x000Au)    </span><span class="comment">/* ADC12IFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33a9ff84f80d590bae6f4a102da26b26">  868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG3   (0x000Cu)    </span><span class="comment">/* ADC12IFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af075c38ed3420cc432ea11e8a8d09d04">  869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG4   (0x000Eu)    </span><span class="comment">/* ADC12IFG4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6ee77b34844b6eb33c30be0ae78177e">  870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG5   (0x0010u)    </span><span class="comment">/* ADC12IFG5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acdabdf4cf5f042830aa39d7a35a36e6b">  871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG6   (0x0012u)    </span><span class="comment">/* ADC12IFG6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8cbce04a7a0e22a10e5e2066883bd3c9">  872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG7   (0x0014u)    </span><span class="comment">/* ADC12IFG7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29147dd57cd51a8ac6f9ccf4128f7952">  873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG8   (0x0016u)    </span><span class="comment">/* ADC12IFG8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a969a46f8ffcc8b778381a235b31f411d">  874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG9   (0x0018u)    </span><span class="comment">/* ADC12IFG9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd4ef9a501150aab082f67911ef53cb4">  875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG10  (0x001Au)    </span><span class="comment">/* ADC12IFG10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c93760625f2bfdfe467de99d908b1d">  876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG11  (0x001Cu)    </span><span class="comment">/* ADC12IFG11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12e6f766823bd61e51ea14d42ef3efb5">  877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG12  (0x001Eu)    </span><span class="comment">/* ADC12IFG12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b79963cd2b43e021a38196bddb4a4c3">  878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG13  (0x0020u)    </span><span class="comment">/* ADC12IFG13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c880085ac08046fa1eb4c94466b840a">  879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG14  (0x0022u)    </span><span class="comment">/* ADC12IFG14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add45a678eefc2306bab063d21db11c0c">  880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC12IV_ADC12IFG15  (0x0024u)    </span><span class="comment">/* ADC12IFG15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">* AES Accelerator</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_AES__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">  888</a></span>&#160;<span class="preprocessor">#define OFS_AESACTL0          (0x0000u)  </span><span class="comment">/* AES accelerator control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb5f92dac18963e2aeaecbf83b5de4dc">  889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL0_L         OFS_AESACTL0</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a710e7eedf28b4ea89926cd91c954add8">  890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESACTL0_H         OFS_AESACTL0+1</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">  891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT          (0x0004u)  </span><span class="comment">/* AES accelerator status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e2cbb0f748beceafb1d31717785da8c">  892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT_L         OFS_AESASTAT</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ee9572a9a18d4c605002101df57ea4">  893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESASTAT_H         OFS_AESASTAT+1</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">  894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY           (0x0006u)  </span><span class="comment">/* AES accelerator key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a411dae0a8b88807a4c81aab84667456b">  895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY_L          OFS_AESAKEY</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96b2e31e322b6463005e35ea35d09575">  896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESAKEY_H          OFS_AESAKEY+1</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">  897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN           (0x0008u)  </span><span class="comment">/* AES accelerator data in register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08585de5b27497f22f63c0e5f2379c67">  898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN_L          OFS_AESADIN</span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bb4a4ad8bfd4792d3d7bfa9cd52a640">  899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADIN_H          OFS_AESADIN+1</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">  900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT          (0x000Au)  </span><span class="comment">/* AES accelerator data out register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0187f61ba26b0d628b525de4a15645a">  901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT_L         OFS_AESADOUT</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc07b2d6b9e38cb073236b2a344dbf7a">  902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_AESADOUT_H         OFS_AESADOUT+1</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a751a54037021b5e2ccd8822b6c6fe545">  905</a></span>&#160;<span class="preprocessor">#define AESOP0              (0x0001u)  </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b2aba21c5346e77185c0a9f664740b">  906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP1              (0x0002u)  </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaadf443cc8dd9f77e9a294f749fa7d3">  907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESSWRST            (0x0080u)  </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cb77396e15906a27bd9eabb5f00a3b3">  908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIFG           (0x0100u)  </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb82921787b41f8ee24fe6a091865b05">  909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESERRFG            (0x0800u)  </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46fc91e6321ba00e52f432f203f8a41d">  910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIE            (0x1000u)  </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa7656b60a39a8c61465e40293658c3f">  913</a></span>&#160;<span class="preprocessor">#define AESOP0_L            (0x0001u)  </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a358fea9be0ffff2f1a255958af8d5fa8">  914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP1_L            (0x0002u)  </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ab70549e05f7a30f99b8a2d15ad6be">  915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESSWRST_L          (0x0080u)  </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a637c83bb40a7a5885543c18846f16589">  918</a></span>&#160;<span class="preprocessor">#define AESRDYIFG_H         (0x0001u)  </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2bcb64b9efc5e3749d67fc5e1a9c0fa">  919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESERRFG_H          (0x0008u)  </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac824a7ccbce98ef560de3f3127cd41e7">  920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESRDYIE_H          (0x0010u)  </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a1465b3ab4b613104363c4fa147a299">  922</a></span>&#160;<span class="preprocessor">#define AESOP_0             (0x0000u)  </span><span class="comment">/* AES Operation: Encrypt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae693f82840a39ee67eb65883ac445bd9">  923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_1             (0x0001u)  </span><span class="comment">/* AES Operation: Decrypt (same Key) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa46b0a6744b6a2453e15772a306fc7dd">  924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_2             (0x0002u)  </span><span class="comment">/* AES Operation: Decrypt (frist round Key) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a2dbd8a937f3324787e77441c8285cc">  925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESOP_3             (0x0003u)  </span><span class="comment">/* AES Operation: Generate first round Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e18b8c31ae6b0613e16aafb16b8e030">  928</a></span>&#160;<span class="preprocessor">#define AESBUSY             (0x0001u)  </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78339520adeeda8a0bb26fe1cc4c2dc1">  929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYWR            (0x0002u)  </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5aa909eb4c77f33cf7517ff8ac122755">  930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINWR            (0x0004u)  </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56064a1654b3d5349bd0ba8141d86456">  931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTRD           (0x0008u)  </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea4c802a8f572609b5e36e8d955d35fb">  932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT0          (0x0010u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef97119dc1fad3272e6d31cd577b6867">  933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT1          (0x0020u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9f76a697c2e7ebc73275dcda4ad6071">  934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT2          (0x0040u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf528cd70c878e8754fadbad73db27e3">  935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT3          (0x0080u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add5370b728b16f1a23413bf180bd3c89">  936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT0          (0x0100u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44f2216072ea0f761fc483f512e24c6f">  937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT1          (0x0200u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af07bde930808450d4d9a07db5c15b308">  938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT2          (0x0400u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83b29f9b80c00fcbec4d33613ffa1978">  939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT3          (0x0800u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace7be1506aaf1e1b6196ffec59f5069f">  940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT0         (0x1000u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc36dd6eb46281467d3754dabdd809c8">  941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT1         (0x2000u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a173fab025915f551939ee8070e8d1b13">  942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT2         (0x4000u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa477c1a95374c87336608f4300e02ed8">  943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT3         (0x8000u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea24ba0a51333bfbf56ecf94e862938f">  946</a></span>&#160;<span class="preprocessor">#define AESBUSY_L           (0x0001u)  </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed6adb7f808909fb1d262fa424a97fa">  947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYWR_L          (0x0002u)  </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5c93859bd175292394aecb17b4a0214">  948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINWR_L          (0x0004u)  </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a463cc0c0d210e3b8707159b7aa65c193">  949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTRD_L         (0x0008u)  </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a959ba2123dff4e36b2816634be018600">  950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT0_L        (0x0010u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada1a9b8d30478c1f20920f237b7bbf47">  951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT1_L        (0x0020u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad47c9b2392c97cc2e6a46a7061b28fcd">  952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT2_L        (0x0040u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c14c7fe77a665b2d2647d4781b67de8">  953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESKEYCNT3_L        (0x0080u)  </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7eb8c3f9062e3601e4489176eae46b80">  956</a></span>&#160;<span class="preprocessor">#define AESDINCNT0_H        (0x0001u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49c4c2aca1da6d1fd7e4387c38c62779">  957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT1_H        (0x0002u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49af04eec6fd9cc03aa51395d6c4977c">  958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT2_H        (0x0004u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a333bcdc119d18babab8ec7257708814b">  959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDINCNT3_H        (0x0008u)  </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3887d8937016182a3df45f61baf85452">  960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT0_H       (0x0010u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0eedd9132e5f1bfeb133d6eb3504f4a">  961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT1_H       (0x0020u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5f45bf365061387cc5d99eca91aabaa">  962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT2_H       (0x0040u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38f82671dbc86297a7910f302fdf065a">  963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AESDOUTCNT3_H       (0x0080u)  </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">* Backup RAM Module</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_BACKUP_RAM__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define OFS_BAKMEM0           (0x0000u)  </span><span class="comment">/* Battery Backup Memory 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM0_L          OFS_BAKMEM0</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM0_H          OFS_BAKMEM0+1</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM1           (0x0002u)  </span><span class="comment">/* Battery Backup Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM1_L          OFS_BAKMEM1</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM1_H          OFS_BAKMEM1+1</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM2           (0x0004u)  </span><span class="comment">/* Battery Backup Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM2_L          OFS_BAKMEM2</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM2_H          OFS_BAKMEM2+1</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM3           (0x0006u)  </span><span class="comment">/* Battery Backup Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM3_L          OFS_BAKMEM3</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKMEM3_H          OFS_BAKMEM3+1</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">* Battery Charger Module</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_BATTERY_CHARGER__   </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">  990</a></span>&#160;<span class="preprocessor">#define OFS_BAKCTL            (0x0000u)  </span><span class="comment">/* Battery Backup Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65dd64ee533f94e5b744dbc19a930822">  991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKCTL_L           OFS_BAKCTL</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dc686e6b16b5ed709e27f2dcd8660a2">  992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKCTL_H           OFS_BAKCTL+1</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">  993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKCHCTL          (0x0002u)  </span><span class="comment">/* Battery Charger Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4abeac41632eea6e990ab9be27a2297">  994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKCHCTL_L         OFS_BAKCHCTL</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5da92d771121ef0b534a1b5a3b9912ea">  995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BAKCHCTL_H         OFS_BAKCHCTL+1</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* BAKCTL Control Bits */</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e71080470ccc469b99aa32e4b22bd07">  998</a></span>&#160;<span class="preprocessor">#define LOCKBAK              (0x0001u)    </span><span class="comment">/* Lock backup sub-system */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecaa59643cbe83431145067898357cea">  999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKSW                (0x0002u)    </span><span class="comment">/* Manual switch to battery backup supply */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae42df26ca8cbd7292e05eee54141874e"> 1000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKADC               (0x0004u)    </span><span class="comment">/* Battery backup supply to ADC. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a28e52e341cc9ea7c6f824f26a33dbf67"> 1001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKDIS               (0x0008u)    </span><span class="comment">/* Disable backup supply switching. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">/* BAKCTL Control Bits */</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a165ba58ed783c49c55d03c12a0cd1693"> 1004</a></span>&#160;<span class="preprocessor">#define LOCKBAK_L           (0x0001u)    </span><span class="comment">/* Lock backup sub-system */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82729194b75bb7899e2169a2967363ab"> 1005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKSW_L             (0x0002u)    </span><span class="comment">/* Manual switch to battery backup supply */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae253985a4dd2e69e4f653ba564973fd6"> 1006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKADC_L            (0x0004u)    </span><span class="comment">/* Battery backup supply to ADC. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d025b59b0b74ba2ba582a917e1d16e6"> 1007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BAKDIS_L            (0x0008u)    </span><span class="comment">/* Disable backup supply switching. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/* BAKCHCTL Control Bits */</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90416f758a3f009c6216994efd52787f"> 1010</a></span>&#160;<span class="preprocessor">#define CHEN                 (0x0001u)    </span><span class="comment">/* Charger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f99d7e7f2cfb3bf643a3df99ae2d714"> 1011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHC0                 (0x0002u)    </span><span class="comment">/* Charger charge current Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4df026e8612ba344feb6a59d07c592ba"> 1012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHC1                 (0x0004u)    </span><span class="comment">/* Charger charge current Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff15b733729aed8b90002ebd754d9028"> 1013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHV0                 (0x0010u)    </span><span class="comment">/* Charger end voltage Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25b68359ce24168f3175477585ce0d37"> 1014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHV1                 (0x0020u)    </span><span class="comment">/* Charger end voltage Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* BAKCHCTL Control Bits */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67c4ca2cd2c464b8f84fa2b0df71b48a"> 1017</a></span>&#160;<span class="preprocessor">#define CHEN_L              (0x0001u)    </span><span class="comment">/* Charger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5039b8f7bb1e3cce715ce77e7dd38fc9"> 1018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHC0_L              (0x0002u)    </span><span class="comment">/* Charger charge current Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f1da4bc880a3053958a4274c01db9ce"> 1019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHC1_L              (0x0004u)    </span><span class="comment">/* Charger charge current Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f4ba40e5526660f2a47d3d80e276257"> 1020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHV0_L              (0x0010u)    </span><span class="comment">/* Charger end voltage Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad940c012abf35fef9359ef997df836c3"> 1021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHV1_L              (0x0020u)    </span><span class="comment">/* Charger end voltage Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bc31b3718c5ea611eb8ca23de9ccc7"> 1023</a></span>&#160;<span class="preprocessor">#define CHPWD               (0x6900u)     </span><span class="comment">/* Charger write password. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">* Comparator B</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_COMPB__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4"> 1031</a></span>&#160;<span class="preprocessor">#define OFS_CBCTL0            (0x0000u)  </span><span class="comment">/* Comparator B Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4665d35a38cf1a51abbb1666600bf70"> 1032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL0_L           OFS_CBCTL0</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2330bbc01b0c319cd9faf77dc55698d0"> 1033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL0_H           OFS_CBCTL0+1</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d"> 1034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL1            (0x0002u)  </span><span class="comment">/* Comparator B Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6529497707cdc1e0200e093a7c176c6b"> 1035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL1_L           OFS_CBCTL1</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e0373389d92f0564eb9ac66b36b676"> 1036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL1_H           OFS_CBCTL1+1</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de"> 1037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL2            (0x0004u)  </span><span class="comment">/* Comparator B Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9573bbea6ad5a4b141d4a9fb4d2a8171"> 1038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL2_L           OFS_CBCTL2</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a461af08f997c0212ffdcbf6def1621"> 1039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL2_H           OFS_CBCTL2+1</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96"> 1040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL3            (0x0006u)  </span><span class="comment">/* Comparator B Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b15f369a1bdbc0e300414a2b26cf0e8"> 1041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL3_L           OFS_CBCTL3</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eab96490e0084ef252472e89a739987"> 1042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBCTL3_H           OFS_CBCTL3+1</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d"> 1043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBINT             (0x000Cu)  </span><span class="comment">/* Comparator B Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06987ffcba9df34976e5c8fbc5b0301b"> 1044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBINT_L            OFS_CBINT</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c38ea10bc679caa2c1d495b1d4ca4e"> 1045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBINT_H            OFS_CBINT+1</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb716d38292be3957ef2846140d00d3"> 1046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CBIV              (0x000Eu)  </span><span class="comment">/* Comparator B Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4916eea8319267c1419cc300aaa6b22"> 1049</a></span>&#160;<span class="preprocessor">#define CBIPSEL0            (0x0001u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade34e3f0875ac5556eb6c04148a41c1e"> 1050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL1            (0x0002u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fa7d26ea66904862e65a70e1a925949"> 1051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL2            (0x0004u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6191681a718b2f5ba6da2f2d33890e3"> 1052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL3            (0x0008u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a631e2ad29a4fd8fff88bb9bb2318ef"> 1056</a></span>&#160;<span class="preprocessor">#define CBIPEN              (0x0080u)  </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac9d5674e444f536c9d4331cc0e33027"> 1057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL0            (0x0100u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f41a1577bd17205e73857ae82e04975"> 1058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL1            (0x0200u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbb37a25efd64b298f2956fbc5321413"> 1059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL2            (0x0400u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc2ea5873bd5374a0b65b48e3ae26511"> 1060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL3            (0x0800u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b7d3d1a4061399afadb775e78f1ea07"> 1064</a></span>&#160;<span class="preprocessor">#define CBIMEN              (0x8000u)  </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24ac350daaf2279a96a2e57ca2ba5aa5"> 1067</a></span>&#160;<span class="preprocessor">#define CBIPSEL0_L          (0x0001u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8f985dedd92f38e83dcd5edeca6677"> 1068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL1_L          (0x0002u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc750f6514b0d3a6cc0082301666ca28"> 1069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL2_L          (0x0004u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aeb16bbdbd9b13d7cb52b8e0d756e73"> 1070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL3_L          (0x0008u)  </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad39fb445e005c02e6e0577edf6d8c8a4"> 1074</a></span>&#160;<span class="preprocessor">#define CBIPEN_L            (0x0080u)  </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff71d51bbdf56ec5974d5c171c3b3b78"> 1083</a></span>&#160;<span class="preprocessor">#define CBIMSEL0_H          (0x0001u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53d154ea890aabc4f41a99641b524316"> 1084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL1_H          (0x0002u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6656b340a18ca575618b8dd7752ce7ef"> 1085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL2_H          (0x0004u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1791fff4e30518e205b5c6e7a6fc05a0"> 1086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL3_H          (0x0008u)  </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a374061c0ccb67de34430f2f0b05baa13"> 1090</a></span>&#160;<span class="preprocessor">#define CBIMEN_H            (0x0080u)  </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae15d9d5e7a92a87628834232f0b05223"> 1092</a></span>&#160;<span class="preprocessor">#define CBIPSEL_0           (0x0000u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a247511313c43cf32bcef4841312a6db3"> 1093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_1           (0x0001u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d857141fa3a1287f80c6055024e20ce"> 1094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_2           (0x0002u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fc36c5a21a816890bc26b7da1b965ef"> 1095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_3           (0x0003u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d1c74eb1afe5ee328acaf38eabfa480"> 1096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_4           (0x0004u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a9f5caa15c9cbc7d3d664f75ffa4193"> 1097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_5           (0x0005u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa99ed1b0e140ee289247ea5eb737665d"> 1098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_6           (0x0006u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca1a7ac8b2f29014b8fc8324327a7be"> 1099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_7           (0x0007u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefb2242f821f02484bc0c673fc0b34e7"> 1100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_8           (0x0008u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10a5e8809ceef9455cd7023ed456220b"> 1101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_9           (0x0009u)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a5a3ac70ae09841bdc0102122b04269"> 1102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_10          (0x000Au)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaffed96100f46cfaa2d00254c1fa8393"> 1103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_11          (0x000Bu)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ca0240757655aa1e7f74d1a31e5e612"> 1104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_12          (0x000Cu)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f8a41fd4fc9a0af46442cc6294048f1"> 1105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_13          (0x000Du)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a445b22ff3fb793c4fa6464a6b3f238fa"> 1106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_14          (0x000Eu)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d226ebb919d5614a83af4a6b160d0b5"> 1107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIPSEL_15          (0x000Fu)  </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2e7fdca3c230401851798a2afe3d012"> 1109</a></span>&#160;<span class="preprocessor">#define CBIMSEL_0           (0x0000u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace48199274c703239a625da231f1345f"> 1110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_1           (0x0100u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a03ccbeb729a8f51ee3d83ba05a6f31"> 1111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_2           (0x0200u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273d6b221db95f8e4330a99f6021e40f"> 1112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_3           (0x0300u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa47f6df340bf67c64e7cb7b81c4bcccb"> 1113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_4           (0x0400u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a584b9787e3c3f5812fe3f952f08a94db"> 1114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_5           (0x0500u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5dfd089687e456ea3a4712c00863991"> 1115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_6           (0x0600u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accd7bd8362bfa2dd511f2a77f37b52ed"> 1116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_7           (0x0700u)  </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db1ae9d1bcbe578a855a44e0062123d"> 1117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_8           (0x0800u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab354aa8f909c97542d02c61e7914e9c9"> 1118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_9           (0x0900u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e00e05f71fff71e3432f8e4f3665b13"> 1119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_10          (0x0A00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefe5df8d5ea53907d5164bfef40b04a6"> 1120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_11          (0x0B00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3111fb71d6a10785902584f7980b3827"> 1121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_12          (0x0C00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbb485b2e35bbfa565c2231fdc8d47f5"> 1122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_13          (0x0D00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8373696ab66406ecaf35bfc6ad594da5"> 1123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_14          (0x0E00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb6a4114c5d0a23399da403ebbc468b"> 1124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIMSEL_15          (0x0F00u)  </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fcaac38a710812bd471ee2ddd1596f0"> 1127</a></span>&#160;<span class="preprocessor">#define CBOUT               (0x0001u)  </span><span class="comment">/* Comp. B Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3deb10d6efc3367d4070660643c50c71"> 1128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBOUTPOL            (0x0002u)  </span><span class="comment">/* Comp. B Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10796efff6839635e5d9e49a625d16e9"> 1129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBF                 (0x0004u)  </span><span class="comment">/* Comp. B Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e800ec2245d093609738abc777a2d2"> 1130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIES               (0x0008u)  </span><span class="comment">/* Comp. B Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe233e69a9527504f081b2e95820085"> 1131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBSHORT             (0x0010u)  </span><span class="comment">/* Comp. B Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77c44acb8a76de44b4df8155349d3393"> 1132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBEX                (0x0020u)  </span><span class="comment">/* Comp. B Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9853b33dbe603de01cd1b7c0bf2dcc1f"> 1133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY0             (0x0040u)  </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae86e232a7b680203a50d457e43460e14"> 1134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY1             (0x0080u)  </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aa2e8fae551892d2bbb65fdf03d7cc1"> 1135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD0            (0x0100u)  </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a707dce950b3babc3ecbe87836e94f94c"> 1136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD1            (0x0200u)  </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8d135e9b92fde109e3fbd5dce249883"> 1137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBON                (0x0400u)  </span><span class="comment">/* Comp. B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0aae2930bd7606a90753a8c999e1df"> 1138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBMRVL              (0x0800u)  </span><span class="comment">/* Comp. B CBMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad287cb9f30b4e49ac5d84598502f39f1"> 1139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBMRVS              (0x1000u)  </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22e81c9e4dc20e94de972e7c884457e7"> 1145</a></span>&#160;<span class="preprocessor">#define CBOUT_L             (0x0001u)  </span><span class="comment">/* Comp. B Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde8470c9f87cf80cffd2cd5f3c64611"> 1146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBOUTPOL_L          (0x0002u)  </span><span class="comment">/* Comp. B Output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3f1d688aa37e19a44d2fca6e03905c4"> 1147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBF_L               (0x0004u)  </span><span class="comment">/* Comp. B Enable Output Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e5f10a23e24a0ea3815916c106d32"> 1148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIES_L             (0x0008u)  </span><span class="comment">/* Comp. B Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2d81eb5f52bbbe876d5c5e3013fc7e8"> 1149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBSHORT_L           (0x0010u)  </span><span class="comment">/* Comp. B Input Short */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accbaf7bedbb1334131d933e35d15ab90"> 1150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBEX_L              (0x0020u)  </span><span class="comment">/* Comp. B Exchange Inputs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1d4ded49dc3471a2766f101c593bec8"> 1151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY0_L           (0x0040u)  </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6846cfb0438d587707be03a9ff92e35"> 1152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY1_L           (0x0080u)  </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fefaef197eb48e38d0629ecd044f2e7"> 1158</a></span>&#160;<span class="preprocessor">#define CBPWRMD0_H          (0x0001u)  </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a293f328fd4a4e32c88490f5975ad126a"> 1159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD1_H          (0x0002u)  </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af16c3a982770eccb55759fed486acc44"> 1160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBON_H              (0x0004u)  </span><span class="comment">/* Comp. B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e33d4c7d995ac61a9c590eb99cf69f"> 1161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBMRVL_H            (0x0008u)  </span><span class="comment">/* Comp. B CBMRV Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b04cbd2b620cdbeb3b3bb335c9dbc9"> 1162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBMRVS_H            (0x0010u)  </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f75fabb1fa3d353c84445436e5d47cc"> 1167</a></span>&#160;<span class="preprocessor">#define CBFDLY_0           (0x0000u)  </span><span class="comment">/* Comp. B Filter delay 0 : 450ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf9d91d314b898cd567608361b62dbf3"> 1168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY_1           (0x0040u)  </span><span class="comment">/* Comp. B Filter delay 1 : 900ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab77711a0793669ac90dd219d11735b7e"> 1169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY_2           (0x0080u)  </span><span class="comment">/* Comp. B Filter delay 2 : 1800ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bcd1c28c47365ddeba4b721dd1386f5"> 1170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBFDLY_3           (0x00C0u)  </span><span class="comment">/* Comp. B Filter delay 3 : 3600ns */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56087b63f9c00a8590e67bb5d1e9dcfd"> 1172</a></span>&#160;<span class="preprocessor">#define CBPWRMD_0           (0x0000u)  </span><span class="comment">/* Comp. B Power Mode 0 : High speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a880edab8bf725031d995a11e2cc90c2a"> 1173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD_1           (0x0100u)  </span><span class="comment">/* Comp. B Power Mode 1 : Normal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0393c2d8efa50536fb68838f5f65943c"> 1174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD_2           (0x0200u)  </span><span class="comment">/* Comp. B Power Mode 2 : Ultra-Low*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fa22139027caa897f31fff2a8e85d08"> 1175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPWRMD_3           (0x0300u)  </span><span class="comment">/* Comp. B Power Mode 3 : Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d648b501a88948bed8fb0ba8a24771f"> 1178</a></span>&#160;<span class="preprocessor">#define CBREF00             (0x0001u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36adfbbc4607aaef12f43cdfbd12f14a"> 1179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF01             (0x0002u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6efb6c19f0ecb561ee6c2e1e9f51583"> 1180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF02             (0x0004u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a594e3b0e76093f0c99627361049c36b9"> 1181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF03             (0x0008u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b4308702ab904c9b8f77a7a1cd19ff0"> 1182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF04             (0x0010u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06bbdc6bcf43f83cc18465d2be7289ee"> 1183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRSEL              (0x0020u)  </span><span class="comment">/* Comp. B Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9be3babd2adaa4a1e9e066fe686bb499"> 1184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS0               (0x0040u)  </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3655e1a70865a9a3e2d2a440867ef068"> 1185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS1               (0x0080u)  </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#affd8d835f0ee1615522e93941bf6c11d"> 1186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF10             (0x0100u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4688872052dd5cb93878add69a4f067c"> 1187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF11             (0x0200u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42000bf7fd896c79b31f61dfb8c278c7"> 1188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF12             (0x0400u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66f1d0dc86a02a70970b0bb75656065e"> 1189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF13             (0x0800u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c4543b13bdf57734f61b0aab7054ad7"> 1190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF14             (0x1000u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65501b4c1fb40d0004b3595251b14d14"> 1191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL0             (0x2000u)  </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bc31c66bea4cb14c3a837805eecda49"> 1192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL1             (0x4000u)  </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dcd94bf857f453aa1e0dcaed5a42c8f"> 1193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFACC            (0x8000u)  </span><span class="comment">/* Comp. B Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbfe63bb96435229fb377bbe5465343"> 1196</a></span>&#160;<span class="preprocessor">#define CBREF00_L           (0x0001u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae24c6362a3484525a9d2f9c3373e4e8a"> 1197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF01_L           (0x0002u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2d330c3604cf0f846d0d2694107d75b"> 1198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF02_L           (0x0004u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72de1dc9feb5447b9208099ab5155dbf"> 1199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF03_L           (0x0008u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53ae61744027a1ffea5dbb01ffcdfc79"> 1200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF04_L           (0x0010u)  </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adac384766ce6dfd0316019036f2967e1"> 1201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRSEL_L            (0x0020u)  </span><span class="comment">/* Comp. B Reference select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf381c85455900558b74891324dfbc51"> 1202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS0_L             (0x0040u)  </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3476bd0e64848594b617a659493ecbb3"> 1203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS1_L             (0x0080u)  </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ff869d63b2a5395c88ed3832db33434"> 1206</a></span>&#160;<span class="preprocessor">#define CBREF10_H           (0x0001u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b9fc8f62fc74a336606d71674d6de8"> 1207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF11_H           (0x0002u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3737fd0ad648ee252d2b2bd8ec816925"> 1208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF12_H           (0x0004u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f2c28fb0ad9d843db96111a9abe17da"> 1209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF13_H           (0x0008u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a8c7e2b1072c5c99540b3175dc33796"> 1210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF14_H           (0x0010u)  </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d74fa63d9c13993425f514eddbbceb8"> 1211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL0_H           (0x0020u)  </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1ae444c7631ed9554afbec3a006851e"> 1212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL1_H           (0x0040u)  </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4736a1e09efefca93f4a284e31c3b1e6"> 1213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFACC_H          (0x0080u)  </span><span class="comment">/* Comp. B Reference Accuracy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad36a983245ac3404757b80cb82ca6ea0"> 1215</a></span>&#160;<span class="preprocessor">#define CBREF0_0            (0x0000u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa48bb5357e334e545223bec8a4edae87"> 1216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_1            (0x0001u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2061b6543326fbdf19af627c5eacc3d8"> 1217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_2            (0x0002u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bb04c6368c8fbb58790dad19a277843"> 1218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_3            (0x0003u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d3c473b1fcb26b69d7dc9d2f81d0ba2"> 1219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_4            (0x0004u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1264255db0633bfc8fd66a0068af54b6"> 1220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_5            (0x0005u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f1558c29ebfd12b8b184ea3448d0fb8"> 1221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_6            (0x0006u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf2a064f84bbc584296a093acc16ecae"> 1222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_7            (0x0007u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bbc48d2ac24cab890d9a5ab43653db3"> 1223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_8            (0x0008u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad223b48f8542d235282dffd5794bab4d"> 1224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_9            (0x0009u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb30e3bd8a63fa887d121172cdde91c"> 1225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_10           (0x000Au)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2b0a339eff43fa92aa3548e25f142e2"> 1226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_11           (0x000Bu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c220f6d139c4584870a458fd6f660b6"> 1227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_12           (0x000Cu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94b53dfa03c0b6a9df94b613596f0ef6"> 1228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_13           (0x000Du)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a9eca60897e7e11b63243be94ce6bae"> 1229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_14           (0x000Eu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d91a2da467354c1582ca4c7257d101"> 1230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_15           (0x000Fu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fd9d40b71dfe7f713aacd1f3c15ff6c"> 1231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_16           (0x0010u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad165068c5b3b2dad551da963999fac3e"> 1232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_17           (0x0011u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a860bcd23a18e0d667fb3cc72116ff29d"> 1233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_18           (0x0012u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8acea0165db38ece6cb622d9b67c01ec"> 1234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_19           (0x0013u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f8ac94ac683de689f7423ba8e7d9570"> 1235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_20           (0x0014u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5b2d5201cbd1955708d148e696c93ae"> 1236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_21           (0x0015u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9eba83e79ab632e3262b5e8117e56e66"> 1237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_22           (0x0016u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24c68c7babe41bfc549f9c89ec635eac"> 1238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_23           (0x0017u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2104c7d7adadc3cc315e75675f55bfb6"> 1239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_24           (0x0018u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad09d0ea2a3801f9f5bc32d86009a8312"> 1240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_25           (0x0019u)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af36f214ccdd79b436a8b39f35a974cb0"> 1241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_26           (0x001Au)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1161083203bad9fbfc3a6ea880aac8e2"> 1242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_27           (0x001Bu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d147a98e5d964935a0a88a6838d96e9"> 1243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_28           (0x001Cu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad65603331f821e65d84bcc6d481d7448"> 1244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_29           (0x001Du)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af23b1b09cc468910f27a97892fe0d2c2"> 1245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_30           (0x001Eu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69e67028c6f8c71d2a6d97e4100f579a"> 1246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF0_31           (0x001Fu)  </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab63294a781d1a14921e77b6e8d368915"> 1248</a></span>&#160;<span class="preprocessor">#define CBRS_0              (0x0000u)  </span><span class="comment">/* Comp. B Reference Source 0 : Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab990051be426a79e35d7c7cd9a017c8b"> 1249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS_1              (0x0040u)  </span><span class="comment">/* Comp. B Reference Source 1 : Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7175b39e92782a76ab281955dc1f3555"> 1250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS_2              (0x0080u)  </span><span class="comment">/* Comp. B Reference Source 2 : Shared Ref. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2924d62af9c6eb1e1c6d1c0ffee54486"> 1251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBRS_3              (0x00C0u)  </span><span class="comment">/* Comp. B Reference Source 3 : Shared Ref. / Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa63b0055fbc9df7798e4516ef7bf589f"> 1253</a></span>&#160;<span class="preprocessor">#define CBREF1_0            (0x0000u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 1/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dd7eee071b6beb6c800128a3d085267"> 1254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_1            (0x0100u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 2/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30565400364908d323d47bda89790c5f"> 1255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_2            (0x0200u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 3/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1e47dfefe7d62cfd0cbb9a1b2884e33"> 1256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_3            (0x0300u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 4/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8094ecb2ea21502e7ac35af0aa7eab47"> 1257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_4            (0x0400u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 5/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61fc6a979ec4523ccce7fff74690c874"> 1258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_5            (0x0500u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 6/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8ab2bea1199e29a3b1ef08586de3c0f"> 1259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_6            (0x0600u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 7/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc69b2c61c1d879619a6a566ef9c30a1"> 1260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_7            (0x0700u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 8/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a2ff3aa92c89416fd53c319aec69a0c"> 1261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_8            (0x0800u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 9/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb99801ff6448bf6ac71ca01cdc57863"> 1262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_9            (0x0900u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 10/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30eaeadf07d3c36fb0ac9719544b619d"> 1263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_10           (0x0A00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 11/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae32e7253da0b5d9f0535b5fa1ec5082e"> 1264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_11           (0x0B00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 12/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae35266e9bae2356532d5c4df0ca347c0"> 1265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_12           (0x0C00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 13/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af81aa98938bdd1453875013161df003d"> 1266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_13           (0x0D00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 14/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a8750b0e724a4dfc50b00864a885f38"> 1267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_14           (0x0E00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 15/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add218273ee2b08ab8327780657336e67"> 1268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_15           (0x0F00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 16/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a724bed6a643091d7e419cef9c53c3eb3"> 1269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_16           (0x1000u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 17/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3b74ba02c6f5d221d85101033e48025"> 1270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_17           (0x1100u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 18/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67a3553eeca27b0ba1b7912ad36a54b8"> 1271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_18           (0x1200u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 19/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfc9e01ffd7348604c14ce6d287525f1"> 1272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_19           (0x1300u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 20/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeba63ca23b0ada8558cf01e697c6ce94"> 1273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_20           (0x1400u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 21/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad59a18b8737784f2805ca3fb602c7cf0"> 1274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_21           (0x1500u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 22/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a086d51bf229b95fd40dbfb0765ddb61d"> 1275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_22           (0x1600u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 23/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b4589ab2d89876c830e56fba19f994"> 1276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_23           (0x1700u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 24/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a531c6c69bf25a344d9dd4737bc4b942a"> 1277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_24           (0x1800u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 25/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b2909e27d055ee7532db1ee52642c0"> 1278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_25           (0x1900u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 26/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c4df642c63cdf6c368d16cd74c95436"> 1279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_26           (0x1A00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 27/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae84f2c3bca0fc27bf3dc67d814135aab"> 1280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_27           (0x1B00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 28/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a215ca7a50eeb5b4f934f841ce313a004"> 1281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_28           (0x1C00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 29/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb84a28b87fe185b0bf9d10176050a6d"> 1282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_29           (0x1D00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 30/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a88c2b79a96ddb061590c1df72c300"> 1283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_30           (0x1E00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 31/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8e37d5242c24da07bbc58e8ec9ac14e"> 1284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREF1_31           (0x1F00u)  </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 32/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a030043cc35a0036f415ae603121d0763"> 1286</a></span>&#160;<span class="preprocessor">#define CBREFL_0            (0x0000u)  </span><span class="comment">/* Comp. B Reference voltage level 0 : None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47782ea34f18995b44342cc797c7c361"> 1287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL_1            (0x2000u)  </span><span class="comment">/* Comp. B Reference voltage level 1 : 1.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3424f7f7e914d2b063a0d2f2bb88a433"> 1288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL_2            (0x4000u)  </span><span class="comment">/* Comp. B Reference voltage level 2 : 2.0V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0a163b659b690220e1e4150346338da"> 1289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBREFL_3            (0x6000u)  </span><span class="comment">/* Comp. B Reference voltage level 3 : 2.5V  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65d4db0d3e9ea53c5639962e2e70b4d1"> 1291</a></span>&#160;<span class="preprocessor">#define CBPD0               (0x0001u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7898038b44402274a52de0d9cacd10a"> 1292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD1               (0x0002u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c39045e4c610aadef9e29db1fb71bf2"> 1293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD2               (0x0004u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a92796d3a8a87085d1b06f5a0f4dea2"> 1294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD3               (0x0008u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5a5253c0a5f8d3c4b4d6b1f257cace0"> 1295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD4               (0x0010u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82f737cbe4c4c880c4f74fb4384d0294"> 1296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD5               (0x0020u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cc57f93570848c2f13bfb43401839b6"> 1297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD6               (0x0040u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fda95b383d3d65ea9e37bd17cb8ce4d"> 1298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD7               (0x0080u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34fa971ff0f2bcc8c560409e87dc9fb1"> 1299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD8               (0x0100u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d59ce6a21e559a6eb136d9f03a60c59"> 1300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD9               (0x0200u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af20a54dd8a72c4dedb02ef7bba7a0b61"> 1301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD10              (0x0400u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a703d0551829108f4c07894d34c66fc29"> 1302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD11              (0x0800u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a216a5a53dfdcb347ccf18ef67b84b799"> 1303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD12              (0x1000u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7fdc3d94ae7d15e0243770b5e9675e8"> 1304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD13              (0x2000u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8e04eb27a882af4ab1c7d1d178fb3d7"> 1305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD14              (0x4000u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc519afac292a3a96d81d32a1fa2ea40"> 1306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD15              (0x8000u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38d5fb093c83b80d25d823f8716165bc"> 1308</a></span>&#160;<span class="preprocessor">#define CBPD0_L             (0x0001u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdb60eca30d9988be98a590ba59dd2d5"> 1309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD1_L             (0x0002u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbfeddbe1daea334b1fb8fc9e2bec003"> 1310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD2_L             (0x0004u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814098a0405f6f0646b305d668d3dd03"> 1311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD3_L             (0x0008u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0770eb8b6f425a540d1ec713ddb232ba"> 1312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD4_L             (0x0010u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89b59caeff628fc2bcf32841a6bc64ce"> 1313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD5_L             (0x0020u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f4be28f7d7883813df65eaf97ef582a"> 1314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD6_L             (0x0040u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42379481629e7459f8ca11d930a4837c"> 1315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD7_L             (0x0080u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad79d2b16dd93d44f6900c80d0c855c80"> 1317</a></span>&#160;<span class="preprocessor">#define CBPD8_H             (0x0001u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fe754c53783b940b62de8b2f0099685"> 1318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD9_H             (0x0002u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74ff9db9c4129cd94ff9c8542353f569"> 1319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD10_H            (0x0004u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5b21878b0409c45e7f35ca34f7f5c3d"> 1320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD11_H            (0x0008u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38e94470352f91b1d9a8e970d7a51b5c"> 1321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD12_H            (0x0010u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab51baf79c9c8db7f309b93de0e47f933"> 1322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD13_H            (0x0020u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad982f7f6363c20f46de7b06c3e39a96"> 1323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD14_H            (0x0040u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c8d927a6a9dd61529d3f446973aebba"> 1324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBPD15_H            (0x0080u)  </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7630196e9c3ac213d51683fdaf70e1c"> 1327</a></span>&#160;<span class="preprocessor">#define CBIFG                (0x0001u)  </span><span class="comment">/* Comp. B Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9043e8cfc146921efb4e69fbe85d185"> 1328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIIFG               (0x0002u)  </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004u)  /* Comp. B */</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. B */</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. B */</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad09f9ca18887c1e8653b2f8c146daa4"> 1335</a></span>&#160;<span class="preprocessor">#define CBIE                 (0x0100u)  </span><span class="comment">/* Comp. B Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61c06442a4e219ad386c02563dcec8ea"> 1336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIIE                (0x0200u)  </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400u)  /* Comp. B */</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. B */</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c72d5f94b4ac2dc01cfa60ad69a7870"> 1345</a></span>&#160;<span class="preprocessor">#define CBIFG_L             (0x0001u)  </span><span class="comment">/* Comp. B Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2c313de5905b530e492a4331dee649"> 1346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIIFG_L            (0x0002u)  </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0004u)  /* Comp. B */</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. B */</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. B */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">//#define RESERVED             (0x0400u)  /* Comp. B */</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. B */</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">//#define RESERVED             (0x0004u)  /* Comp. B */</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">//#define RESERVED             (0x0008u)  /* Comp. B */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//#define RESERVED             (0x0010u)  /* Comp. B */</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//#define RESERVED             (0x0020u)  /* Comp. B */</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">//#define RESERVED             (0x0040u)  /* Comp. B */</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//#define RESERVED             (0x0080u)  /* Comp. B */</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3defb2269a45d30d3f9c560322ed4f41"> 1367</a></span>&#160;<span class="preprocessor">#define CBIE_H              (0x0001u)  </span><span class="comment">/* Comp. B Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90be9a28d27dbd5d39f0de8d1f4832a9"> 1368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIIE_H             (0x0002u)  </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED             (0x0400u)  /* Comp. B */</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">//#define RESERVED             (0x0800u)  /* Comp. B */</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">//#define RESERVED             (0x1000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//#define RESERVED             (0x2000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//#define RESERVED             (0x4000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">//#define RESERVED             (0x8000u)  /* Comp. B */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">/* CBIV Definitions */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbcabc8effdde23a43c7dd6bf3f2ccc9"> 1377</a></span>&#160;<span class="preprocessor">#define CBIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9dded9a055c34814acaf46c8b0f96c5c"> 1378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIV_CBIFG          (0x0002u)    </span><span class="comment">/* CBIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282a6e5a8103d4d7b33a89079949f07b"> 1379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBIV_CBIIFG         (0x0004u)    </span><span class="comment">/* CBIIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">* CC1101 Radio Interface</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CC1101__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define OFS_RF1AIFCTL0        (0x0000u)  </span><span class="comment">/* Radio interface control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL0_L       OFS_RF1AIFCTL0</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL0_H       OFS_RF1AIFCTL0+1</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL1        (0x0002u)  </span><span class="comment">/* Radio interface control register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL1_L       OFS_RF1AIFCTL1</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL1_H       OFS_RF1AIFCTL1+1</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1AIFIFG           RF1AIFCTL1_L  </span><span class="comment">/* Radio interface interrupt flag register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1AIFIE            RF1AIFCTL1_H  </span><span class="comment">/* Radio interface interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL2        (0x0004u)  </span><span class="comment">/* (Radio interface control register 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL2_L       OFS_RF1AIFCTL2</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFCTL2_H       OFS_RF1AIFCTL2+1</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERR         (0x0006u)  </span><span class="comment">/* Radio interface error flag register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERR_L        OFS_RF1AIFERR</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERR_H        OFS_RF1AIFERR+1</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERRV        (0x000Cu)  </span><span class="comment">/* Radio interface error vector word register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERRV_L       OFS_RF1AIFERRV</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFERRV_H       OFS_RF1AIFERRV+1</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFIV          (0x000Eu)  </span><span class="comment">/* Radio interface interrupt vector word register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFIV_L         OFS_RF1AIFIV</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFIV_H         OFS_RF1AIFIV+1</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTRW        (0x0010u)  </span><span class="comment">/* Radio instruction word register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTRW_L       OFS_RF1AINSTRW</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTRW_H       OFS_RF1AINSTRW+1</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADINB            RF1AINSTRW_L  </span><span class="comment">/* Radio instruction byte register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1AINSTRB          RF1AINSTRW_H  </span><span class="comment">/* Radio byte data in register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR1W       (0x0012u)  </span><span class="comment">/* Radio instruction 1-byte register with autoread */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR1W_L      OFS_RF1AINSTR1W</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR1W_H      OFS_RF1AINSTR1W+1</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1AINSTR1B         RF1AINSTR1W_H </span><span class="comment">/* Radio instruction 1-byte register with autoread */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR2W       (0x0014u)  </span><span class="comment">/* Radio instruction 2-byte register with autoread */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR2W_L      OFS_RF1AINSTR2W</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AINSTR2W_H      OFS_RF1AINSTR2W+1</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1AINSTR2B         RF1AINSTR1W_H </span><span class="comment">/* Radio instruction 2-byte register with autoread */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADINW          (0x0016u)  </span><span class="comment">/* Radio word data in register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADINW_L         OFS_RF1ADINW</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADINW_H         OFS_RF1ADINW+1</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define OFS_RF1ASTAT0W        (0x0020u)  </span><span class="comment">/* Radio status word register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT0W_L       OFS_RF1ASTAT0W</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT0W_H       OFS_RF1ASTAT0W+1</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUT0B          RF1ASTAT0W_L </span><span class="comment">/* Radio byte data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ASTAT0B          RF1ASTAT0W_H </span><span class="comment">/* Radio status byte register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ASTATW           RF1ASTAT0W   </span><span class="comment">/* Radio status word register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUTB           RF1ASTAT0W_L </span><span class="comment">/* Radio byte data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ASTATB           RF1ASTAT0W_H </span><span class="comment">/* Radio status byte register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT1W        (0x0022u)  </span><span class="comment">/* Radio status word register with 1-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT1W_L       OFS_RF1ASTAT1W</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT1W_H       OFS_RF1ASTAT1W+1</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUT1B          RF1ASTAT1W_L </span><span class="comment">/* Radio byte data out register with 1-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ASTAT1B          RF1ASTAT1W_H </span><span class="comment">/* Radio status byte register with 1-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT2W        (0x0024u)  </span><span class="comment">/* Radio status word register with 2-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT2W_L       OFS_RF1ASTAT2W</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ASTAT2W_H       OFS_RF1ASTAT2W+1</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUT2B          RF1ASTAT2W_L </span><span class="comment">/* Radio byte data out register with 2-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ASTAT2B          RF1ASTAT2W_H </span><span class="comment">/* Radio status byte register with 2-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT0W        (0x0028u)  </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT0W_L       OFS_RF1ADOUT0W</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT0W_H       OFS_RF1ADOUT0W+1</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUTW           RF1ADOUT0W   </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUTW_L         RF1ADOUT0W_L </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RF1ADOUTW_H         RF1ADOUT0W_H </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT1W        (0x002Au)  </span><span class="comment">/* Radio core word data out register with 1-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT1W_L       OFS_RF1ADOUT1W</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT1W_H       OFS_RF1ADOUT1W+1</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT2W        (0x002Cu)  </span><span class="comment">/* Radio core word data out register with 2-byte auto-read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT2W_L       OFS_RF1ADOUT2W</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ADOUT2W_H       OFS_RF1ADOUT2W+1</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIN            (0x0030u)  </span><span class="comment">/* Radio core signal input register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIN_L           OFS_RF1AIN</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIN_H           OFS_RF1AIN+1</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFG           (0x0032u)  </span><span class="comment">/* Radio core interrupt flag register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFG_L          OFS_RF1AIFG</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIFG_H          OFS_RF1AIFG+1</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIES           (0x0034u)  </span><span class="comment">/* Radio core interrupt edge select register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIES_L          OFS_RF1AIES</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIES_H          OFS_RF1AIES+1</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIE            (0x0036u)  </span><span class="comment">/* Radio core interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIE_L           OFS_RF1AIE</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIE_H           OFS_RF1AIE+1</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIV            (0x0038u)  </span><span class="comment">/* Radio core interrupt vector word register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIV_L           OFS_RF1AIV</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1AIV_H           OFS_RF1AIV+1</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ARXFIFO        (0x003Cu)  </span><span class="comment">/* Direct receive FIFO access register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ARXFIFO_L       OFS_RF1ARXFIFO</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ARXFIFO_H       OFS_RF1ARXFIFO+1</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ATXFIFO        (0x003Eu)  </span><span class="comment">/* Direct transmit FIFO access register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ATXFIFO_L       OFS_RF1ATXFIFO</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RF1ATXFIFO_H       OFS_RF1ATXFIFO+1</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/* RF1AIFCTL0 Control Bits */</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define RFFIFOEN            (0x0001u)  </span><span class="comment">/* CC1101 Direct FIFO access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFENDIAN            (0x0002u)  </span><span class="comment">/* CC1101 Disable endianness conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* RF1AIFCTL0 Control Bits */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define RFFIFOEN_L          (0x0001u)  </span><span class="comment">/* CC1101 Direct FIFO access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFENDIAN_L          (0x0002u)  </span><span class="comment">/* CC1101 Disable endianness conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define RFRXIFG             (0x0001u)  </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFTXIFG             (0x0002u)  </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFERRIFG            (0x0004u)  </span><span class="comment">/* Radio interface error interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFINSTRIFG          (0x0010u)  </span><span class="comment">/* Radio interface instruction interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDINIFG            (0x0020u)  </span><span class="comment">/* Radio interface data in interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSTATIFG           (0x0040u)  </span><span class="comment">/* Radio interface status interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDOUTIFG           (0x0080u)  </span><span class="comment">/* Radio interface data out interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFRXIE              (0x0100u)  </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFTXIE              (0x0200u)  </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFERRIE             (0x0400u)  </span><span class="comment">/* Radio interface error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFINSTRIE           (0x1000u)  </span><span class="comment">/* Radio interface instruction interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDINIE             (0x2000u)  </span><span class="comment">/* Radio interface data in interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSTATIE            (0x4000u)  </span><span class="comment">/* Radio interface status interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDOUTIE            (0x8000u)  </span><span class="comment">/* Radio interface data out interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define RFRXIFG_L           (0x0001u)  </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFTXIFG_L           (0x0002u)  </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFERRIFG_L          (0x0004u)  </span><span class="comment">/* Radio interface error interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFINSTRIFG_L        (0x0010u)  </span><span class="comment">/* Radio interface instruction interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDINIFG_L          (0x0020u)  </span><span class="comment">/* Radio interface data in interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSTATIFG_L         (0x0040u)  </span><span class="comment">/* Radio interface status interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDOUTIFG_L         (0x0080u)  </span><span class="comment">/* Radio interface data out interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define RFRXIE_H            (0x0001u)  </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFTXIE_H            (0x0002u)  </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFERRIE_H           (0x0004u)  </span><span class="comment">/* Radio interface error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFINSTRIE_H         (0x0010u)  </span><span class="comment">/* Radio interface instruction interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDINIE_H           (0x0020u)  </span><span class="comment">/* Radio interface data in interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSTATIE_H          (0x0040u)  </span><span class="comment">/* Radio interface status interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFDOUTIE_H          (0x0080u)  </span><span class="comment">/* Radio interface data out interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/* RF1AIFERR Control Bits */</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define LVERR               (0x0001u)  </span><span class="comment">/* Low Core Voltage Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPERR               (0x0002u)  </span><span class="comment">/* Operand Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTERR              (0x0004u)  </span><span class="comment">/* Output data not available Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPOVERR             (0x0008u)  </span><span class="comment">/* Operand Overwrite Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/* RF1AIFERR Control Bits */</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define LVERR_L             (0x0001u)  </span><span class="comment">/* Low Core Voltage Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPERR_L             (0x0002u)  </span><span class="comment">/* Operand Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTERR_L            (0x0004u)  </span><span class="comment">/* Output data not available Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPOVERR_L           (0x0008u)  </span><span class="comment">/* Operand Overwrite Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">/* RF1AIFERRV Definitions */</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define RF1AIFERRV_NONE     (0x0000u)  </span><span class="comment">/* No Error pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFERRV_LVERR    (0x0002u)  </span><span class="comment">/* Low core voltage error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFERRV_OPERR    (0x0004u)  </span><span class="comment">/* Operand Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFERRV_OUTERR   (0x0006u)  </span><span class="comment">/* Output data not available Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFERRV_OPOVERR  (0x0008u)  </span><span class="comment">/* Operand Overwrite Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/* RF1AIFIV Definitions */</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define RF1AIFIV_NONE       (0x0000u)  </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFIV_RFERRIFG   (0x0002u)  </span><span class="comment">/* Radio interface error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFIV_RFDOUTIFG  (0x0004u)  </span><span class="comment">/* Radio i/f data out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFIV_RFSTATIFG  (0x0006u)  </span><span class="comment">/* Radio i/f status out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFIV_RFDINIFG   (0x0008u)  </span><span class="comment">/* Radio i/f data in */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIFIV_RFINSTRIFG (0x000Au)  </span><span class="comment">/* Radio i/f instruction in */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/* RF1AIV Definitions */</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define RF1AIV_NONE         (0x0000u)  </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG0       (0x0002u)  </span><span class="comment">/* RFIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG1       (0x0004u)  </span><span class="comment">/* RFIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG2       (0x0006u)  </span><span class="comment">/* RFIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG3       (0x0008u)  </span><span class="comment">/* RFIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG4       (0x000Au)  </span><span class="comment">/* RFIFG4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG5       (0x000Cu)  </span><span class="comment">/* RFIFG5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG6       (0x000Eu)  </span><span class="comment">/* RFIFG6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG7       (0x0010u)  </span><span class="comment">/* RFIFG7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG8       (0x0012u)  </span><span class="comment">/* RFIFG8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG9       (0x0014u)  </span><span class="comment">/* RFIFG9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG10      (0x0016u)  </span><span class="comment">/* RFIFG10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG11      (0x0018u)  </span><span class="comment">/* RFIFG11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG12      (0x001Au)  </span><span class="comment">/* RFIFG12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG13      (0x001Cu)  </span><span class="comment">/* RFIFG13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG14      (0x001Eu)  </span><span class="comment">/* RFIFG14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF1AIV_RFIFG15      (0x0020u)  </span><span class="comment">/* RFIFG15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">// Radio Core Registers</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define IOCFG2              0x00      </span><span class="comment">/*  IOCFG2   - GDO2 output pin configuration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IOCFG1              0x01      </span><span class="comment">/*  IOCFG1   - GDO1 output pin configuration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IOCFG0              0x02      </span><span class="comment">/*  IOCFG1   - GDO0 output pin configuration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FIFOTHR             0x03      </span><span class="comment">/*  FIFOTHR  - RX FIFO and TX FIFO thresholds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYNC1               0x04      </span><span class="comment">/*  SYNC1    - Sync word, high byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYNC0               0x05      </span><span class="comment">/*  SYNC0    - Sync word, low byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTLEN              0x06      </span><span class="comment">/*  PKTLEN   - Packet length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTCTRL1            0x07      </span><span class="comment">/*  PKTCTRL1 - Packet automation control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTCTRL0            0x08      </span><span class="comment">/*  PKTCTRL0 - Packet automation control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADDR                0x09      </span><span class="comment">/*  ADDR     - Device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHANNR              0x0A      </span><span class="comment">/*  CHANNR   - Channel number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCTRL1             0x0B      </span><span class="comment">/*  FSCTRL1  - Frequency synthesizer control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCTRL0             0x0C      </span><span class="comment">/*  FSCTRL0  - Frequency synthesizer control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREQ2               0x0D      </span><span class="comment">/*  FREQ2    - Frequency control word, high byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREQ1               0x0E      </span><span class="comment">/*  FREQ1    - Frequency control word, middle byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREQ0               0x0F      </span><span class="comment">/*  FREQ0    - Frequency control word, low byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MDMCFG4             0x10      </span><span class="comment">/*  MDMCFG4  - Modem configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MDMCFG3             0x11      </span><span class="comment">/*  MDMCFG3  - Modem configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MDMCFG2             0x12      </span><span class="comment">/*  MDMCFG2  - Modem configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MDMCFG1             0x13      </span><span class="comment">/*  MDMCFG1  - Modem configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MDMCFG0             0x14      </span><span class="comment">/*  MDMCFG0  - Modem configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVIATN             0x15      </span><span class="comment">/*  DEVIATN  - Modem deviation setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCSM2               0x16      </span><span class="comment">/*  MCSM2    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCSM1               0x17      </span><span class="comment">/*  MCSM1    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCSM0               0x18      </span><span class="comment">/*  MCSM0    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FOCCFG              0x19      </span><span class="comment">/*  FOCCFG   - Frequency Offset Compensation configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BSCFG               0x1A      </span><span class="comment">/*  BSCFG    - Bit Synchronization configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGCCTRL2            0x1B      </span><span class="comment">/*  AGCCTRL2 - AGC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGCCTRL1            0x1C      </span><span class="comment">/*  AGCCTRL1 - AGC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGCCTRL0            0x1D      </span><span class="comment">/*  AGCCTRL0 - AGC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WOREVT1             0x1E      </span><span class="comment">/*  WOREVT1  - High byte Event0 timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WOREVT0             0x1F      </span><span class="comment">/*  WOREVT0  - Low byte Event0 timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WORCTRL             0x20      </span><span class="comment">/*  WORCTRL  - Wake On Radio control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREND1              0x21      </span><span class="comment">/*  FREND1   - Front end RX configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREND0              0x22      </span><span class="comment">/*  FREDN0   - Front end TX configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCAL3              0x23      </span><span class="comment">/*  FSCAL3   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCAL2              0x24      </span><span class="comment">/*  FSCAL2   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCAL1              0x25      </span><span class="comment">/*  FSCAL1   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSCAL0              0x26      </span><span class="comment">/*  FSCAL0   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RCCTRL1             0x27      /*  RCCTRL1  - RC oscillator configuration */</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">//#define RCCTRL0             0x28      /*  RCCTRL0  - RC oscillator configuration */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define FSTEST              0x29      </span><span class="comment">/*  FSTEST   - Frequency synthesizer calibration control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PTEST               0x2A      </span><span class="comment">/*  PTEST    - Production test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGCTEST             0x2B      </span><span class="comment">/*  AGCTEST  - AGC test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEST2               0x2C      </span><span class="comment">/*  TEST2    - Various test settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEST1               0x2D      </span><span class="comment">/*  TEST1    - Various test settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEST0               0x2E      </span><span class="comment">/*  TEST0    - Various test settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">/* status registers */</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define PARTNUM             0x30      </span><span class="comment">/*  PARTNUM    - Chip ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VERSION             0x31      </span><span class="comment">/*  VERSION    - Chip ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FREQEST             0x32      </span><span class="comment">/*  FREQEST     Frequency Offset Estimate from demodulator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LQI                 0x33      </span><span class="comment">/*  LQI         Demodulator estimate for Link Quality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RSSI                0x34      </span><span class="comment">/*  RSSI        Received signal strength indication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MARCSTATE           0x35      </span><span class="comment">/*  MARCSTATE   Main Radio Control State Machine state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WORTIME1            0x36      </span><span class="comment">/*  WORTIME1    High byte of WOR time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WORTIME0            0x37      </span><span class="comment">/*  WORTIME0    Low byte of WOR time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTSTATUS           0x38      </span><span class="comment">/*  PKTSTATUS   Current GDOx status and packet status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VCO_VC_DAC          0x39      </span><span class="comment">/*  VCO_VC_DAC  Current setting from PLL calibration module */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TXBYTES             0x3A      </span><span class="comment">/*  TXBYTES     Underflow and number of bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXBYTES             0x3B      </span><span class="comment">/*  RXBYTES     Overflow and number of bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* burst write registers */</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define PATABLE             0x3E      </span><span class="comment">/*  PATABLE - PA control settings table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TXFIFO              0x3F      </span><span class="comment">/*  TXFIFO  - Transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXFIFO              0x3F      </span><span class="comment">/*  RXFIFO  - Receive FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/* Radio Core Instructions */</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">/* command strobes               */</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define RF_SRES             0x30      </span><span class="comment">/*  SRES    - Reset chip. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SFSTXON          0x31      </span><span class="comment">/*  SFSTXON - Enable and calibrate frequency synthesizer. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SXOFF            0x32      </span><span class="comment">/*  SXOFF   - Turn off crystal oscillator. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SCAL             0x33      </span><span class="comment">/*  SCAL    - Calibrate frequency synthesizer and turn it off. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SRX              0x34      </span><span class="comment">/*  SRX     - Enable RX. Perform calibration if enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_STX              0x35      </span><span class="comment">/*  STX     - Enable TX. If in RX state, only enable TX if CCA passes. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SIDLE            0x36      </span><span class="comment">/*  SIDLE   - Exit RX / TX, turn off frequency synthesizer. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RF_SRSVD            0x37      /*  SRVSD   - Reserved.  Do not use. */</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define RF_SWOR             0x38      </span><span class="comment">/*  SWOR    - Start automatic RX polling sequence (Wake-on-Radio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SPWD             0x39      </span><span class="comment">/*  SPWD    - Enter power down mode when CSn goes high. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SFRX             0x3A      </span><span class="comment">/*  SFRX    - Flush the RX FIFO buffer. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SFTX             0x3B      </span><span class="comment">/*  SFTX    - Flush the TX FIFO buffer. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SWORRST          0x3C      </span><span class="comment">/*  SWORRST - Reset real time clock. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNOP             0x3D      </span><span class="comment">/*  SNOP    - No operation. Returns status byte. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define RF_RXSTAT           0x80      </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in RX FIFO with return status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXSTAT           0x00      </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in TX FIFO with return status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">/* other radio instr */</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define RF_SNGLREGRD        0x80</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLREGWR        0x00</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_REGRD            0xC0</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_REGWR            0x40</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_STATREGRD        0xC0      </span><span class="comment">/* Read single radio core status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLPATABRD      (RF_SNGLREGRD+PATABLE)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLPATABWR      (RF_SNGLREGWR+PATABLE)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_PATABRD          (RF_REGRD+PATABLE)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_PATABWR          (RF_REGWR+PATABLE)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLRXRD         (RF_SNGLREGRD+RXFIFO)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLTXWR         (RF_SNGLREGWR+TXFIFO)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_RXFIFORD         (RF_REGRD+RXFIFO)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXFIFOWR         (RF_REGWR+TXFIFO)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">* CRC Module</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_CRC__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266"> 1673</a></span>&#160;<span class="preprocessor">#define OFS_CRCDI             (0x0000u)  </span><span class="comment">/* CRC Data In Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b0b3b22e6beb2a36a470dfa1ee3b5c"> 1674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_L            OFS_CRCDI</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abecb3398b92fc9b34f6cf67db91d1bc0"> 1675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDI_H            OFS_CRCDI+1</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e"> 1676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB           (0x0002u)  </span><span class="comment">/* CRC data in reverse byte Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22634800323a51a6936783ed5a511b0d"> 1677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_L          OFS_CRCDIRB</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fca7142024ae1aa788a9928813743fb"> 1678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCDIRB_H          OFS_CRCDIRB+1</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a"> 1679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES         (0x0004u)  </span><span class="comment">/* CRC Initialisation Register and Result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a131c883ec227635e0c04ee4b08721bd4"> 1680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_L        OFS_CRCINIRES</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace6ff787c3a3af22852c4139753a3746"> 1681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCINIRES_H        OFS_CRCINIRES+1</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9"> 1682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR           (0x0006u)  </span><span class="comment">/* CRC reverse result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3b82e86b57dbaecf42e1949e9d6634d"> 1683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_L          OFS_CRCRESR</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2849a7a21e658941862b68306558487"> 1684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_CRCRESR_H          OFS_CRCRESR+1</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">* DAC12</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_DAC12_2__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9eedaaaf1ff43d4f5a3eaac8674524c9"> 1692</a></span>&#160;<span class="preprocessor">#define OFS_DAC12_0CTL0       (0x0000u)    </span><span class="comment">/* DAC12_0 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52389652f07e2b4aed1bb2efc65eb01"> 1693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_0CTL1       (0x0002u)    </span><span class="comment">/* DAC12_0 Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa130dcab927004de3b3fe6835c1ea041"> 1694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_0DAT        (0x0004u)    </span><span class="comment">/* DAC12_0 Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d88ac68db71fb9d3efb1ba81c5b7ee3"> 1695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_0CALCTL     (0x0006u)    </span><span class="comment">/* DAC12_0 Calibration Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35079ab9314e3e4bee2e407a04742c7a"> 1696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_0CALDAT     (0x0008u)    </span><span class="comment">/* DAC12_0 Calibration Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a268c8d1f887396d6ff95d0609e42a5c3"> 1697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_1CTL0       (0x0010u)    </span><span class="comment">/* DAC12_1 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a740434d32e754703756eeb93f43bbdb4"> 1698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_1CTL1       (0x0012u)    </span><span class="comment">/* DAC12_1 Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeffc996d88b23d2c451998cfca3bdf2"> 1699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_1DAT        (0x0014u)    </span><span class="comment">/* DAC12_1 Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f392f1cb417f7a38eaef43133fe49b1"> 1700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_1CALCTL     (0x0016u)    </span><span class="comment">/* DAC12_1 Calibration Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26bb9b6a4f6edfd32f7a010c0119f459"> 1701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_1CALDAT     (0x0018u)    </span><span class="comment">/* DAC12_1 Calibration Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3ad24c807e4787599daad7cbbfb7cea"> 1702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DAC12_IV          (0x001Eu)    </span><span class="comment">/* DAC12   Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">/* DAC12_xCTL0 Control Bits */</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a340aee2f6bfbb0aa66235f6ce50a0a"> 1705</a></span>&#160;<span class="preprocessor">#define DAC12GRP            (0x0001u)    </span><span class="comment">/* DAC12 group */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34833e9921dc8d3555dba2df1b89724e"> 1706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12ENC            (0x0002u)    </span><span class="comment">/* DAC12 enable conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e895db68337b23b7fb22e0240d3acaa"> 1707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12IFG            (0x0004u)    </span><span class="comment">/* DAC12 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa85b9d1502d92ed6183e0ac076a5e0db"> 1708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12IE             (0x0008u)    </span><span class="comment">/* DAC12 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a714bd90193f4574cf9c6b00476df21a6"> 1709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12DF             (0x0010u)    </span><span class="comment">/* DAC12 data format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2817815c6082bd856c386718f1f3ce22"> 1710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP0           (0x0020u)    </span><span class="comment">/* DAC12 amplifier bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09dd219eaf33be2df7cf069bc36417a"> 1711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP1           (0x0040u)    </span><span class="comment">/* DAC12 amplifier bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad26d77edee570068144bfd062706a0e9"> 1712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP2           (0x0080u)    </span><span class="comment">/* DAC12 amplifier bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a654040e7b4886ea2e07fc916407ec984"> 1713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12IR             (0x0100u)    </span><span class="comment">/* DAC12 input reference and output range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4ce9d1a64cb42b1400c3525d19dc080"> 1714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12CALON          (0x0200u)    </span><span class="comment">/* DAC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae39691aa299faa0501e1d9cb317bb1b7"> 1715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12LSEL0          (0x0400u)    </span><span class="comment">/* DAC12 load select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a016986e1ce351b79f423d7badc702d70"> 1716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12LSEL1          (0x0800u)    </span><span class="comment">/* DAC12 load select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50eada44de82f347654480e0422c4e79"> 1717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12RES            (0x1000u)    </span><span class="comment">/* DAC12 resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abffd7e68c0602c534755b47a2c494bf5"> 1718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12SREF0          (0x2000u)    </span><span class="comment">/* DAC12 reference bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5835212ee84a9160cc6317a4a67cc1d3"> 1719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12SREF1          (0x4000u)    </span><span class="comment">/* DAC12 reference bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3757f1d5ac654df9cde39a7ae894e6db"> 1720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12OPS            (0x8000u)    </span><span class="comment">/* DAC12 Operation Amp. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af09a9469e7b2afd6483fcfa9fae1f403"> 1722</a></span>&#160;<span class="preprocessor">#define DAC12AMP_0          (0*0x0020u)  </span><span class="comment">/* DAC12 amplifier 0: off,    3-state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84e22e223c761b051b9681a82a5f19d8"> 1723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_1          (1*0x0020u)  </span><span class="comment">/* DAC12 amplifier 1: off,    off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4a366c1ebebc4bed564ac63966abc76"> 1724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_2          (2*0x0020u)  </span><span class="comment">/* DAC12 amplifier 2: low,    low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56b5d51375037b0c2563a8880f52ec82"> 1725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_3          (3*0x0020u)  </span><span class="comment">/* DAC12 amplifier 3: low,    medium */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad20450b844020b431a8f090e98422d48"> 1726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_4          (4*0x0020u)  </span><span class="comment">/* DAC12 amplifier 4: low,    high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3515b5983b8ae47a2783b84cd7eaa81"> 1727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_5          (5*0x0020u)  </span><span class="comment">/* DAC12 amplifier 5: medium, medium */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbbc15fb7c0238f44cb8c7f1e5dac9f"> 1728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_6          (6*0x0020u)  </span><span class="comment">/* DAC12 amplifier 6: medium, high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857bc7cc6eb863fb0a65aaa53ca56993"> 1729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12AMP_7          (7*0x0020u)  </span><span class="comment">/* DAC12 amplifier 7: high,   high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72bb39b1c67c3b005c8bbf350c2fb8f0"> 1731</a></span>&#160;<span class="preprocessor">#define DAC12LSEL_0         (0*0x0400u)  </span><span class="comment">/* DAC12 load select 0: direct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e4eece2e9cbba8c8cbd17073c1706b9"> 1732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12LSEL_1         (1*0x0400u)  </span><span class="comment">/* DAC12 load select 1: latched with DAT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac706fc81b1efc447186a1240a844e3b5"> 1733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12LSEL_2         (2*0x0400u)  </span><span class="comment">/* DAC12 load select 2: latched with pos. Timer_A3.OUT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fd41105cb3ba4d39d02de9bdf769c10"> 1734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12LSEL_3         (3*0x0400u)  </span><span class="comment">/* DAC12 load select 3: latched with pos. Timer_B7.OUT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5ef025d1e6b25198c0e35e3c33287c6"> 1736</a></span>&#160;<span class="preprocessor">#define DAC12SREF_0         (0*0x2000u)  </span><span class="comment">/* DAC12 reference 0: Vref+ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b64a22aa7ba4a87ff5758741335ec40"> 1737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12SREF_1         (1*0x2000u)  </span><span class="comment">/* DAC12 reference 1: Vref+ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49ad4c52e285bf586848808f3885294d"> 1738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12SREF_2         (2*0x2000u)  </span><span class="comment">/* DAC12 reference 2: Veref+ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaac72017eb938b5b7b6e52f95f2118e2"> 1739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12SREF_3         (3*0x2000u)  </span><span class="comment">/* DAC12 reference 3: Veref+ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">/* DAC12_xCTL1 Control Bits */</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f2c2e81d10d7dbfa7af9c75586abde2"> 1742</a></span>&#160;<span class="preprocessor">#define DAC12DFJ            (0x0001u)    </span><span class="comment">/* DAC12 Data Format Justification */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a321ad4afc9b5363e208904355f477bd2"> 1743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC12OG             (0x0002u)    </span><span class="comment">/* DAC12 output buffer gain: 0: 3x gain / 1: 2x gain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">/* DAC12_xCALCTL Control Bits */</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c2f88298eef41717a21446c046b2a48"> 1746</a></span>&#160;<span class="preprocessor">#define DAC12LOCK           (0x0001u)    </span><span class="comment">/* DAC12 Calibration Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5755faae5239425da45bd05edd84015"> 1748</a></span>&#160;<span class="preprocessor">#define DAC12PW             (0xA500u)    </span><span class="comment">/* DAC12 Calibration Register write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/* DACIV Definitions */</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a7899a86d3d509205e53c592d89365a"> 1751</a></span>&#160;<span class="preprocessor">#define DACIV_NONE          (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb5472508dc82418c7028215428542"> 1752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DACIV_DAC12IFG_0    (0x0002u)    </span><span class="comment">/* DAC12IFG_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70e9ad1f48783329df01318de77683f4"> 1753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DACIV_DAC12IFG_1    (0x0004u)    </span><span class="comment">/* DAC12IFG_1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">* DMA_X</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_DMAX_3__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e"> 1761</a></span>&#160;<span class="preprocessor">#define OFS_DMACTL0           (0x0000u)    </span><span class="comment">/* DMA Module Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c68b53036c9c1f5ebe5dfa58ecc1dc"> 1762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_L          OFS_DMACTL0</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a6d4767dee3d90d16c3c8dfbccc8e7a"> 1763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_H          OFS_DMACTL0+1</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347"> 1764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1           (0x0002u)    </span><span class="comment">/* DMA Module Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab06f290438c41c42d7c34d1c7d81b620"> 1765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_L          OFS_DMACTL1</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36fd129f3d6d3b937372342449098020"> 1766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_H          OFS_DMACTL1+1</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe"> 1767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2           (0x0004u)    </span><span class="comment">/* DMA Module Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d9f6cbc03b656a6aea439ff0e6c1ec6"> 1768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_L          OFS_DMACTL2</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a553671208743061f9967065bb54c648e"> 1769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_H          OFS_DMACTL2+1</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3"> 1770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3           (0x0006u)    </span><span class="comment">/* DMA Module Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74fdc91acbdb740e02290c0db8cfe64"> 1771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_L          OFS_DMACTL3</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b17bf2fe07d71f2b41479e90d9c1c5f"> 1772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_H          OFS_DMACTL3+1</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b"> 1773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4           (0x0008u)    </span><span class="comment">/* DMA Module Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80778e6336824224d7353df225575a75"> 1774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_L          OFS_DMACTL4</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54559d739f23b50b347f3fa272a88093"> 1775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_H          OFS_DMACTL4+1</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807"> 1776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV             (0x000Eu)    </span><span class="comment">/* DMA Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54a529e9f1c2c33b343ab9489dfaebb8"> 1777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_L            OFS_DMAIV</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a529fa081890bf3796aa062d59b216706"> 1778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_H            OFS_DMAIV+1</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163"> 1780</a></span>&#160;<span class="preprocessor">#define OFS_DMA0CTL           (0x0010u)    </span><span class="comment">/* DMA Channel 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae950582e85b82b1e6f3e193301d4b29c"> 1781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_L          OFS_DMA0CTL</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2be638ed2e30398556b984282fad5e8"> 1782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_H          OFS_DMA0CTL+1</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81da65c3bc30612de24113d9ea1e149e"> 1783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SA            (0x0012u)    </span><span class="comment">/* DMA Channel 0 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e75ddc88371250f224f1708fb1a3392"> 1784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0DA            (0x0016u)    </span><span class="comment">/* DMA Channel 0 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477cc92f78d396968eed6f44d7c2f624"> 1785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SZ            (0x001Au)    </span><span class="comment">/* DMA Channel 0 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276"> 1787</a></span>&#160;<span class="preprocessor">#define OFS_DMA1CTL           (0x0020u)    </span><span class="comment">/* DMA Channel 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46a7484e8296492376d3df6a18b6f19b"> 1788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_L          OFS_DMA1CTL</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ae97692f7e975c20237c209bd24349f"> 1789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_H          OFS_DMA1CTL+1</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a830762e334b9857842f8ecd84453bd28"> 1790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SA            (0x0022u)    </span><span class="comment">/* DMA Channel 1 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabfc4e99335a5ed95ac14ab6df4bdaed"> 1791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1DA            (0x0026u)    </span><span class="comment">/* DMA Channel 1 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c065b0025ebc59c7acd76ee07321060"> 1792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SZ            (0x002Au)    </span><span class="comment">/* DMA Channel 1 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7"> 1794</a></span>&#160;<span class="preprocessor">#define OFS_DMA2CTL           (0x0030u)    </span><span class="comment">/* DMA Channel 2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d337c423c5dbc1f923fd3eb272cdd9d"> 1795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_L          OFS_DMA2CTL</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab87f2ecefa95b3e749c9b311c639e4c7"> 1796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_H          OFS_DMA2CTL+1</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab31f1da7b568654b6c27d150153cf681"> 1797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SA            (0x0032u)    </span><span class="comment">/* DMA Channel 2 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47d7357054d4e0eabf2169fc2fb311ef"> 1798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2DA            (0x0036u)    </span><span class="comment">/* DMA Channel 2 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe50948b4759b57e8811faa4306b9d9b"> 1799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SZ            (0x003Au)    </span><span class="comment">/* DMA Channel 2 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11a53574274272f5d85fd964c57dd3e4"> 1802</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eb004e38060a4292dc846e8376aabb5"> 1803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeedc84a2c9f625ca9cf321138a080f0"> 1804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59624e59ee2dc0017112f33482b7a18a"> 1805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa"> 1806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2"> 1807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL0           (0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d882b4e435f492eb3452d3280517cab"> 1808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1           (0x0200u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f"> 1809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2           (0x0400u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe5b6e8c309497826998c9360a836d0"> 1810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3           (0x0800u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa540040d35576af9554bc5cf8adebbf1"> 1811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4           (0x1000u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab552d5f50c10d291557a608e3e1af503"> 1814</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c7fbdb50d9f408daacb22729f50f64d"> 1815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61221a29542bfdf2114c68d28ab8e7dd"> 1816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af34033eb23bea55165c906e760b3fb96"> 1817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b"> 1818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac5325e5219ce199fcb99380901358d3"> 1821</a></span>&#160;<span class="preprocessor">#define DMA1TSEL0_H         (0x0001u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2392e914cba01600d1a1812aa34d064d"> 1822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1_H         (0x0002u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a36d9d62d5ea53021751986cac89158"> 1823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2_H         (0x0004u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f588b8311a7bb20efc89fcc02add6d5"> 1824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3_H         (0x0008u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae386932adcaa1c338e78fd072f7bbfe3"> 1825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4_H         (0x0010u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadcfd83dda08a991aed772f3643024a5"> 1828</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8586ac7d752caff2c0983c6dbc1704cb"> 1829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a041e71f735b7a89b889bb47a6c6600da"> 1830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2420c2a665f441a76f34b158c1eeba19"> 1831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77e8d21c836e0455659938acadcc0ed8"> 1832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432"> 1835</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae175c19da5cc03babc7b43ca1249e3b"> 1836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f328886ee91426628414bf29e3d03b"> 1837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29dda2e25ed5d29b8dbd5801dd918668"> 1838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10d440fb5c66d6c1311a80b64a5441e4"> 1839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02bcb3f230648344ddef03d2ccea19eb"> 1842</a></span>&#160;<span class="preprocessor">#define ENNMI               (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1d48ecc012cc80477ac9fe804e3775c"> 1843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN          (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a504d3ba8de42fb739343b5a2230adcb9"> 1844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS           (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ffbf51a7d80bf56d2f730ebd589806"> 1847</a></span>&#160;<span class="preprocessor">#define ENNMI_L             (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0"> 1848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN_L        (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7b65913a3f6470fe8297b222c7ebcb2"> 1849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS_L         (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef"> 1852</a></span>&#160;<span class="preprocessor">#define DMAREQ              (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20d7c9f02bb7e738557accb071509e1c"> 1853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT            (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b8293f220c6dcf823b6d8220562b81e"> 1854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE               (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39d2154df69c8c9daee7da94496b9325"> 1855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG              (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a"> 1856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN               (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e45390385e7407c81e332b50484dd8c"> 1857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL            (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86d3fa5c1c9e2369f56580a663815d1b"> 1858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE          (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e8ca78dcd79dfb743c5db01787a1161"> 1859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE          (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc971c59cde15e31ff2aaa132639c5ee"> 1860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR0         (0x0100u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11e46c245e4e27f382294cbc283036ca"> 1861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1         (0x0200u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15"> 1862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0         (0x0400u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc"> 1863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1         (0x0800u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a000241ed8b078422d87ba5aed5166c2a"> 1864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0              (0x1000u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e841538e65196c12d326395425472b2"> 1865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1              (0x2000u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1945111adb1cf4dc33a079580fe6cef9"> 1866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2              (0x4000u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495"> 1869</a></span>&#160;<span class="preprocessor">#define DMAREQ_L            (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6241e2286b73f536ac61b417c77a753"> 1870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT_L          (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71"> 1871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE_L             (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af35ff0ce6b47f8d71db18f278af43b38"> 1872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG_L            (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2607a06512c3db1df1f17958e2e5a2dd"> 1873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN_L             (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a"> 1874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL_L          (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe386e7773b9dd71790a72d793481c69"> 1875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE_L        (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9edda73d37a2216d098727f992a27384"> 1876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE_L        (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75834c893b7d65d1038e70fa7e28aaa8"> 1879</a></span>&#160;<span class="preprocessor">#define DMASRCINCR0_H       (0x0001u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77d4ca27c0f6a526f1b9622c150c7137"> 1880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1_H       (0x0002u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a"> 1881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0_H       (0x0004u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a197364ebabf15f9165cb04e07187ef3d"> 1882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1_H       (0x0008u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b4a4cacaa7896da9f54946c268bff62"> 1883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0_H            (0x0010u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9abcd3388068fd5d84acc7d22400ce25"> 1884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1_H            (0x0020u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5063451bae4f5d134ce7295949308c64"> 1885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2_H            (0x0040u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44c123d946f198a3e8c1fa002f165b06"> 1887</a></span>&#160;<span class="preprocessor">#define DMASWDW             (0*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace456b70b0ba64865983fd1ac3825fc6"> 1888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDW             (1*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaff8f448ef539e7ca001b301fd41ddd"> 1889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASWDB             (2*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf13bbafd38741617f3a28c33b33c22a"> 1890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDB             (3*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3615b03d97e13408d88e3dc08eb713a"> 1892</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_0        (0*0x0100u)  </span><span class="comment">/* DMA source increment 0: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4"> 1893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_1        (1*0x0100u)  </span><span class="comment">/* DMA source increment 1: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf4d43af6e8c95d79c90c42f5c0286df"> 1894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_2        (2*0x0100u)  </span><span class="comment">/* DMA source increment 2: source address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a476f284c870177714d57c3346af18bac"> 1895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_3        (3*0x0100u)  </span><span class="comment">/* DMA source increment 3: source address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9a3b6986422feebe24a354ec801845"> 1897</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_0        (0*0x0400u)  </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4184302beb53c9269bd3c57cb4be8fdb"> 1898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_1        (1*0x0400u)  </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab09e844d001a06c6c1a5338d4fea9c48"> 1899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_2        (2*0x0400u)  </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58e552c300474e317ab173257e53ec9f"> 1900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_3        (3*0x0400u)  </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b"> 1902</a></span>&#160;<span class="preprocessor">#define DMADT_0             (0*0x1000u)  </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9859eed4e74637063084d8ade54efe6a"> 1903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_1             (1*0x1000u)  </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c928cf9f8536af2e9939aa52ce1879c"> 1904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_2             (2*0x1000u)  </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4"> 1905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_3             (3*0x1000u)  </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e"> 1906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_4             (4*0x1000u)  </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a688e7bbae5f9758f0089b10bc600e825"> 1907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_5             (5*0x1000u)  </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5224cb938a85a09b46ca2aafe113f07"> 1908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_6             (6*0x1000u)  </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a446e703940355b829e111540fe740a89"> 1909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_7             (7*0x1000u)  </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/* DMAIV Definitions */</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761"> 1912</a></span>&#160;<span class="preprocessor">#define DMAIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98095068d988fda7c7470bdd6d97903f"> 1913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA0IFG        (0x0002u)    </span><span class="comment">/* DMA0IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92412944ab558f33b87ed1b4ce207502"> 1914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA1IFG        (0x0004u)    </span><span class="comment">/* DMA1IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5571863dea999b098698e60f8e3eedb7"> 1915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA2IFG        (0x0006u)    </span><span class="comment">/* DMA2IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">* DMA_X</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_DMAX_6__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define OFS_DMACTL0           (0x0000u)    </span><span class="comment">/* DMA Module Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_L          OFS_DMACTL0</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL0_H          OFS_DMACTL0+1</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1           (0x0002u)    </span><span class="comment">/* DMA Module Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_L          OFS_DMACTL1</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL1_H          OFS_DMACTL1+1</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2           (0x0004u)    </span><span class="comment">/* DMA Module Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_L          OFS_DMACTL2</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL2_H          OFS_DMACTL2+1</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3           (0x0006u)    </span><span class="comment">/* DMA Module Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_L          OFS_DMACTL3</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL3_H          OFS_DMACTL3+1</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4           (0x0008u)    </span><span class="comment">/* DMA Module Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_L          OFS_DMACTL4</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMACTL4_H          OFS_DMACTL4+1</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV             (0x000Eu)    </span><span class="comment">/* DMA Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_L            OFS_DMAIV</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMAIV_H            OFS_DMAIV+1</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define OFS_DMA0CTL           (0x0010u)    </span><span class="comment">/* DMA Channel 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_L          OFS_DMA0CTL</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0CTL_H          OFS_DMA0CTL+1</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SA            (0x0012u)    </span><span class="comment">/* DMA Channel 0 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0DA            (0x0016u)    </span><span class="comment">/* DMA Channel 0 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA0SZ            (0x001Au)    </span><span class="comment">/* DMA Channel 0 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define OFS_DMA1CTL           (0x0020u)    </span><span class="comment">/* DMA Channel 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_L          OFS_DMA1CTL</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1CTL_H          OFS_DMA1CTL+1</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SA            (0x0022u)    </span><span class="comment">/* DMA Channel 1 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1DA            (0x0026u)    </span><span class="comment">/* DMA Channel 1 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA1SZ            (0x002Au)    </span><span class="comment">/* DMA Channel 1 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define OFS_DMA2CTL           (0x0030u)    </span><span class="comment">/* DMA Channel 2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_L          OFS_DMA2CTL</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2CTL_H          OFS_DMA2CTL+1</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SA            (0x0032u)    </span><span class="comment">/* DMA Channel 2 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2DA            (0x0036u)    </span><span class="comment">/* DMA Channel 2 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA2SZ            (0x003Au)    </span><span class="comment">/* DMA Channel 2 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define OFS_DMA3CTL           (0x0040u)    </span><span class="comment">/* DMA Channel 3 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA3CTL_L          OFS_DMA3CTL</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA3CTL_H          OFS_DMA3CTL+1</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA3SA            (0x0042u)    </span><span class="comment">/* DMA Channel 3 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA3DA            (0x0046u)    </span><span class="comment">/* DMA Channel 3 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA3SZ            (0x004Au)    </span><span class="comment">/* DMA Channel 3 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define OFS_DMA4CTL           (0x0050u)    </span><span class="comment">/* DMA Channel 4 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA4CTL_L          OFS_DMA4CTL</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA4CTL_H          OFS_DMA4CTL+1</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA4SA            (0x0052u)    </span><span class="comment">/* DMA Channel 4 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA4DA            (0x0056u)    </span><span class="comment">/* DMA Channel 4 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA4SZ            (0x005Au)    </span><span class="comment">/* DMA Channel 4 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define OFS_DMA5CTL           (0x0060u)    </span><span class="comment">/* DMA Channel 5 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA5CTL_L          OFS_DMA5CTL</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA5CTL_H          OFS_DMA5CTL+1</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA5SA            (0x0062u)    </span><span class="comment">/* DMA Channel 5 Source Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA5DA            (0x0066u)    </span><span class="comment">/* DMA Channel 5 Destination Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_DMA5SZ            (0x006Au)    </span><span class="comment">/* DMA Channel 5 Transfer Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define DMA0TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL0           (0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1           (0x0200u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2           (0x0400u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3           (0x0800u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4           (0x1000u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define DMA0TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA0TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define DMA1TSEL0_H         (0x0001u)    </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL1_H         (0x0002u)    </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL2_H         (0x0004u)    </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL3_H         (0x0008u)    </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1TSEL4_H         (0x0010u)    </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define DMA2TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL0           (0x0100u)    </span><span class="comment">/* DMA channel 3 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL1           (0x0200u)    </span><span class="comment">/* DMA channel 3 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL2           (0x0400u)    </span><span class="comment">/* DMA channel 3 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL3           (0x0800u)    </span><span class="comment">/* DMA channel 3 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL4           (0x1000u)    </span><span class="comment">/* DMA channel 3 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define DMA2TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define DMA3TSEL0_H         (0x0001u)    </span><span class="comment">/* DMA channel 3 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL1_H         (0x0002u)    </span><span class="comment">/* DMA channel 3 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL2_H         (0x0004u)    </span><span class="comment">/* DMA channel 3 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL3_H         (0x0008u)    </span><span class="comment">/* DMA channel 3 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA3TSEL4_H         (0x0010u)    </span><span class="comment">/* DMA channel 3 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define DMA4TSEL0           (0x0001u)    </span><span class="comment">/* DMA channel 4 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL1           (0x0002u)    </span><span class="comment">/* DMA channel 4 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL2           (0x0004u)    </span><span class="comment">/* DMA channel 4 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL3           (0x0008u)    </span><span class="comment">/* DMA channel 4 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL4           (0x0010u)    </span><span class="comment">/* DMA channel 4 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL0           (0x0100u)    </span><span class="comment">/* DMA channel 5 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL1           (0x0200u)    </span><span class="comment">/* DMA channel 5 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL2           (0x0400u)    </span><span class="comment">/* DMA channel 5 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL3           (0x0800u)    </span><span class="comment">/* DMA channel 5 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL4           (0x1000u)    </span><span class="comment">/* DMA channel 5 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define DMA4TSEL0_L         (0x0001u)    </span><span class="comment">/* DMA channel 4 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL1_L         (0x0002u)    </span><span class="comment">/* DMA channel 4 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL2_L         (0x0004u)    </span><span class="comment">/* DMA channel 4 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL3_L         (0x0008u)    </span><span class="comment">/* DMA channel 4 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA4TSEL4_L         (0x0010u)    </span><span class="comment">/* DMA channel 4 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define DMA5TSEL0_H         (0x0001u)    </span><span class="comment">/* DMA channel 5 transfer select bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL1_H         (0x0002u)    </span><span class="comment">/* DMA channel 5 transfer select bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL2_H         (0x0004u)    </span><span class="comment">/* DMA channel 5 transfer select bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL3_H         (0x0008u)    </span><span class="comment">/* DMA channel 5 transfer select bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA5TSEL4_H         (0x0010u)    </span><span class="comment">/* DMA channel 5 transfer select bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define ENNMI               (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN          (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS           (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define ENNMI_L             (0x0001u)    </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROUNDROBIN_L        (0x0002u)    </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMARMWDIS_L         (0x0004u)    </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define DMAREQ              (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT            (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE               (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG              (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN               (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL            (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE          (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE          (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR0         (0x0100u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1         (0x0200u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0         (0x0400u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1         (0x0800u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0              (0x1000u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1              (0x2000u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2              (0x4000u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define DMAREQ_L            (0x0001u)    </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAABORT_L          (0x0002u)    </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIE_L             (0x0004u)    </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIFG_L            (0x0008u)    </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAEN_L             (0x0010u)    </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMALEVEL_L          (0x0020u)    </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCBYTE_L        (0x0040u)    </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTBYTE_L        (0x0080u)    </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define DMASRCINCR0_H       (0x0001u)    </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR1_H       (0x0002u)    </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR0_H       (0x0004u)    </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR1_H       (0x0008u)    </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT0_H            (0x0010u)    </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT1_H            (0x0020u)    </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT2_H            (0x0040u)    </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define DMASWDW             (0*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDW             (1*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASWDB             (2*0x0040u)  </span><span class="comment">/* DMA transfer: source word to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASBDB             (3*0x0040u)  </span><span class="comment">/* DMA transfer: source byte to destination byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define DMASRCINCR_0        (0*0x0100u)  </span><span class="comment">/* DMA source increment 0: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_1        (1*0x0100u)  </span><span class="comment">/* DMA source increment 1: source address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_2        (2*0x0100u)  </span><span class="comment">/* DMA source increment 2: source address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMASRCINCR_3        (3*0x0100u)  </span><span class="comment">/* DMA source increment 3: source address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define DMADSTINCR_0        (0*0x0400u)  </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_1        (1*0x0400u)  </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_2        (2*0x0400u)  </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADSTINCR_3        (3*0x0400u)  </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define DMADT_0             (0*0x1000u)  </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_1             (1*0x1000u)  </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_2             (2*0x1000u)  </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_3             (3*0x1000u)  </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_4             (4*0x1000u)  </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_5             (5*0x1000u)  </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_6             (6*0x1000u)  </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMADT_7             (7*0x1000u)  </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">/* DMAIV Definitions */</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define DMAIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA0IFG        (0x0002u)    </span><span class="comment">/* DMA0IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA1IFG        (0x0004u)    </span><span class="comment">/* DMA1IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA2IFG        (0x0006u)    </span><span class="comment">/* DMA2IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA3IFG        (0x0008u)    </span><span class="comment">/* DMA3IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA4IFG        (0x000Au)    </span><span class="comment">/* DMA4IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAIV_DMA5IFG        (0x000Cu)    </span><span class="comment">/* DMA5IFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">* Flash Memory</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_FLASH__         </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1"> 2147</a></span>&#160;<span class="preprocessor">#define OFS_FCTL1             (0x0000u)  </span><span class="comment">/* FLASH Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab29a10b37c668931059b1236697dc9dd"> 2148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL1_L            OFS_FCTL1</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a475f82eef3f2718d73d90ac8ace36a95"> 2149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL1_H            OFS_FCTL1+1</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    FCTL2_O               (0x0002u)  /* FLASH Control 2 */</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d"> 2151</a></span>&#160;<span class="preprocessor">#define OFS_FCTL3             (0x0004u)  </span><span class="comment">/* FLASH Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab00242b92ce55eb37ccb13391118b1af"> 2152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL3_L            OFS_FCTL3</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f064f023b99ede9a5286d132128a1e9"> 2153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL3_H            OFS_FCTL3+1</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1"> 2154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL4             (0x0006u)  </span><span class="comment">/* FLASH Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2015b1e0cc32394e7ca8d39a1344696d"> 2155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL4_L            OFS_FCTL4</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f6f827b8d853441a48fdf53973dfaac"> 2156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_FCTL4_H            OFS_FCTL4+1</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a406466f4e1407b96f79d2237a550357c"> 2158</a></span>&#160;<span class="preprocessor">#define FRPW                (0x9600u)  </span><span class="comment">/* Flash password returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c"> 2159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FWPW                (0xA500u)  </span><span class="comment">/* Flash password for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cd86fedd463d9e1f724fcc772cbae56"> 2160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FXPW                (0x3300u)  </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5abe8436c479614b24991136c7f92bfe"> 2161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FRKEY               (0x9600u)  </span><span class="comment">/* (legacy definition) Flash key returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60a63339a28732e5fed8086e52f95109"> 2162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FWKEY               (0xA500u)  </span><span class="comment">/* (legacy definition) Flash key for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51372209f9642b083708830500da4f5a"> 2163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FXKEY               (0x3300u)  </span><span class="comment">/* (legacy definition) for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">/* FCTL1 Control Bits */</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)  /* Reserved */</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d4522ecaa66a6e2edacf9cd78b07f89"> 2167</a></span>&#160;<span class="preprocessor">#define ERASE               (0x0002u)  </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fdaff334c72d44d597f0194f03576a6"> 2168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MERAS               (0x0004u)  </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* Reserved */</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* Reserved */</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97577c9b10c3185f4f523d6207b68182"> 2171</a></span>&#160;<span class="preprocessor">#define SWRT                (0x0020u)  </span><span class="comment">/* Smart Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fd48723c10f35efb40bd1af6cfb1cd0"> 2172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WRT                 (0x0040u)  </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad25a8e3269e21dc8d5a140ed4d769276"> 2173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BLKWRT              (0x0080u)  </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/* FCTL1 Control Bits */</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)  /* Reserved */</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0804f866e3d01fd40bbdccd1dad83ba"> 2177</a></span>&#160;<span class="preprocessor">#define ERASE_L             (0x0002u)  </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a169344fc8e2afeffac092bc9c3591b6a"> 2178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MERAS_L             (0x0004u)  </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* Reserved */</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* Reserved */</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38eeead6a6966cd2fdc53488290aefe9"> 2181</a></span>&#160;<span class="preprocessor">#define SWRT_L              (0x0020u)  </span><span class="comment">/* Smart Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e0d30f087d6ebebe21b05021bc8c540"> 2182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WRT_L               (0x0040u)  </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6d0471d4c8d5f31d1e3b31dc92662d9"> 2183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BLKWRT_L            (0x0080u)  </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">/* FCTL3 Control Bits */</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5be0aaddb58ffb9cb20c12530d66316"> 2186</a></span>&#160;<span class="preprocessor">#define BUSY                (0x0001u)  </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa05f7fb72110dd49fca81924e8e39366"> 2187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KEYV                (0x0002u)  </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5bb57b173dd669993784a17417671f1"> 2188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIFG             (0x0004u)  </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef72fe86b7c60b1a86920496456edeac"> 2189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WAIT                (0x0008u)  </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0376b2ead2de10bb7ab6a4d21ec304e9"> 2190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCK                (0x0010u)  </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b678cfc91a2260fb7ad94e2bac61a17"> 2191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMEX                (0x0020u)  </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f5c34e700abf075b1a6f7a0558b44aa"> 2192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCKA               (0x0040u)  </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">/* FCTL3 Control Bits */</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d6e4f4f49068f137500c28f37de87a7"> 2196</a></span>&#160;<span class="preprocessor">#define BUSY_L              (0x0001u)  </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56d2f84fc1187a8245e2eb3de0980c07"> 2197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KEYV_L              (0x0002u)  </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8d8548da25ece9b496447a3961279e5"> 2198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIFG_L           (0x0004u)  </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4edd8263e86afdbe8bf8e3aa690a9ca2"> 2199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WAIT_L              (0x0008u)  </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad29ad3d313a42999c80112c318aca998"> 2200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCK_L              (0x0010u)  </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e8d34f59fa7330b9a89475eaeeff2b4"> 2201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMEX_L              (0x0020u)  </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3be3bc76986271b1cb04c153f21784ab"> 2202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCKA_L             (0x0040u)  </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* FCTL4 Control Bits */</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af46895fa519edd07c598d469643042ce"> 2206</a></span>&#160;<span class="preprocessor">#define VPE                 (0x0001u)  </span><span class="comment">/* Voltage Changed during Program Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a00a749d9089c70c44b038e1b4c50de"> 2207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MGR0                (0x0010u)  </span><span class="comment">/* Marginal read 0 mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1fb1ac8a88c3b6cf8af9a19a89e95f3b"> 2208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MGR1                (0x0020u)  </span><span class="comment">/* Marginal read 1 mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63c1feb96e8e23b66c4b952415e64486"> 2209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCKINFO            (0x0080u)  </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">/* FCTL4 Control Bits */</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad91a39aea5c64d71c35d864659e2a56a"> 2212</a></span>&#160;<span class="preprocessor">#define VPE_L               (0x0001u)  </span><span class="comment">/* Voltage Changed during Program Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2f417c25db915734169144029f9e6f9"> 2213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MGR0_L              (0x0010u)  </span><span class="comment">/* Marginal read 0 mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59a0d3b2a985ca95055dd0b2879bc60f"> 2214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MGR1_L              (0x0020u)  </span><span class="comment">/* Marginal read 1 mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d30d0ebd918601492fe89f1b0a93c"> 2215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCKINFO_L          (0x0080u)  </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">* LCD_B</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_LCD_B__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define OFS_LCDBCTL0          (0x0000u)  </span><span class="comment">/* LCD_B Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCTL0_L         OFS_LCDBCTL0</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCTL0_H         OFS_LCDBCTL0+1</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCTL1          (0x0002u)  </span><span class="comment">/* LCD_B Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCTL1_L         OFS_LCDBCTL1</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCTL1_H         OFS_LCDBCTL1+1</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBBLKCTL        (0x0004u)  </span><span class="comment">/* LCD_B blinking control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBBLKCTL_L       OFS_LCDBBLKCTL</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBBLKCTL_H       OFS_LCDBBLKCTL+1</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBMEMCTL        (0x0006u)  </span><span class="comment">/* LCD_B memory control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBMEMCTL_L       OFS_LCDBMEMCTL</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBMEMCTL_H       OFS_LCDBMEMCTL+1</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBVCTL          (0x0008u)  </span><span class="comment">/* LCD_B Voltage Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBVCTL_L         OFS_LCDBVCTL</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBVCTL_H         OFS_LCDBVCTL+1</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL0         (0x000Au)  </span><span class="comment">/* LCD_B Port Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL0_L        OFS_LCDBPCTL0</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL0_H        OFS_LCDBPCTL0+1</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL1         (0x000Cu)  </span><span class="comment">/* LCD_B Port Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL1_L        OFS_LCDBPCTL1</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL1_H        OFS_LCDBPCTL1+1</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL2         (0x000Eu)  </span><span class="comment">/* LCD_B Port Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL2_L        OFS_LCDBPCTL2</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL2_H        OFS_LCDBPCTL2+1</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL3         (0x0010u)  </span><span class="comment">/* LCD_B Port Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL3_L        OFS_LCDBPCTL3</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBPCTL3_H        OFS_LCDBPCTL3+1</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCPCTL         (0x0012u)  </span><span class="comment">/* LCD_B Charge Pump Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCPCTL_L        OFS_LCDBCPCTL</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBCPCTL_H        OFS_LCDBCPCTL+1</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBIV            (0x001Eu)  </span><span class="comment">/* LCD_B Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">// LCDBCTL0</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define LCDON               (0x0001u)  </span><span class="comment">/* LCD_B LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON              (0x0004u)  </span><span class="comment">/* LCD_B LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0              (0x0008u)  </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1              (0x0010u)  </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define LCDSSEL             (0x0080u)  </span><span class="comment">/* LCD_B Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE0             (0x0100u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1             (0x0200u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2             (0x0400u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0             (0x0800u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1             (0x1000u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2             (0x2000u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3             (0x4000u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4             (0x8000u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">// LCDBCTL0</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define LCDON_L             (0x0001u)  </span><span class="comment">/* LCD_B LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON_L            (0x0004u)  </span><span class="comment">/* LCD_B LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0_L            (0x0008u)  </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1_L            (0x0010u)  </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define LCDSSEL_L           (0x0080u)  </span><span class="comment">/* LCD_B Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">// LCDBCTL0</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* LCD_B RESERVED */</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define LCDPRE0_H           (0x0001u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1_H           (0x0002u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2_H           (0x0004u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0_H           (0x0008u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1_H           (0x0010u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2_H           (0x0020u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3_H           (0x0040u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4_H           (0x0080u)  </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define LCDPRE_0            (0x0000u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_1            (0x0100u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_2            (0x0200u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_3            (0x0300u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_4            (0x0400u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_5            (0x0500u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__1           (0x0000u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__2           (0x0100u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__4           (0x0200u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__8           (0x0300u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__16          (0x0400u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__32          (0x0500u)  </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define LCDDIV_0            (0x0000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_1            (0x0800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_2            (0x1000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_3            (0x1800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_4            (0x2000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_5            (0x2800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_6            (0x3000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_7            (0x3800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_8            (0x4000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_9            (0x4800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_10           (0x5000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_11           (0x5800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_12           (0x6000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_13           (0x6800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_14           (0x7000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_15           (0x7800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_16           (0x8000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_17           (0x8800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_18           (0x9000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_19           (0x9800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_20           (0xA000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_21           (0xA800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_22           (0xB000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_23           (0xB800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_24           (0xC000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_25           (0xC800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_26           (0xD000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_27           (0xD800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_28           (0xE000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_29           (0xE800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_30           (0xF000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_31           (0xF800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__1           (0x0000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__2           (0x0800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__3           (0x1000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__4           (0x1800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__5           (0x2000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__6           (0x2800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__7           (0x3000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__8           (0x3800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__9           (0x4000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__10          (0x4800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__11          (0x5000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__12          (0x5800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__13          (0x6000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__14          (0x6800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__15          (0x7000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__16          (0x7800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__17          (0x8000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__18          (0x8800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__19          (0x9000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__20          (0x9800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__21          (0xA000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__22          (0xA800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__23          (0xB000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__24          (0xB800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__25          (0xC000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__26          (0xC800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__27          (0xD000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__28          (0xD800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__29          (0xE000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__30          (0xE800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__31          (0xF000u)  </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__32          (0xF800u)  </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">/* Display modes coded with Bits 2-4 */</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define LCDSTATIC           (LCDSON)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD2MUX             (LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD3MUX             (LCDMX1+LCDSON)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD4MUX             (LCDMX1+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">// LCDBCTL1</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define LCDFRMIFG           (0x0001u)  </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG        (0x0002u)  </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG         (0x0004u)  </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG         (0x0008u)  </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDFRMIE            (0x0100u)  </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE         (0x0200u)  </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE          (0x0400u)  </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE          (0x0800u)  </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">// LCDBCTL1</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define LCDFRMIFG_L         (0x0001u)  </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG_L      (0x0002u)  </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG_L       (0x0004u)  </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG_L       (0x0008u)  </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">// LCDBCTL1</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define LCDFRMIE_H          (0x0001u)  </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE_H       (0x0002u)  </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE_H        (0x0004u)  </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE_H        (0x0008u)  </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">// LCDBBLKCTL</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define LCDBLKMOD0          (0x0001u)  </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1          (0x0002u)  </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0          (0x0004u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1          (0x0008u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2          (0x0010u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0          (0x0020u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1          (0x0040u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2          (0x0080u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">// LCDBBLKCTL</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define LCDBLKMOD0_L        (0x0001u)  </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1_L        (0x0002u)  </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0_L        (0x0004u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1_L        (0x0008u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2_L        (0x0010u)  </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0_L        (0x0020u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1_L        (0x0040u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2_L        (0x0080u)  </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define LCDBLKMOD_0         (0x0000u)  </span><span class="comment">/* LCD_B Blinking mode: Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_1         (0x0001u)  </span><span class="comment">/* LCD_B Blinking mode: Individual */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_2         (0x0002u)  </span><span class="comment">/* LCD_B Blinking mode: All */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_3         (0x0003u)  </span><span class="comment">/* LCD_B Blinking mode: Switching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">// LCDBMEMCTL</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define LCDDISP             (0x0001u)  </span><span class="comment">/* LCD_B LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM             (0x0002u)  </span><span class="comment">/* LCD_B Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM            (0x0004u)  </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">// LCDBMEMCTL</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define LCDDISP_L           (0x0001u)  </span><span class="comment">/* LCD_B LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM_L           (0x0002u)  </span><span class="comment">/* LCD_B Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM_L          (0x0004u)  </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">// LCDBVCTL</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define LCD2B               (0x0001u)  </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0            (0x0002u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1            (0x0004u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN             (0x0008u)  </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT             (0x0010u)  </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS          (0x0020u)  </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT              (0x0040u)  </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT             (0x0080u)  </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD0               (0x0200u)  </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1               (0x0400u)  </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2               (0x0800u)  </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3               (0x1000u)  </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">// LCDBVCTL</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define LCD2B_L             (0x0001u)  </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0_L          (0x0002u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1_L          (0x0004u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN_L           (0x0008u)  </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT_L           (0x0010u)  </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS_L        (0x0020u)  </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT_L            (0x0040u)  </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT_L           (0x0080u)  </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">// LCDBVCTL</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define VLCD0_H             (0x0002u)  </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1_H             (0x0004u)  </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2_H             (0x0008u)  </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3_H             (0x0010u)  </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">/* Reference voltage source select for the regulated charge pump */</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define VLCDREF_0           (0&lt;&lt;1)    </span><span class="comment">/* Internal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_1           (1&lt;&lt;1)    </span><span class="comment">/* External */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_2           (2&lt;&lt;1)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_3           (3&lt;&lt;1)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">/* Charge pump voltage selections */</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define VLCD_0              (0&lt;&lt;9)    </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_1              (1&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2              (2&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3              (3&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_4              (4&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_5              (5&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_6              (6&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_7              (7&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_8              (8&lt;&lt;9)    </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_9              (9&lt;&lt;9)    </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_10             (10&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_11             (11&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_12             (12&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_13             (13&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_14             (14&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_15             (15&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define VLCD_DISABLED       (0&lt;&lt;9)    </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_60           (1&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_66           (2&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_72           (3&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_78           (4&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_84           (5&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_90           (6&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_96           (7&lt;&lt;9)    </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_02           (8&lt;&lt;9)    </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_08           (9&lt;&lt;9)    </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_14           (10&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_20           (11&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_26           (12&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_32           (13&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_38           (14&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_44           (15&lt;&lt;9)   </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">// LCDBPCTL0</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define LCDS0               (0x0001u)  </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1               (0x0002u)  </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2               (0x0004u)  </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3               (0x0008u)  </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4               (0x0010u)  </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5               (0x0020u)  </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6               (0x0040u)  </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7               (0x0080u)  </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS8               (0x0100u)  </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9               (0x0200u)  </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10              (0x0400u)  </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11              (0x0800u)  </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12              (0x1000u)  </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13              (0x2000u)  </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14              (0x4000u)  </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15              (0x8000u)  </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">// LCDBPCTL0</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define LCDS0_L             (0x0001u)  </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1_L             (0x0002u)  </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2_L             (0x0004u)  </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3_L             (0x0008u)  </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4_L             (0x0010u)  </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5_L             (0x0020u)  </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6_L             (0x0040u)  </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7_L             (0x0080u)  </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">// LCDBPCTL0</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define LCDS8_H             (0x0001u)  </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9_H             (0x0002u)  </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10_H            (0x0004u)  </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11_H            (0x0008u)  </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12_H            (0x0010u)  </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13_H            (0x0020u)  </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14_H            (0x0040u)  </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15_H            (0x0080u)  </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">// LCDBPCTL1</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define LCDS16              (0x0001u)  </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17              (0x0002u)  </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18              (0x0004u)  </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19              (0x0008u)  </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20              (0x0010u)  </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21              (0x0020u)  </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22              (0x0040u)  </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23              (0x0080u)  </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS24              (0x0100u)  </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25              (0x0200u)  </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26              (0x0400u)  </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27              (0x0800u)  </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28              (0x1000u)  </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29              (0x2000u)  </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30              (0x4000u)  </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31              (0x8000u)  </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">// LCDBPCTL1</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define LCDS16_L            (0x0001u)  </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17_L            (0x0002u)  </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18_L            (0x0004u)  </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19_L            (0x0008u)  </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20_L            (0x0010u)  </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21_L            (0x0020u)  </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22_L            (0x0040u)  </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23_L            (0x0080u)  </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">// LCDBPCTL1</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define LCDS24_H            (0x0001u)  </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25_H            (0x0002u)  </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26_H            (0x0004u)  </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27_H            (0x0008u)  </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28_H            (0x0010u)  </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29_H            (0x0020u)  </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30_H            (0x0040u)  </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31_H            (0x0080u)  </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">// LCDBPCTL2</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define LCDS32              (0x0001u)  </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33              (0x0002u)  </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34              (0x0004u)  </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35              (0x0008u)  </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36              (0x0010u)  </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37              (0x0020u)  </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38              (0x0040u)  </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39              (0x0080u)  </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS40              (0x0100u)  </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41              (0x0200u)  </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42              (0x0400u)  </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43              (0x0800u)  </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44              (0x1000u)  </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45              (0x2000u)  </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46              (0x4000u)  </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47              (0x8000u)  </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">// LCDBPCTL2</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define LCDS32_L            (0x0001u)  </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33_L            (0x0002u)  </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34_L            (0x0004u)  </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35_L            (0x0008u)  </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36_L            (0x0010u)  </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37_L            (0x0020u)  </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38_L            (0x0040u)  </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39_L            (0x0080u)  </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">// LCDBPCTL2</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define LCDS40_H            (0x0001u)  </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41_H            (0x0002u)  </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42_H            (0x0004u)  </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43_H            (0x0008u)  </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44_H            (0x0010u)  </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45_H            (0x0020u)  </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46_H            (0x0040u)  </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47_H            (0x0080u)  </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">// LCDBPCTL3</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define LCDS48              (0x0001u)  </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS49              (0x0002u)  </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS50              (0x0004u)  </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">// LCDBPCTL3</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define LCDS48_L            (0x0001u)  </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS49_L            (0x0002u)  </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS50_L            (0x0004u)  </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">// LCDBCPCTL</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define LCDCPDIS0           (0x0001u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1           (0x0002u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2           (0x0004u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3           (0x0008u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4           (0x0010u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5           (0x0020u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6           (0x0040u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7           (0x0080u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPCLKSYNC        (0x8000u)  </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">// LCDBCPCTL</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define LCDCPDIS0_L         (0x0001u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1_L         (0x0002u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2_L         (0x0004u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3_L         (0x0008u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4_L         (0x0010u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5_L         (0x0020u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6_L         (0x0040u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7_L         (0x0080u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">// LCDBCPCTL</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define LCDCPCLKSYNC_H      (0x0080u)  </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define OFS_LCDM1             (0x0020u)  </span><span class="comment">/* LCD Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM_             LCDM1     </span><span class="comment">/* LCD Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM              LCDM1     </span><span class="comment">/* LCD Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM              ((char*) &amp;LCDM1) </span><span class="comment">/* LCD Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM2             (0x0021u)  </span><span class="comment">/* LCD Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM3             (0x0022u)  </span><span class="comment">/* LCD Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM4             (0x0023u)  </span><span class="comment">/* LCD Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM5             (0x0024u)  </span><span class="comment">/* LCD Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM6             (0x0025u)  </span><span class="comment">/* LCD Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM7             (0x0026u)  </span><span class="comment">/* LCD Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM8             (0x0027u)  </span><span class="comment">/* LCD Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM9             (0x0028u)  </span><span class="comment">/* LCD Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM10            (0x0029u)  </span><span class="comment">/* LCD Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM11            (0x002Au)  </span><span class="comment">/* LCD Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM12            (0x002Bu)  </span><span class="comment">/* LCD Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM13            (0x002Cu)  </span><span class="comment">/* LCD Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM14            (0x002Du)  </span><span class="comment">/* LCD Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM15            (0x002Eu)  </span><span class="comment">/* LCD Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM16            (0x002Fu)  </span><span class="comment">/* LCD Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM17            (0x0030u)  </span><span class="comment">/* LCD Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM18            (0x0031u)  </span><span class="comment">/* LCD Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM19            (0x0032u)  </span><span class="comment">/* LCD Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM20            (0x0033u)  </span><span class="comment">/* LCD Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM21            (0x0034u)  </span><span class="comment">/* LCD Memory 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM22            (0x0035u)  </span><span class="comment">/* LCD Memory 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM23            (0x0036u)  </span><span class="comment">/* LCD Memory 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM24            (0x0037u)  </span><span class="comment">/* LCD Memory 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define OFS_LCDBM1            (0x0040u)  </span><span class="comment">/* LCD Blinking Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM_            LCDBM1    </span><span class="comment">/* LCD Blinking Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM             (LCDBM1)  </span><span class="comment">/* LCD Blinking Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM             ((char*) &amp;LCDBM1) </span><span class="comment">/* LCD Blinking Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM2            (0x0041u)  </span><span class="comment">/* LCD Blinking Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM3            (0x0042u)  </span><span class="comment">/* LCD Blinking Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM4            (0x0043u)  </span><span class="comment">/* LCD Blinking Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM5            (0x0044u)  </span><span class="comment">/* LCD Blinking Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM6            (0x0045u)  </span><span class="comment">/* LCD Blinking Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM7            (0x0046u)  </span><span class="comment">/* LCD Blinking Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM8            (0x0047u)  </span><span class="comment">/* LCD Blinking Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM9            (0x0048u)  </span><span class="comment">/* LCD Blinking Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM10           (0x0049u)  </span><span class="comment">/* LCD Blinking Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM11           (0x004Au)  </span><span class="comment">/* LCD Blinking Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM12           (0x004Bu)  </span><span class="comment">/* LCD Blinking Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM13           (0x004Cu)  </span><span class="comment">/* LCD Blinking Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM14           (0x004Du)  </span><span class="comment">/* LCD Blinking Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM15           (0x004Eu)  </span><span class="comment">/* LCD Blinking Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM16           (0x004Fu)  </span><span class="comment">/* LCD Blinking Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM17           (0x0050u)  </span><span class="comment">/* LCD Blinking Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM18           (0x0051u)  </span><span class="comment">/* LCD Blinking Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM19           (0x0052u)  </span><span class="comment">/* LCD Blinking Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM20           (0x0053u)  </span><span class="comment">/* LCD Blinking Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM21           (0x0054u)  </span><span class="comment">/* LCD Blinking Memory 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM22           (0x0055u)  </span><span class="comment">/* LCD Blinking Memory 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM23           (0x0056u)  </span><span class="comment">/* LCD Blinking Memory 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM24           (0x0057u)  </span><span class="comment">/* LCD Blinking Memory 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">/* LCDBIV Definitions */</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define LCDBIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBIV_LCDNOCAPIFG  (0x0002u)    </span><span class="comment">/* No capacitor connected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBIV_LCDBLKOFFIFG (0x0004u)    </span><span class="comment">/* Blink, segments off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBIV_LCDBLKONIFG  (0x0006u)    </span><span class="comment">/* Blink, segments on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBIV_LCDFRMIFG    (0x0008u)    </span><span class="comment">/* Frame interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">* LCD_C</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_LCD_C__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define OFS_LCDCCTL0          (0x0000u)  </span><span class="comment">/* LCD_C Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL0_L         OFS_LCDCCTL0</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL0_H         OFS_LCDCCTL0+1</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1          (0x0002u)  </span><span class="comment">/* LCD_C Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1_L         OFS_LCDCCTL1</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCTL1_H         OFS_LCDCCTL1+1</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL        (0x0004u)  </span><span class="comment">/* LCD_C blinking control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL_L       OFS_LCDCBLKCTL</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCBLKCTL_H       OFS_LCDCBLKCTL+1</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL        (0x0006u)  </span><span class="comment">/* LCD_C memory control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL_L       OFS_LCDCMEMCTL</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCMEMCTL_H       OFS_LCDCMEMCTL+1</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL          (0x0008u)  </span><span class="comment">/* LCD_C Voltage Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL_L         OFS_LCDCVCTL</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCVCTL_H         OFS_LCDCVCTL+1</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0         (0x000Au)  </span><span class="comment">/* LCD_C Port Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0_L        OFS_LCDCPCTL0</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL0_H        OFS_LCDCPCTL0+1</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1         (0x000Cu)  </span><span class="comment">/* LCD_C Port Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1_L        OFS_LCDCPCTL1</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL1_H        OFS_LCDCPCTL1+1</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2         (0x000Eu)  </span><span class="comment">/* LCD_C Port Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2_L        OFS_LCDCPCTL2</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCPCTL2_H        OFS_LCDCPCTL2+1</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL         (0x0012u)  </span><span class="comment">/* LCD_C Charge Pump Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL_L        OFS_LCDCCPCTL</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCCPCTL_H        OFS_LCDCCPCTL+1</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDCIV            (0x001Eu)  </span><span class="comment">/* LCD_C Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define LCDON               (0x0001u)  </span><span class="comment">/* LCD_C LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDLP               (0x0002u)  </span><span class="comment">/* LCD_C Low Power Waveform */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON              (0x0004u)  </span><span class="comment">/* LCD_C LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0              (0x0008u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1              (0x0010u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX2              (0x0020u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define LCDSSEL             (0x0080u)  </span><span class="comment">/* LCD_C Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE0             (0x0100u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1             (0x0200u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2             (0x0400u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0             (0x0800u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1             (0x1000u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2             (0x2000u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3             (0x4000u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4             (0x8000u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define LCDON_L             (0x0001u)  </span><span class="comment">/* LCD_C LCD On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDLP_L             (0x0002u)  </span><span class="comment">/* LCD_C Low Power Waveform */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDSON_L            (0x0004u)  </span><span class="comment">/* LCD_C LCD Segments On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX0_L            (0x0008u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX1_L            (0x0010u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMX2_L            (0x0020u)  </span><span class="comment">/* LCD_C Mux Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define LCDSSEL_L           (0x0080u)  </span><span class="comment">/* LCD_C Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">// LCDCCTL0</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* LCD_C RESERVED */</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define LCDPRE0_H           (0x0001u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE1_H           (0x0002u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE2_H           (0x0004u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV0_H           (0x0008u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV1_H           (0x0010u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV2_H           (0x0020u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV3_H           (0x0040u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV4_H           (0x0080u)  </span><span class="comment">/* LCD_C LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define LCDPRE_0            (0x0000u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_1            (0x0100u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_2            (0x0200u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_3            (0x0300u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_4            (0x0400u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE_5            (0x0500u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__1           (0x0000u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__2           (0x0100u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__4           (0x0200u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__8           (0x0300u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__16          (0x0400u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDPRE__32          (0x0500u)  </span><span class="comment">/* LCD_C LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define LCDDIV_0            (0x0000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_1            (0x0800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_2            (0x1000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_3            (0x1800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_4            (0x2000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_5            (0x2800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_6            (0x3000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_7            (0x3800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_8            (0x4000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_9            (0x4800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_10           (0x5000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_11           (0x5800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_12           (0x6000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_13           (0x6800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_14           (0x7000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_15           (0x7800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_16           (0x8000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_17           (0x8800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_18           (0x9000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_19           (0x9800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_20           (0xA000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_21           (0xA800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_22           (0xB000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_23           (0xB800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_24           (0xC000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_25           (0xC800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_26           (0xD000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_27           (0xD800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_28           (0xE000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_29           (0xE800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_30           (0xF000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV_31           (0xF800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__1           (0x0000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__2           (0x0800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__3           (0x1000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__4           (0x1800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__5           (0x2000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__6           (0x2800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__7           (0x3000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__8           (0x3800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__9           (0x4000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__10          (0x4800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__11          (0x5000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__12          (0x5800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__13          (0x6000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__14          (0x6800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__15          (0x7000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__16          (0x7800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__17          (0x8000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__18          (0x8800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__19          (0x9000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__20          (0x9800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__21          (0xA000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__22          (0xA800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__23          (0xB000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__24          (0xB800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__25          (0xC000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__26          (0xC800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__27          (0xD000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__28          (0xD800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__29          (0xE000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__30          (0xE800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__31          (0xF000u)  </span><span class="comment">/* LCD_C LCD frequency divider: /31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDDIV__32          (0xF800u)  </span><span class="comment">/* LCD_C LCD frequency divider: /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/* Display modes coded with Bits 2-4 */</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define LCDSTATIC           (LCDSON)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD2MUX             (LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD3MUX             (LCDMX1+LCDSON)</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD4MUX             (LCDMX1+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD5MUX             (LCDMX2+LCDSON)</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD6MUX             (LCDMX2+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD7MUX             (LCDMX2+LCDMX1+LCDSON)</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCD8MUX             (LCDMX2+LCDMX1+LCDMX0+LCDSON)</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define LCDFRMIFG           (0x0001u)  </span><span class="comment">/* LCD_C LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG        (0x0002u)  </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG         (0x0004u)  </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG         (0x0008u)  </span><span class="comment">/* LCD_C No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDFRMIE            (0x0100u)  </span><span class="comment">/* LCD_C LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE         (0x0200u)  </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE          (0x0400u)  </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE          (0x0800u)  </span><span class="comment">/* LCD_C No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define LCDFRMIFG_L         (0x0001u)  </span><span class="comment">/* LCD_C LCD frame interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIFG_L      (0x0002u)  </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIFG_L       (0x0004u)  </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIFG_L       (0x0008u)  </span><span class="comment">/* LCD_C No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">// LCDCCTL1</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define LCDFRMIE_H          (0x0001u)  </span><span class="comment">/* LCD_C LCD frame interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKOFFIE_H       (0x0002u)  </span><span class="comment">/* LCD_C LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKONIE_H        (0x0004u)  </span><span class="comment">/* LCD_C LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDNOCAPIE_H        (0x0008u)  </span><span class="comment">/* LCD_C No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">// LCDCBLKCTL</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define LCDBLKMOD0          (0x0001u)  </span><span class="comment">/* LCD_C Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1          (0x0002u)  </span><span class="comment">/* LCD_C Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0          (0x0004u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1          (0x0008u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2          (0x0010u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0          (0x0020u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1          (0x0040u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2          (0x0080u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">// LCDCBLKCTL</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define LCDBLKMOD0_L        (0x0001u)  </span><span class="comment">/* LCD_C Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD1_L        (0x0002u)  </span><span class="comment">/* LCD_C Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE0_L        (0x0004u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE1_L        (0x0008u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKPRE2_L        (0x0010u)  </span><span class="comment">/* LCD_C Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV0_L        (0x0020u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV1_L        (0x0040u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKDIV2_L        (0x0080u)  </span><span class="comment">/* LCD_C Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define LCDBLKMOD_0         (0x0000u)  </span><span class="comment">/* LCD_C Blinking mode: Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_1         (0x0001u)  </span><span class="comment">/* LCD_C Blinking mode: Individual */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_2         (0x0002u)  </span><span class="comment">/* LCD_C Blinking mode: All */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBLKMOD_3         (0x0003u)  </span><span class="comment">/* LCD_C Blinking mode: Switching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">// LCDCMEMCTL</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define LCDDISP             (0x0001u)  </span><span class="comment">/* LCD_C LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM             (0x0002u)  </span><span class="comment">/* LCD_C Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM            (0x0004u)  </span><span class="comment">/* LCD_C Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">// LCDCMEMCTL</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define LCDDISP_L           (0x0001u)  </span><span class="comment">/* LCD_C LCD memory registers for display */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRM_L           (0x0002u)  </span><span class="comment">/* LCD_C Clear LCD memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCLRBM_L          (0x0004u)  </span><span class="comment">/* LCD_C Clear LCD blinking memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define LCD2B               (0x0001u)  </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0            (0x0002u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1            (0x0004u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN             (0x0008u)  </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT             (0x0010u)  </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS          (0x0020u)  </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT              (0x0040u)  </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT             (0x0080u)  </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD0               (0x0200u)  </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1               (0x0400u)  </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2               (0x0800u)  </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3               (0x1000u)  </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD4               (0x2000u)  </span><span class="comment">/* VLCD select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD5               (0x4000u)  </span><span class="comment">/* VLCD select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define LCD2B_L             (0x0001u)  </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF0_L          (0x0002u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF1_L          (0x0004u)  </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPEN_L           (0x0008u)  </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDEXT_L           (0x0010u)  </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDEXTBIAS_L        (0x0020u)  </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R03EXT_L            (0x0040u)  </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDREXT_L           (0x0080u)  </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">// LCDCVCTL</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define VLCD0_H             (0x0002u)  </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD1_H             (0x0004u)  </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD2_H             (0x0008u)  </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD3_H             (0x0010u)  </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD4_H             (0x0020u)  </span><span class="comment">/* VLCD select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD5_H             (0x0040u)  </span><span class="comment">/* VLCD select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* Reference voltage source select for the regulated charge pump */</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define VLCDREF_0              (0x0000u)       </span><span class="comment">/* Internal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_1              (0x0002u)       </span><span class="comment">/* External */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_2              (0x0004u)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCDREF_3              (0x0006u)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">/* Charge pump voltage selections */</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define VLCD_0                 (0x0000u)       </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_1                 (0x0200u)       </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2                 (0x0400u)       </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3                 (0x0600u)       </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_4                 (0x0800u)       </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_5                 (0x0A00u)       </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_6                 (0x0C00u)       </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_7                 (0x0E00u)       </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_8                 (0x1000u)       </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_9                 (0x1200u)       </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_10                (0x1400u)       </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_11                (0x1600u)       </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_12                (0x1800u)       </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_13                (0x1A00u)       </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_14                (0x1C00u)       </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_15                (0x1E00u)       </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define VLCD_DISABLED          (0x0000u)       </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_60              (0x0200u)       </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_66              (0x0400u)       </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_72              (0x0600u)       </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_78              (0x0800u)       </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_84              (0x0A00u)       </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_90              (0x0C00u)       </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_2_96              (0x0E00u)       </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_02              (0x1000u)       </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_08              (0x1200u)       </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_14              (0x1400u)       </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_20              (0x1600u)       </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_26              (0x1800u)       </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_32              (0x1A00u)       </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_38              (0x1C00u)       </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VLCD_3_44              (0x1E00u)       </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define LCDS0               (0x0001u)  </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1               (0x0002u)  </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2               (0x0004u)  </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3               (0x0008u)  </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4               (0x0010u)  </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5               (0x0020u)  </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6               (0x0040u)  </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7               (0x0080u)  </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS8               (0x0100u)  </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9               (0x0200u)  </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10              (0x0400u)  </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11              (0x0800u)  </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12              (0x1000u)  </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13              (0x2000u)  </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14              (0x4000u)  </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15              (0x8000u)  </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define LCDS0_L             (0x0001u)  </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS1_L             (0x0002u)  </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS2_L             (0x0004u)  </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS3_L             (0x0008u)  </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS4_L             (0x0010u)  </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS5_L             (0x0020u)  </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS6_L             (0x0040u)  </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS7_L             (0x0080u)  </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">// LCDCPCTL0</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define LCDS8_H             (0x0001u)  </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS9_H             (0x0002u)  </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS10_H            (0x0004u)  </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS11_H            (0x0008u)  </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS12_H            (0x0010u)  </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS13_H            (0x0020u)  </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS14_H            (0x0040u)  </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS15_H            (0x0080u)  </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define LCDS16              (0x0001u)  </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17              (0x0002u)  </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18              (0x0004u)  </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19              (0x0008u)  </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20              (0x0010u)  </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21              (0x0020u)  </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22              (0x0040u)  </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23              (0x0080u)  </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS24              (0x0100u)  </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25              (0x0200u)  </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26              (0x0400u)  </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27              (0x0800u)  </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28              (0x1000u)  </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29              (0x2000u)  </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30              (0x4000u)  </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31              (0x8000u)  </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define LCDS16_L            (0x0001u)  </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS17_L            (0x0002u)  </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS18_L            (0x0004u)  </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS19_L            (0x0008u)  </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS20_L            (0x0010u)  </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS21_L            (0x0020u)  </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS22_L            (0x0040u)  </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS23_L            (0x0080u)  </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">// LCDCPCTL1</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define LCDS24_H            (0x0001u)  </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS25_H            (0x0002u)  </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS26_H            (0x0004u)  </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS27_H            (0x0008u)  </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS28_H            (0x0010u)  </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS29_H            (0x0020u)  </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS30_H            (0x0040u)  </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS31_H            (0x0080u)  </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define LCDS32              (0x0001u)  </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33              (0x0002u)  </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34              (0x0004u)  </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35              (0x0008u)  </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36              (0x0010u)  </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37              (0x0020u)  </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38              (0x0040u)  </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39              (0x0080u)  </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS40              (0x0100u)  </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41              (0x0200u)  </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42              (0x0400u)  </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43              (0x0800u)  </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44              (0x1000u)  </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45              (0x2000u)  </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46              (0x4000u)  </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47              (0x8000u)  </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define LCDS32_L            (0x0001u)  </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS33_L            (0x0002u)  </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS34_L            (0x0004u)  </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS35_L            (0x0008u)  </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS36_L            (0x0010u)  </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS37_L            (0x0020u)  </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS38_L            (0x0040u)  </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS39_L            (0x0080u)  </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">// LCDCPCTL2</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define LCDS40_H            (0x0001u)  </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS41_H            (0x0002u)  </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS42_H            (0x0004u)  </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS43_H            (0x0008u)  </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS44_H            (0x0010u)  </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS45_H            (0x0020u)  </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS46_H            (0x0040u)  </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDS47_H            (0x0080u)  </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define LCDCPDIS0           (0x0001u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1           (0x0002u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2           (0x0004u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3           (0x0008u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4           (0x0010u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5           (0x0020u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6           (0x0040u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7           (0x0080u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPCLKSYNC        (0x8000u)  </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define LCDCPDIS0_L         (0x0001u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS1_L         (0x0002u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS2_L         (0x0004u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS3_L         (0x0008u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS4_L         (0x0010u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS5_L         (0x0020u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS6_L         (0x0040u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCPDIS7_L         (0x0080u)  </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">// LCDCCPCTL</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define LCDCPCLKSYNC_H      (0x0080u)  </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define OFS_LCDM1             (0x0020u)  </span><span class="comment">/* LCD Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM_             LCDM1     </span><span class="comment">/* LCD Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM              LCDM1     </span><span class="comment">/* LCD Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDMEM              ((char*) &amp;LCDM1) </span><span class="comment">/* LCD Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM2             (0x0021u)  </span><span class="comment">/* LCD Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM3             (0x0022u)  </span><span class="comment">/* LCD Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM4             (0x0023u)  </span><span class="comment">/* LCD Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM5             (0x0024u)  </span><span class="comment">/* LCD Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM6             (0x0025u)  </span><span class="comment">/* LCD Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM7             (0x0026u)  </span><span class="comment">/* LCD Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM8             (0x0027u)  </span><span class="comment">/* LCD Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM9             (0x0028u)  </span><span class="comment">/* LCD Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM10            (0x0029u)  </span><span class="comment">/* LCD Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM11            (0x002Au)  </span><span class="comment">/* LCD Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM12            (0x002Bu)  </span><span class="comment">/* LCD Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM13            (0x002Cu)  </span><span class="comment">/* LCD Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM14            (0x002Du)  </span><span class="comment">/* LCD Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM15            (0x002Eu)  </span><span class="comment">/* LCD Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM16            (0x002Fu)  </span><span class="comment">/* LCD Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM17            (0x0030u)  </span><span class="comment">/* LCD Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM18            (0x0031u)  </span><span class="comment">/* LCD Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM19            (0x0032u)  </span><span class="comment">/* LCD Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM20            (0x0033u)  </span><span class="comment">/* LCD Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM21            (0x0034u)  </span><span class="comment">/* LCD Memory 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM22            (0x0035u)  </span><span class="comment">/* LCD Memory 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM23            (0x0036u)  </span><span class="comment">/* LCD Memory 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM24            (0x0037u)  </span><span class="comment">/* LCD Memory 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM25            (0x0038u)  </span><span class="comment">/* LCD Memory 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM26            (0x0039u)  </span><span class="comment">/* LCD Memory 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM27            (0x003Au)  </span><span class="comment">/* LCD Memory 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM28            (0x003Bu)  </span><span class="comment">/* LCD Memory 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM29            (0x003Cu)  </span><span class="comment">/* LCD Memory 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM30            (0x003Du)  </span><span class="comment">/* LCD Memory 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM31            (0x003Eu)  </span><span class="comment">/* LCD Memory 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM32            (0x003Fu)  </span><span class="comment">/* LCD Memory 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM33            (0x0040u)  </span><span class="comment">/* LCD Memory 33 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM34            (0x0041u)  </span><span class="comment">/* LCD Memory 34 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM35            (0x0042u)  </span><span class="comment">/* LCD Memory 35 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM36            (0x0043u)  </span><span class="comment">/* LCD Memory 36 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM37            (0x0044u)  </span><span class="comment">/* LCD Memory 37 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM38            (0x0045u)  </span><span class="comment">/* LCD Memory 38 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM39            (0x0046u)  </span><span class="comment">/* LCD Memory 39 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDM40            (0x0047u)  </span><span class="comment">/* LCD Memory 40 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define OFS_LCDBM1            (0x0040u)  </span><span class="comment">/* LCD Blinking Memory 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM_            LCDBM1    </span><span class="comment">/* LCD Blinking Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM             (LCDBM1)  </span><span class="comment">/* LCD Blinking Memory (for assembler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM             ((char*) &amp;LCDBM1) </span><span class="comment">/* LCD Blinking Memory (for C) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM2            (0x0041u)  </span><span class="comment">/* LCD Blinking Memory 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM3            (0x0042u)  </span><span class="comment">/* LCD Blinking Memory 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM4            (0x0043u)  </span><span class="comment">/* LCD Blinking Memory 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM5            (0x0044u)  </span><span class="comment">/* LCD Blinking Memory 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM6            (0x0045u)  </span><span class="comment">/* LCD Blinking Memory 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM7            (0x0046u)  </span><span class="comment">/* LCD Blinking Memory 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM8            (0x0047u)  </span><span class="comment">/* LCD Blinking Memory 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM9            (0x0048u)  </span><span class="comment">/* LCD Blinking Memory 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM10           (0x0049u)  </span><span class="comment">/* LCD Blinking Memory 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM11           (0x004Au)  </span><span class="comment">/* LCD Blinking Memory 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM12           (0x004Bu)  </span><span class="comment">/* LCD Blinking Memory 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM13           (0x004Cu)  </span><span class="comment">/* LCD Blinking Memory 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM14           (0x004Du)  </span><span class="comment">/* LCD Blinking Memory 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM15           (0x004Eu)  </span><span class="comment">/* LCD Blinking Memory 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM16           (0x004Fu)  </span><span class="comment">/* LCD Blinking Memory 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM17           (0x0050u)  </span><span class="comment">/* LCD Blinking Memory 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM18           (0x0051u)  </span><span class="comment">/* LCD Blinking Memory 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM19           (0x0052u)  </span><span class="comment">/* LCD Blinking Memory 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LCDBM20           (0x0053u)  </span><span class="comment">/* LCD Blinking Memory 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/* LCDCIV Definitions */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define LCDCIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDNOCAPIFG  (0x0002u)    </span><span class="comment">/* No capacitor connected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDCLKOFFIFG (0x0004u)    </span><span class="comment">/* Blink, segments off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDCLKONIFG  (0x0006u)    </span><span class="comment">/* Blink, segments on */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LCDCIV_LCDFRMIFG    (0x0008u)    </span><span class="comment">/* Frame interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">* HARDWARE MULTIPLIER 32Bit</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_MPY32__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4"> 3241</a></span>&#160;<span class="preprocessor">#define OFS_MPY               (0x0000u)  </span><span class="comment">/* Multiply Unsigned/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf2dac5a450b38d44ecb30137c4180fc"> 3242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_L              OFS_MPY</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21403e07a183a524dab9b674ade3da2c"> 3243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY_H              OFS_MPY+1</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd"> 3244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS              (0x0002u)  </span><span class="comment">/* Multiply Signed/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae953d3ec7a94d09bad5f24221f8d78c"> 3245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_L             OFS_MPYS</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a928157fbbb1babc533d88dc5ef6e6204"> 3246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS_H             OFS_MPYS+1</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3"> 3247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC               (0x0004u)  </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac141aba89c16ed4dd2ba16a155ac43af"> 3248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_L              OFS_MAC</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1862b6222ae14b933d0ba9a58c8bca5"> 3249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC_H              OFS_MAC+1</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79"> 3250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS              (0x0006u)  </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e5006c7d4d804265932a9bd722dcbf"> 3251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_L             OFS_MACS</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9589dd9be0d5c890c51df002860d2fbf"> 3252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS_H             OFS_MACS+1</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985"> 3253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2               (0x0008u)  </span><span class="comment">/* Operand 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebcce4980bb60b8e88201099e31f5e83"> 3254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_L              OFS_OP2</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a468834b32396c5c651a31191a3bff31c"> 3255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2_H              OFS_OP2+1</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f"> 3256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO             (0x000Au)  </span><span class="comment">/* Result Low Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab78bf7f5764c88c4fde13139bdb35ced"> 3257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_L            OFS_RESLO</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9a3acb7f21add864ad44d8a4cdb9820"> 3258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESLO_H            OFS_RESLO+1</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e"> 3259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI             (0x000Cu)  </span><span class="comment">/* Result High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36c2c0e197c1faf1ebabc751f04018d9"> 3260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_L            OFS_RESHI</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a819505312216e409dab0509a66b8d15a"> 3261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RESHI_H            OFS_RESHI+1</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT            (0x000Eu)  </span><span class="comment">/* Sum Extend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0         (0x002Cu)</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c"> 3269</a></span>&#160;<span class="preprocessor">#define OFS_MPY32L            (0x0010u)  </span><span class="comment">/* 32-bit operand 1 - multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d23a68243ee36bb54afaaa2841cbd13"> 3270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_L           OFS_MPY32L</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30db8a4cf2f2251e3b2be7fc91f0627d"> 3271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32L_H           OFS_MPY32L+1</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581"> 3272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H            (0x0012u)  </span><span class="comment">/* 32-bit operand 1 - multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0fc1d1b2a8f0d8ea3833ba3bb983995"> 3273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_L           OFS_MPY32H</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa84e7ed9a2b0eb5969d06dee7b5ecf01"> 3274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32H_H           OFS_MPY32H+1</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20"> 3275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L           (0x0014u)  </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a278a3620b1d0ee1fb1196105aaeac359"> 3276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_L          OFS_MPYS32L</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8be9fef708a61d8fdc11258d307f5f50"> 3277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32L_H          OFS_MPYS32L+1</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249"> 3278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H           (0x0016u)  </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7203ff3faaee88cb60d7f2fa56b3ff6"> 3279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_L          OFS_MPYS32H</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022e64254bb822f01154deb7e767bbd2"> 3280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPYS32H_H          OFS_MPYS32H+1</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a"> 3281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L            (0x0018u)  </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8170ee1dff8262dd1d59dee7763225bd"> 3282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_L           OFS_MAC32L</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a467319cad1655604e5cb7b35eca31fab"> 3283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32L_H           OFS_MAC32L+1</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856"> 3284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H            (0x001Au)  </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c6084890e10cdb20855866e4a509226"> 3285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_L           OFS_MAC32H</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e78ddb0432c9963f2bcc7bfd2f8d64"> 3286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MAC32H_H           OFS_MAC32H+1</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab"> 3287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L           (0x001Cu)  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaca91a04dbad94efa8e11d39783e2146"> 3288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_L          OFS_MACS32L</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca26a24923663524b50a0446caa6a1c9"> 3289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32L_H          OFS_MACS32L+1</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125"> 3290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H           (0x001Eu)  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c25306cb3008282edac8735b644635a"> 3291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_L          OFS_MACS32H</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d2c777953ad8837af1f757514bebc4e"> 3292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MACS32H_H          OFS_MACS32H+1</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356"> 3293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L              (0x0020u)  </span><span class="comment">/* 32-bit operand 2 - low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adada7289b43ebe468bf8f7b3968ce611"> 3294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_L             OFS_OP2L</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b598ef6078bfec7895ec0473feaa317"> 3295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2L_H             OFS_OP2L+1</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090"> 3296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H              (0x0022u)  </span><span class="comment">/* 32-bit operand 2 - high word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69bc8c2b701eb5d7718226524a16a677"> 3297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_L             OFS_OP2H</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a3f4e1b4ee6bc0115efc082c414352"> 3298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_OP2H_H             OFS_OP2H+1</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c"> 3299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0              (0x0024u)  </span><span class="comment">/* 32x32-bit result 0 - least significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1427eebc9ef75959ec900c9229900e6b"> 3300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_L             OFS_RES0</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b0ccf348409a1205ed45774f0940281"> 3301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES0_H             OFS_RES0+1</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510"> 3302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1              (0x0026u)  </span><span class="comment">/* 32x32-bit result 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90fe9f9030188b9e2fd811b0311077e1"> 3303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_L             OFS_RES1</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54975b1ce9aa1195bd14db70d7310d8f"> 3304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES1_H             OFS_RES1+1</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c"> 3305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2              (0x0028u)  </span><span class="comment">/* 32x32-bit result 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a032ab223ba00edeba031ac70f811ff19"> 3306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_L             OFS_RES2</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fa8565069ea214b0009a274289d67ae"> 3307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES2_H             OFS_RES2+1</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a"> 3308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3              (0x002Au)  </span><span class="comment">/* 32x32-bit result 3 - most significant word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72a0127c0c6307f35de92841ebf4c3d7"> 3309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_L             OFS_RES3</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a333438ff9a3e013c1f66fb60b57f96ff"> 3310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RES3_H             OFS_RES3+1</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2"> 3311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT            (0x000Eu)</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d"> 3312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_L           OFS_SUMEXT</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945"> 3313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SUMEXT_H           OFS_SUMEXT+1</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd"> 3314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0         (0x002Cu)  </span><span class="comment">/* MPY32 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526"> 3315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_L        OFS_MPY32CTL0</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f"> 3316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_MPY32CTL0_H        OFS_MPY32CTL0+1</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3f8762715ab839833e45715cdd877eb"> 3318</a></span>&#160;<span class="preprocessor">#define MPY_B               MPY_L      </span><span class="comment">/* Multiply Unsigned/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400"> 3319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS_B              MPYS_L     </span><span class="comment">/* Multiply Signed/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb4e74d9186009d4c57ff3de5c967e9"> 3320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC_B               MAC_L      </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6be4c8028e309ddb26fa4998006a68df"> 3321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS_B              MACS_L     </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cf3f557520146d81b61f5c16f3aab27"> 3322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_B               OP2_L      </span><span class="comment">/* Operand 2 (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4"> 3323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32L_B            MPY32L_L   </span><span class="comment">/* 32-bit operand 1 - multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36802ba9dfbf6bd68c1e4153a103effb"> 3324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY32H_B            MPY32H_L   </span><span class="comment">/* 32-bit operand 1 - multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e"> 3325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32L_B           MPYS32L_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23082fd580733d39c859bd2973f250a1"> 3326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYS32H_B           MPYS32H_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29604cf1162b1ea76486d503ed92bb82"> 3327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32L_B            MAC32L_L   </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8410a25abd99d78251403b3478b8734e"> 3328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAC32H_B            MAC32H_L   </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad08c0969a6456b29f30c0a9a98f1f376"> 3329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32L_B           MACS32L_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a718871821cb3841d85001809133fdc2a"> 3330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACS32H_B           MACS32H_L  </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2d1b885729df6c52972e3199b72b43c"> 3331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2L_B              OP2L_L     </span><span class="comment">/* 32-bit operand 2 - low word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02730e5c67ec959081ef597d21eccc02"> 3332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2H_B              OP2H_L     </span><span class="comment">/* 32-bit operand 2 - high word (Byte Access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f809a04b35cc070e23387e9f13e2da7"> 3335</a></span>&#160;<span class="preprocessor">#define MPYC                (0x0001u)  </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4"> 3337</a></span>&#160;<span class="preprocessor">#define MPYFRAC             (0x0004u)  </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24894360345ef1ad8f534cb144f5eceb"> 3338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT              (0x0008u)  </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a78a0d7c6b600a94b28354c57984408"> 3339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0               (0x0010u)  </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3da12e08149500229bd2ff69d108f5e"> 3340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1               (0x0020u)  </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a317baf25b83723ce0784e615bf2d82c2"> 3341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32              (0x0040u)  </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a675588748a931c45eb9f05067f93160e"> 3342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32              (0x0080u)  </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f"> 3343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLYWRTEN         (0x0100u)  </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1065e6be583835c75c3546daa406b270"> 3344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32            (0x0200u)  </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7837e56418ee2dc0a61b51a702094d"> 3347</a></span>&#160;<span class="preprocessor">#define MPYC_L              (0x0001u)  </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"> 3349</a></span>&#160;<span class="preprocessor">#define MPYFRAC_L           (0x0004u)  </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac0667f089eb8091a0cf228a6f7861af"> 3350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYSAT_L            (0x0008u)  </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd6e00d82be94b71faa7b27b6591ed02"> 3351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM0_L             (0x0010u)  </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f"> 3352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM1_L             (0x0020u)  </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08606b563fb3c93dd6d991be84160f41"> 3353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP1_32_L            (0x0040u)  </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5874a979f310c898310bdb8f2a943cd"> 3354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OP2_32_L            (0x0080u)  </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a3b33e4251f62b6e23cde980126d4b7"> 3358</a></span>&#160;<span class="preprocessor">#define MPYDLYWRTEN_H       (0x0001u)  </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e79910c316464a44eddf08e7a06373"> 3359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYDLY32_H          (0x0002u)  </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786"> 3361</a></span>&#160;<span class="preprocessor">#define MPYM_0              (0x0000u)  </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9bc5dae03b0f222386f3995527a54d3"> 3362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_1              (0x0010u)  </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6"> 3363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_2              (0x0020u)  </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59b1ebf7b8a94ea37f2345f839a95388"> 3364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM_3              (0x0030u)  </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98839ecd26856ff99477792e4ab660df"> 3365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPY           (0x0000u)  </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c9f521f0785ebcc60fdaeb1f627338"> 3366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MPYS          (0x0010u)  </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d"> 3367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MAC           (0x0020u)  </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dae3bc24c08f6b2402485a81c9cf6"> 3368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPYM__MACS          (0x0030u)  </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">* DIGITAL I/O Port1/2 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT1_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT2_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTA_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define OFS_PAIN              (0x0000u)  </span><span class="comment">/* Port A Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_L             OFS_PAIN</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIN_H             OFS_PAIN+1</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT             (0x0002u)  </span><span class="comment">/* Port A Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_L            OFS_PAOUT</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAOUT_H            OFS_PAOUT+1</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR             (0x0004u)  </span><span class="comment">/* Port A Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_L            OFS_PADIR</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADIR_H            OFS_PADIR+1</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN             (0x0006u)  </span><span class="comment">/* Port A Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_L            OFS_PAREN</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAREN_H            OFS_PAREN+1</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADS              (0x0008u)  </span><span class="comment">/* Port A Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADS_L             OFS_PADS</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PADS_H             OFS_PADS+1</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL             (0x000Au)  </span><span class="comment">/* Port A Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL_L            OFS_PASEL</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PASEL_H            OFS_PASEL+1</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES             (0x0018u)  </span><span class="comment">/* Port A Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_L            OFS_PAIES</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIES_H            OFS_PAIES+1</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE              (0x001Au)  </span><span class="comment">/* Port A Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_L             OFS_PAIE</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIE_H             OFS_PAIE+1</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG             (0x001Cu)  </span><span class="comment">/* Port A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_L            OFS_PAIFG</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PAIFG_H            OFS_PAIFG+1</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define OFS_P1IN              (0x0000u)</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1OUT             (0x0002u)</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1DIR             (0x0004u)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1REN             (0x0006u)</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1DS              (0x0008u)</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1SEL             (0x000Au)</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IV              (0x000Eu)  </span><span class="comment">/* Port 1 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IES             (0x0018u)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IE              (0x001Au)</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P1IFG             (0x001Cu)</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IN              (0x0001u)</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2OUT             (0x0003u)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2DIR             (0x0005u)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2REN             (0x0007u)</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2DS              (0x0009u)</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2SEL             (0x000Bu)</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IV              (0x001Eu)  </span><span class="comment">/* Port 2 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IES             (0x0019u)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IE              (0x001Bu)</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2IFG             (0x001du)</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IN                (PAIN_L)  </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1OUT               (PAOUT_L) </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1DIR               (PADIR_L) </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1REN               (PAREN_L) </span><span class="comment">/* Port 1 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1DS                (PADS_L)  </span><span class="comment">/* Port 1 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL               (PASEL_L) </span><span class="comment">/* Port 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IES               (PAIES_L) </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IE                (PAIE_L)  </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IFG               (PAIFG_L) </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">//Definitions for P1IV</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define P1IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG0          (0x0002u)    </span><span class="comment">/* P1IV P1IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG1          (0x0004u)    </span><span class="comment">/* P1IV P1IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG2          (0x0006u)    </span><span class="comment">/* P1IV P1IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG3          (0x0008u)    </span><span class="comment">/* P1IV P1IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG4          (0x000Au)    </span><span class="comment">/* P1IV P1IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG5          (0x000Cu)    </span><span class="comment">/* P1IV P1IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG6          (0x000Eu)    </span><span class="comment">/* P1IV P1IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG7          (0x0010u)    </span><span class="comment">/* P1IV P1IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define P2IN                (PAIN_H)  </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2OUT               (PAOUT_H) </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2DIR               (PADIR_H) </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2REN               (PAREN_H) </span><span class="comment">/* Port 2 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2DS                (PADS_H)  </span><span class="comment">/* Port 2 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL               (PASEL_H) </span><span class="comment">/* Port 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IES               (PAIES_H) </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IE                (PAIE_H)  </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IFG               (PAIFG_H) </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">//Definitions for P2IV</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define P2IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG0          (0x0002u)    </span><span class="comment">/* P2IV P2IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG1          (0x0004u)    </span><span class="comment">/* P2IV P2IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG2          (0x0006u)    </span><span class="comment">/* P2IV P2IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG3          (0x0008u)    </span><span class="comment">/* P2IV P2IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG4          (0x000Au)    </span><span class="comment">/* P2IV P2IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG5          (0x000Cu)    </span><span class="comment">/* P2IV P2IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG6          (0x000Eu)    </span><span class="comment">/* P2IV P2IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG7          (0x0010u)    </span><span class="comment">/* P2IV P2IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">* DIGITAL I/O Port3/4 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT3_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT4_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTB_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define OFS_PBIN              (0x0000u)  </span><span class="comment">/* Port B Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_L             OFS_PBIN</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIN_H             OFS_PBIN+1</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT             (0x0002u)  </span><span class="comment">/* Port B Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_L            OFS_PBOUT</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBOUT_H            OFS_PBOUT+1</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR             (0x0004u)  </span><span class="comment">/* Port B Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_L            OFS_PBDIR</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDIR_H            OFS_PBDIR+1</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN             (0x0006u)  </span><span class="comment">/* Port B Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_L            OFS_PBREN</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBREN_H            OFS_PBREN+1</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDS              (0x0008u)  </span><span class="comment">/* Port B Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDS_L             OFS_PBDS</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBDS_H             OFS_PBDS+1</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL             (0x000Au)  </span><span class="comment">/* Port B Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL_L            OFS_PBSEL</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBSEL_H            OFS_PBSEL+1</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES             (0x0018u)  </span><span class="comment">/* Port B Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_L            OFS_PBIES</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIES_H            OFS_PBIES+1</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE              (0x001Au)  </span><span class="comment">/* Port B Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_L             OFS_PBIE</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIE_H             OFS_PBIE+1</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG             (0x001Cu)  </span><span class="comment">/* Port B Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_L            OFS_PBIFG</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PBIFG_H            OFS_PBIFG+1</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define OFS_P3IN              (0x0000u)</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3OUT             (0x0002u)</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3DIR             (0x0004u)</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3REN             (0x0006u)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3DS              (0x0008u)</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3SEL             (0x000Au)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IV              (0x000Eu)  </span><span class="comment">/* Port 3 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IES             (0x0018u)</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IE              (0x001Au)</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P3IFG             (0x001Cu)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IN              (0x0001u)</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4OUT             (0x0003u)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4DIR             (0x0005u)</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4REN             (0x0007u)</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4DS              (0x0009u)</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4SEL             (0x000Bu)</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IV              (0x001Eu)  </span><span class="comment">/* Port 4 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IES             (0x0019u)</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IE              (0x001Bu)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P4IFG             (0x001du)</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IN                (PBIN_L)  </span><span class="comment">/* Port 3 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3OUT               (PBOUT_L) </span><span class="comment">/* Port 3 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3DIR               (PBDIR_L) </span><span class="comment">/* Port 3 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3REN               (PBREN_L) </span><span class="comment">/* Port 3 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3DS                (PBDS_L)  </span><span class="comment">/* Port 3 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3SEL               (PBSEL_L) </span><span class="comment">/* Port 3 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IES               (PBIES_L) </span><span class="comment">/* Port 3 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IE                (PBIE_L)  </span><span class="comment">/* Port 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IFG               (PBIFG_L) </span><span class="comment">/* Port 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment">//Definitions for P3IV</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define P3IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG0          (0x0002u)    </span><span class="comment">/* P3IV P3IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG1          (0x0004u)    </span><span class="comment">/* P3IV P3IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG2          (0x0006u)    </span><span class="comment">/* P3IV P3IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG3          (0x0008u)    </span><span class="comment">/* P3IV P3IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG4          (0x000Au)    </span><span class="comment">/* P3IV P3IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG5          (0x000Cu)    </span><span class="comment">/* P3IV P3IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG6          (0x000Eu)    </span><span class="comment">/* P3IV P3IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P3IV_P3IFG7          (0x0010u)    </span><span class="comment">/* P3IV P3IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define P4IN                (PBIN_H)  </span><span class="comment">/* Port 4 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4OUT               (PBOUT_H) </span><span class="comment">/* Port 4 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4DIR               (PBDIR_H) </span><span class="comment">/* Port 4 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4REN               (PBREN_H) </span><span class="comment">/* Port 4 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4DS                (PBDS_H)  </span><span class="comment">/* Port 4 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4SEL               (PBSEL_H) </span><span class="comment">/* Port 4 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IES               (PBIES_H) </span><span class="comment">/* Port 4 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IE                (PBIE_H)  </span><span class="comment">/* Port 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IFG               (PBIFG_H) </span><span class="comment">/* Port 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">//Definitions for P4IV</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define P4IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG0          (0x0002u)    </span><span class="comment">/* P4IV P4IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG1          (0x0004u)    </span><span class="comment">/* P4IV P4IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG2          (0x0006u)    </span><span class="comment">/* P4IV P4IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG3          (0x0008u)    </span><span class="comment">/* P4IV P4IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG4          (0x000Au)    </span><span class="comment">/* P4IV P4IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG5          (0x000Cu)    </span><span class="comment">/* P4IV P4IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG6          (0x000Eu)    </span><span class="comment">/* P4IV P4IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P4IV_P4IFG7          (0x0010u)    </span><span class="comment">/* P4IV P4IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">* DIGITAL I/O Port5/6 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT5_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT6_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTC_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define OFS_PCIN              (0x0000u)  </span><span class="comment">/* Port C Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_L             OFS_PCIN</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIN_H             OFS_PCIN+1</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT             (0x0002u)  </span><span class="comment">/* Port C Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_L            OFS_PCOUT</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCOUT_H            OFS_PCOUT+1</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR             (0x0004u)  </span><span class="comment">/* Port C Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_L            OFS_PCDIR</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDIR_H            OFS_PCDIR+1</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN             (0x0006u)  </span><span class="comment">/* Port C Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_L            OFS_PCREN</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCREN_H            OFS_PCREN+1</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDS              (0x0008u)  </span><span class="comment">/* Port C Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDS_L             OFS_PCDS</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCDS_H             OFS_PCDS+1</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL             (0x000Au)  </span><span class="comment">/* Port C Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL_L            OFS_PCSEL</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCSEL_H            OFS_PCSEL+1</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES             (0x0018u)  </span><span class="comment">/* Port C Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_L            OFS_PCIES</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIES_H            OFS_PCIES+1</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE              (0x001Au)  </span><span class="comment">/* Port C Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_L             OFS_PCIE</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIE_H             OFS_PCIE+1</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG             (0x001Cu)  </span><span class="comment">/* Port C Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_L            OFS_PCIFG</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PCIFG_H            OFS_PCIFG+1</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define OFS_P5IN              (0x0000u)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5OUT             (0x0002u)</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5DIR             (0x0004u)</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5REN             (0x0006u)</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5DS              (0x0008u)</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5SEL             (0x000Au)</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IV              (0x000Eu)  </span><span class="comment">/* Port 5 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IES             (0x0018u)</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IE              (0x001Au)</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P5IFG             (0x001Cu)</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IN              (0x0001u)</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6OUT             (0x0003u)</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6DIR             (0x0005u)</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6REN             (0x0007u)</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6DS              (0x0009u)</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6SEL             (0x000Bu)</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IV              (0x001Eu)  </span><span class="comment">/* Port 6 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IES             (0x0019u)</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IE              (0x001Bu)</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P6IFG             (0x001du)</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IN                (PCIN_L)  </span><span class="comment">/* Port 5 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5OUT               (PCOUT_L) </span><span class="comment">/* Port 5 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5DIR               (PCDIR_L) </span><span class="comment">/* Port 5 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5REN               (PCREN_L) </span><span class="comment">/* Port 5 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5DS                (PCDS_L)  </span><span class="comment">/* Port 5 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5SEL               (PCSEL_L) </span><span class="comment">/* Port 5 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IES               (PCIES_L) </span><span class="comment">/* Port 5 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IE                (PCIE_L)  </span><span class="comment">/* Port 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IFG               (PCIFG_L) </span><span class="comment">/* Port 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment">//Definitions for P5IV</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define P5IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG0          (0x0002u)    </span><span class="comment">/* P5IV P5IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG1          (0x0004u)    </span><span class="comment">/* P5IV P5IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG2          (0x0006u)    </span><span class="comment">/* P5IV P5IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG3          (0x0008u)    </span><span class="comment">/* P5IV P5IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG4          (0x000Au)    </span><span class="comment">/* P5IV P5IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG5          (0x000Cu)    </span><span class="comment">/* P5IV P5IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG6          (0x000Eu)    </span><span class="comment">/* P5IV P5IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P5IV_P5IFG7          (0x0010u)    </span><span class="comment">/* P5IV P5IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define P6IN                (PCIN_H)  </span><span class="comment">/* Port 6 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6OUT               (PCOUT_H) </span><span class="comment">/* Port 6 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6DIR               (PCDIR_H) </span><span class="comment">/* Port 6 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6REN               (PCREN_H) </span><span class="comment">/* Port 6 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6DS                (PCDS_H)  </span><span class="comment">/* Port 6 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6SEL               (PCSEL_H) </span><span class="comment">/* Port 6 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IES               (PCIES_H) </span><span class="comment">/* Port 6 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IE                (PCIE_H)  </span><span class="comment">/* Port 6 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IFG               (PCIFG_H) </span><span class="comment">/* Port 6 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">//Definitions for P6IV</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define P6IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG0          (0x0002u)    </span><span class="comment">/* P6IV P6IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG1          (0x0004u)    </span><span class="comment">/* P6IV P6IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG2          (0x0006u)    </span><span class="comment">/* P6IV P6IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG3          (0x0008u)    </span><span class="comment">/* P6IV P6IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG4          (0x000Au)    </span><span class="comment">/* P6IV P6IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG5          (0x000Cu)    </span><span class="comment">/* P6IV P6IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG6          (0x000Eu)    </span><span class="comment">/* P6IV P6IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P6IV_P6IFG7          (0x0010u)    </span><span class="comment">/* P6IV P6IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">* DIGITAL I/O Port7/8 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT7_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT8_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTD_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define OFS_PDIN              (0x0000u)  </span><span class="comment">/* Port D Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_L             OFS_PDIN</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIN_H             OFS_PDIN+1</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT             (0x0002u)  </span><span class="comment">/* Port D Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_L            OFS_PDOUT</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDOUT_H            OFS_PDOUT+1</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR             (0x0004u)  </span><span class="comment">/* Port D Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_L            OFS_PDDIR</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDIR_H            OFS_PDDIR+1</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN             (0x0006u)  </span><span class="comment">/* Port D Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_L            OFS_PDREN</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDREN_H            OFS_PDREN+1</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDS              (0x0008u)  </span><span class="comment">/* Port D Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDS_L             OFS_PDDS</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDDS_H             OFS_PDDS+1</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL             (0x000Au)  </span><span class="comment">/* Port D Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL_L            OFS_PDSEL</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDSEL_H            OFS_PDSEL+1</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES             (0x0018u)  </span><span class="comment">/* Port D Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_L            OFS_PDIES</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIES_H            OFS_PDIES+1</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE              (0x001Au)  </span><span class="comment">/* Port D Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_L             OFS_PDIE</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIE_H             OFS_PDIE+1</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG             (0x001Cu)  </span><span class="comment">/* Port D Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_L            OFS_PDIFG</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PDIFG_H            OFS_PDIFG+1</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define OFS_P7IN              (0x0000u)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7OUT             (0x0002u)</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7DIR             (0x0004u)</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7REN             (0x0006u)</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7DS              (0x0008u)</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7SEL             (0x000Au)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IV              (0x000Eu)  </span><span class="comment">/* Port 7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IES             (0x0018u)</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IE              (0x001Au)</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P7IFG             (0x001Cu)</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IN              (0x0001u)</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8OUT             (0x0003u)</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8DIR             (0x0005u)</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8REN             (0x0007u)</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8DS              (0x0009u)</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8SEL             (0x000Bu)</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IV              (0x001Eu)  </span><span class="comment">/* Port 8 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IES             (0x0019u)</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IE              (0x001Bu)</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P8IFG             (0x001du)</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IN                (PDIN_L)  </span><span class="comment">/* Port 7 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7OUT               (PDOUT_L) </span><span class="comment">/* Port 7 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7DIR               (PDDIR_L) </span><span class="comment">/* Port 7 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7REN               (PDREN_L) </span><span class="comment">/* Port 7 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7DS                (PDDS_L)  </span><span class="comment">/* Port 7 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7SEL               (PDSEL_L) </span><span class="comment">/* Port 7 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IES               (PDIES_L) </span><span class="comment">/* Port 7 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IE                (PDIE_L)  </span><span class="comment">/* Port 7 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IFG               (PDIFG_L) </span><span class="comment">/* Port 7 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">//Definitions for P7IV</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define P7IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG0          (0x0002u)    </span><span class="comment">/* P7IV P7IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG1          (0x0004u)    </span><span class="comment">/* P7IV P7IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG2          (0x0006u)    </span><span class="comment">/* P7IV P7IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG3          (0x0008u)    </span><span class="comment">/* P7IV P7IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG4          (0x000Au)    </span><span class="comment">/* P7IV P7IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG5          (0x000Cu)    </span><span class="comment">/* P7IV P7IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG6          (0x000Eu)    </span><span class="comment">/* P7IV P7IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P7IV_P7IFG7          (0x0010u)    </span><span class="comment">/* P7IV P7IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define P8IN                (PDIN_H)  </span><span class="comment">/* Port 8 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8OUT               (PDOUT_H) </span><span class="comment">/* Port 8 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8DIR               (PDDIR_H) </span><span class="comment">/* Port 8 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8REN               (PDREN_H) </span><span class="comment">/* Port 8 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8DS                (PDDS_H)  </span><span class="comment">/* Port 8 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8SEL               (PDSEL_H) </span><span class="comment">/* Port 8 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IES               (PDIES_H) </span><span class="comment">/* Port 8 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IE                (PDIE_H)  </span><span class="comment">/* Port 8 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IFG               (PDIFG_H) </span><span class="comment">/* Port 8 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment">//Definitions for P8IV</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define P8IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG0          (0x0002u)    </span><span class="comment">/* P8IV P8IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG1          (0x0004u)    </span><span class="comment">/* P8IV P8IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG2          (0x0006u)    </span><span class="comment">/* P8IV P8IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG3          (0x0008u)    </span><span class="comment">/* P8IV P8IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG4          (0x000Au)    </span><span class="comment">/* P8IV P8IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG5          (0x000Cu)    </span><span class="comment">/* P8IV P8IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG6          (0x000Eu)    </span><span class="comment">/* P8IV P8IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P8IV_P8IFG7          (0x0010u)    </span><span class="comment">/* P8IV P8IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">* DIGITAL I/O Port9/10 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT9_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORT10_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTE_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define OFS_PEIN              (0x0000u)  </span><span class="comment">/* Port E Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_L             OFS_PEIN</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIN_H             OFS_PEIN+1</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT             (0x0002u)  </span><span class="comment">/* Port E Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_L            OFS_PEOUT</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEOUT_H            OFS_PEOUT+1</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR             (0x0004u)  </span><span class="comment">/* Port E Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_L            OFS_PEDIR</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDIR_H            OFS_PEDIR+1</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN             (0x0006u)  </span><span class="comment">/* Port E Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_L            OFS_PEREN</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEREN_H            OFS_PEREN+1</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDS              (0x0008u)  </span><span class="comment">/* Port E Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDS_L             OFS_PEDS</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEDS_H             OFS_PEDS+1</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL             (0x000Au)  </span><span class="comment">/* Port E Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL_L            OFS_PESEL</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PESEL_H            OFS_PESEL+1</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES             (0x0018u)  </span><span class="comment">/* Port E Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_L            OFS_PEIES</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIES_H            OFS_PEIES+1</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE              (0x001Au)  </span><span class="comment">/* Port E Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_L             OFS_PEIE</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIE_H             OFS_PEIE+1</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG             (0x001Cu)  </span><span class="comment">/* Port E Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_L            OFS_PEIFG</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PEIFG_H            OFS_PEIFG+1</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define OFS_P9IN              (0x0000u)</span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9OUT             (0x0002u)</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9DIR             (0x0004u)</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9REN             (0x0006u)</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9DS              (0x0008u)</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9SEL             (0x000Au)</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IV              (0x000Eu)  </span><span class="comment">/* Port 9 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IES             (0x0018u)</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IE              (0x001Au)</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P9IFG             (0x001Cu)</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IN             (0x0001u)</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10OUT            (0x0003u)</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10DIR            (0x0005u)</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10REN            (0x0007u)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10DS             (0x0009u)</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10SEL            (0x000Bu)</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IV             (0x001Eu)  </span><span class="comment">/* Port 10 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IES            (0x0019u)</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IE             (0x001Bu)</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P10IFG            (0x001du)</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IN                (PEIN_L)  </span><span class="comment">/* Port 9 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9OUT               (PEOUT_L) </span><span class="comment">/* Port 9 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9DIR               (PEDIR_L) </span><span class="comment">/* Port 9 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9REN               (PEREN_L) </span><span class="comment">/* Port 9 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9DS                (PEDS_L)  </span><span class="comment">/* Port 9 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9SEL               (PESEL_L) </span><span class="comment">/* Port 9 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IES               (PEIES_L) </span><span class="comment">/* Port 9 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IE                (PEIE_L)  </span><span class="comment">/* Port 9 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IFG               (PEIFG_L) </span><span class="comment">/* Port 9 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">//Definitions for P9IV</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define P9IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG0          (0x0002u)    </span><span class="comment">/* P9IV P9IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG1          (0x0004u)    </span><span class="comment">/* P9IV P9IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG2          (0x0006u)    </span><span class="comment">/* P9IV P9IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG3          (0x0008u)    </span><span class="comment">/* P9IV P9IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG4          (0x000Au)    </span><span class="comment">/* P9IV P9IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG5          (0x000Cu)    </span><span class="comment">/* P9IV P9IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG6          (0x000Eu)    </span><span class="comment">/* P9IV P9IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P9IV_P9IFG7          (0x0010u)    </span><span class="comment">/* P9IV P9IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define P10IN                (PEIN_H)  </span><span class="comment">/* Port 10 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10OUT               (PEOUT_H) </span><span class="comment">/* Port 10 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10DIR               (PEDIR_H) </span><span class="comment">/* Port 10 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10REN               (PEREN_H) </span><span class="comment">/* Port 10 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10DS                (PEDS_H)  </span><span class="comment">/* Port 10 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10SEL               (PESEL_H) </span><span class="comment">/* Port 10 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IES               (PEIES_H) </span><span class="comment">/* Port 10 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IE                (PEIE_H)  </span><span class="comment">/* Port 10 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IFG               (PEIFG_H) </span><span class="comment">/* Port 10 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">//Definitions for P10IV</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define P10IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG0          (0x0002u)    </span><span class="comment">/* P10IV P10IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG1          (0x0004u)    </span><span class="comment">/* P10IV P10IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG2          (0x0006u)    </span><span class="comment">/* P10IV P10IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG3          (0x0008u)    </span><span class="comment">/* P10IV P10IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG4          (0x000Au)    </span><span class="comment">/* P10IV P10IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG5          (0x000Cu)    </span><span class="comment">/* P10IV P10IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG6          (0x000Eu)    </span><span class="comment">/* P10IV P10IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P10IV_P10IFG7          (0x0010u)    </span><span class="comment">/* P10IV P10IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">* DIGITAL I/O Port11 Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT11_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef  __MSP430_HAS_PORTF_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define OFS_PFIN              (0x0000u)  </span><span class="comment">/* Port F Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_L             OFS_PFIN</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIN_H             OFS_PFIN+1</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT             (0x0002u)  </span><span class="comment">/* Port F Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_L            OFS_PFOUT</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFOUT_H            OFS_PFOUT+1</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR             (0x0004u)  </span><span class="comment">/* Port F Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_L            OFS_PFDIR</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDIR_H            OFS_PFDIR+1</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN             (0x0006u)  </span><span class="comment">/* Port F Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_L            OFS_PFREN</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFREN_H            OFS_PFREN+1</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDS              (0x0008u)  </span><span class="comment">/* Port F Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDS_L             OFS_PFDS</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFDS_H             OFS_PFDS+1</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL             (0x000Au)  </span><span class="comment">/* Port F Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL_L            OFS_PFSEL</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFSEL_H            OFS_PFSEL+1</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES             (0x0018u)  </span><span class="comment">/* Port F Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_L            OFS_PFIES</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIES_H            OFS_PFIES+1</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE              (0x001Au)  </span><span class="comment">/* Port F Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_L             OFS_PFIE</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIE_H             OFS_PFIE+1</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG             (0x001Cu)  </span><span class="comment">/* Port F Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_L            OFS_PFIFG</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PFIFG_H            OFS_PFIFG+1</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define OFS_P11IN             (0x0000u)</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11OUT            (0x0002u)</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11DIR            (0x0004u)</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11REN            (0x0006u)</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11DS             (0x0008u)</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11SEL            (0x000Au)</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IV             (0x000Eu)  </span><span class="comment">/* Port 11 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IES            (0x0018u)</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IE             (0x001Au)</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P11IFG            (0x001Cu)</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IN                (PFIN_L)  </span><span class="comment">/* Port 11 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11OUT               (PFOUT_L) </span><span class="comment">/* Port 11 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11DIR               (PFDIR_L) </span><span class="comment">/* Port 11 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11REN               (PFREN_L) </span><span class="comment">/* Port 11 Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11DS                (PFDS_L)  </span><span class="comment">/* Port 11 Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11SEL               (PFSEL_L) </span><span class="comment">/* Port 11 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define P11IES               (PFIES_L) </span><span class="comment">/* Port 11 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IE                (PFIE_L)  </span><span class="comment">/* Port 11 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IFG               (PFIFG_L) </span><span class="comment">/* Port 11 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">//Definitions for P11IV</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define P11IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG0          (0x0002u)    </span><span class="comment">/* P11IV P11IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG1          (0x0004u)    </span><span class="comment">/* P11IV P11IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG2          (0x0006u)    </span><span class="comment">/* P11IV P11IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG3          (0x0008u)    </span><span class="comment">/* P11IV P11IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG4          (0x000Au)    </span><span class="comment">/* P11IV P11IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG5          (0x000Cu)    </span><span class="comment">/* P11IV P11IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG6          (0x000Eu)    </span><span class="comment">/* P11IV P11IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P11IV_P11IFG7          (0x0010u)    </span><span class="comment">/* P11IV P11IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">* DIGITAL I/O PortJ Pull up / Pull down Resistors</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORTJ_R__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define OFS_PJIN              (0x0000u)  </span><span class="comment">/* Port J Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_L             OFS_PJIN</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJIN_H             OFS_PJIN+1</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT             (0x0002u)  </span><span class="comment">/* Port J Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_L            OFS_PJOUT</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJOUT_H            OFS_PJOUT+1</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR             (0x0004u)  </span><span class="comment">/* Port J Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_L            OFS_PJDIR</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDIR_H            OFS_PJDIR+1</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN             (0x0006u)  </span><span class="comment">/* Port J Resistor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_L            OFS_PJREN</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJREN_H            OFS_PJREN+1</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDS              (0x0008u)  </span><span class="comment">/* Port J Drive Strenght */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDS_L             OFS_PJDS</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJDS_H             OFS_PJDS+1</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL             (0x000Au)  </span><span class="comment">/* Port J Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL_L            OFS_PJSEL</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PJSEL_H            OFS_PJSEL+1</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">* PORT MAPPING CONTROLLER</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT_MAPPING__   </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459"> 3981</a></span>&#160;<span class="preprocessor">#define OFS_PMAPKEYID         (0x0000u)  </span><span class="comment">/* Port Mapping Key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5113252b3fd7c940e3fab02d3c7f366c"> 3982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMAPKEYID_L        OFS_PMAPKEYID</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bb35050a4520078bce90f6ec5c1471e"> 3983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMAPKEYID_H        OFS_PMAPKEYID+1</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546"> 3984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMAPCTL           (0x0002u)  </span><span class="comment">/* Port Mapping control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aa4818a6afe1518c9ebcb31075f3bad"> 3985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMAPCTL_L          OFS_PMAPCTL</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db21fc4f721a3e92b1235789a98a2f6"> 3986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMAPCTL_H          OFS_PMAPCTL+1</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2077383eabe97a2b4618de7a0a22991"> 3988</a></span>&#160;<span class="preprocessor">#define  PMAPKEY             (0x2D52u)  </span><span class="comment">/* Port Mapping Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3eb69b8ee8e19177020d9ef629545e2"> 3989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PMAPPWD             PMAPKEYID </span><span class="comment">/* Legacy Definition: Mapping Key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32ecc7ae163d5e9a4172cc92060f18ef"> 3990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PMAPPW              (0x2D52u)  </span><span class="comment">/* Legacy Definition: Port Mapping Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">/* PMAPCTL Control Bits */</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a106fccdebf378739ecb52a323617b547"> 3993</a></span>&#160;<span class="preprocessor">#define PMAPLOCKED          (0x0001u)  </span><span class="comment">/* Port Mapping Lock bit. Read only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6da4120a01ccea0bfb1400aec522dbed"> 3994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMAPRECFG           (0x0002u)  </span><span class="comment">/* Port Mapping re-configuration control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment">/* PMAPCTL Control Bits */</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25efc09486b77ee9266e050d76210d57"> 3997</a></span>&#160;<span class="preprocessor">#define PMAPLOCKED_L        (0x0001u)  </span><span class="comment">/* Port Mapping Lock bit. Read only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86dee611f9e02eafe86c9f6713e477a2"> 3998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMAPRECFG_L         (0x0002u)  </span><span class="comment">/* Port Mapping re-configuration control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">* PORT 2 MAPPING CONTROLLER</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PORT2_MAPPING__   </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define OFS_P2MAP01           (0x0000u)  </span><span class="comment">/* Port P2.0/1 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP01_L          OFS_P2MAP01</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP01_H          OFS_P2MAP01+1</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP23           (0x0002u)  </span><span class="comment">/* Port P2.2/3 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP23_L          OFS_P2MAP23</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP23_H          OFS_P2MAP23+1</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP45           (0x0004u)  </span><span class="comment">/* Port P2.4/5 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP45_L          OFS_P2MAP45</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP45_H          OFS_P2MAP45+1</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP67           (0x0006u)  </span><span class="comment">/* Port P2.6/7 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP67_L          OFS_P2MAP67</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP67_H          OFS_P2MAP67+1</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP0            (0x0000u)</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP1            (0x0001u)</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP2            (0x0002u)</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP3            (0x0003u)</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP4            (0x0004u)</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP5            (0x0005u)</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP6            (0x0006u)</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_P2MAP7            (0x0007u)</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define  P2MAP0              P2MAP01_L </span><span class="comment">/* Port P2.0 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP1              P2MAP01_H </span><span class="comment">/* Port P2.1 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP2              P2MAP23_L </span><span class="comment">/* Port P2.2 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP3              P2MAP23_H </span><span class="comment">/* Port P2.3 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP4              P2MAP45_L </span><span class="comment">/* Port P2.4 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP5              P2MAP45_H </span><span class="comment">/* Port P2.5 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP6              P2MAP67_L </span><span class="comment">/* Port P2.6 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  P2MAP7              P2MAP67_H </span><span class="comment">/* Port P2.7 mapping register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">* PMM - Power Management System</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PMM__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba"> 4042</a></span>&#160;<span class="preprocessor">#define OFS_PMMCTL0           (0x0000u)  </span><span class="comment">/* PMM Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3"> 4043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_L          OFS_PMMCTL0</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199"> 4044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL0_H          OFS_PMMCTL0+1</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5"> 4045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL1           (0x0002u)  </span><span class="comment">/* PMM Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abcc708a389109716a6b423c197b9fd30"> 4046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL1_L          OFS_PMMCTL1</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe0283a46ba4c558fdc970b7c4c3775"> 4047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMCTL1_H          OFS_PMMCTL1+1</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56"> 4048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMHCTL          (0x0004u)  </span><span class="comment">/* SVS and SVM high side control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72627f0795033c69f7a1bdb91d7fa05"> 4049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMHCTL_L         OFS_SVSMHCTL</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b64888c867572c6846b7337a6a5ebe8"> 4050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMHCTL_H         OFS_SVSMHCTL+1</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8"> 4051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMLCTL          (0x0006u)  </span><span class="comment">/* SVS and SVM low side control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a517e1a37d28dbb6796e0afb890956d1e"> 4052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMLCTL_L         OFS_SVSMLCTL</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a220275c71926f1d8695062a057cbdbfe"> 4053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMLCTL_H         OFS_SVSMLCTL+1</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9"> 4054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMIO            (0x0008u)  </span><span class="comment">/* SVSIN and SVSOUT control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a927c2ce126c4caa78e212be81382cd18"> 4055</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMIO_L           OFS_SVSMIO</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cbb28cccbe084812f92bb5212a34336"> 4056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SVSMIO_H           OFS_SVSMIO+1</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8"> 4057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG            (0x000Cu)  </span><span class="comment">/* PMM Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd"> 4058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_L           OFS_PMMIFG</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da"> 4059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMIFG_H           OFS_PMMIFG+1</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884"> 4060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMRIE            (0x000Eu)  </span><span class="comment">/* PMM and RESET Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d922c84ab227bf5982a14d3538118b2"> 4061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMRIE_L           OFS_PMMRIE</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad346057280c82bb8e750b73118830377"> 4062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PMMRIE_H           OFS_PMMRIE+1</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4"> 4064</a></span>&#160;<span class="preprocessor">#define PMMPW               (0xA500u)  </span><span class="comment">/* PMM Register Write Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e"> 4065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPW_H             (0xA5)    </span><span class="comment">/* PMM Register Write Password for high word access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac93e4073791008944595ee0f2db5315e"> 4068</a></span>&#160;<span class="preprocessor">#define PMMCOREV0           (0x0001u)  </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb4103d93ade051e19079e9ed1ae2ec7"> 4069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCOREV1           (0x0002u)  </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5"> 4070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWBOR            (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c"> 4071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR            (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318"> 4072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF           (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe34a84662ee69764526ef86b720a25"> 4073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMHPMRE            (0x0080u)  </span><span class="comment">/* PMM Global High Power Module Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9032d8f5bb12f4616faa7c503a38d46"> 4076</a></span>&#160;<span class="preprocessor">#define PMMCOREV0_L         (0x0001u)  </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab630b8cc424335f03a03207e354968c2"> 4077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCOREV1_L         (0x0002u)  </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d"> 4078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWBOR_L          (0x0004u)  </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1"> 4079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMSWPOR_L          (0x0008u)  </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc"> 4080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF_L         (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a248a3812c85a5e20287046b4ce931f69"> 4081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMHPMRE_L          (0x0080u)  </span><span class="comment">/* PMM Global High Power Module Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ca0e5c11c8b5df96c3c0897728ca8f"> 4083</a></span>&#160;<span class="preprocessor">#define PMMCOREV_0          (0x0000u)  </span><span class="comment">/* PMM Core Voltage 0 (1.35V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a503996ac8895fb0561ccb3117f3191f4"> 4084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCOREV_1          (0x0001u)  </span><span class="comment">/* PMM Core Voltage 1 (1.55V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63b63c1eb90280f6932fa6c20a28ee15"> 4085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCOREV_2          (0x0002u)  </span><span class="comment">/* PMM Core Voltage 2 (1.75V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4aa3f2a0135a48433168c58a596e88da"> 4086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCOREV_3          (0x0003u)  </span><span class="comment">/* PMM Core Voltage 3 (1.85V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment">/* PMMCTL1 Control Bits */</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03c25d522a8aab3e9665db6eac6bf923"> 4089</a></span>&#160;<span class="preprocessor">#define PMMREFMD            (0x0001u)  </span><span class="comment">/* PMM Reference Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a456d20ee62641fb6cc1889eb3ace8a0c"> 4090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCMD0             (0x0010u)  </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a850dbf76f57da18db1fb827b04af1eaf"> 4091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCMD1             (0x0020u)  </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">/* PMMCTL1 Control Bits */</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2489ee605f093bda1c212fde5dbf57ff"> 4094</a></span>&#160;<span class="preprocessor">#define PMMREFMD_L          (0x0001u)  </span><span class="comment">/* PMM Reference Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f713ff5b9696c2f1d49582cc345dd5e"> 4095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCMD0_L           (0x0010u)  </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b0f7a54c428ecf54c7e247401e8ab65"> 4096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMCMD1_L           (0x0020u)  </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bd1b9882e030ea70619adbd1c8c4995"> 4099</a></span>&#160;<span class="preprocessor">#define SVSMHRRL0           (0x0001u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5d6404ca0c5b3356f133ece9298ed5e"> 4100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL1           (0x0002u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59e1d68731a18fc77fb14f1f5d236077"> 4101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL2           (0x0004u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef4c18f635a2380aec14d2ec3e0c0ea3"> 4102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYST          (0x0008u)  </span><span class="comment">/* SVS and SVM high side delay status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae7b3b0f6435a4cbb164ced87f3128aa"> 4103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHMD              (0x0010u)  </span><span class="comment">/* SVS high side mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9335a7d833caf67e1cce14346411b9a"> 4104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHEVM            (0x0040u)  </span><span class="comment">/* SVS and SVM high side event mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f873c8eefc82615b2cd88daedfc875c"> 4105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHACE            (0x0080u)  </span><span class="comment">/* SVS and SVM high side auto control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ca437ed8937ea00138aa24bfc662dc7"> 4106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL0            (0x0100u)  </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc5d46b8188e4fbf37ea04aa5db106d0"> 4107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL1            (0x0200u)  </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce"> 4108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE               (0x0400u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ced66067fb45c4c012b5a83fec3ad23"> 4109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHFP              (0x0800u)  </span><span class="comment">/* SVS high side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f518f55f54404afb9386faed66e7fc8"> 4110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHOVPE            (0x1000u)  </span><span class="comment">/* SVM high side over-voltage enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79ec91d113a53e08d99d7df061bb99cc"> 4111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHE               (0x4000u)  </span><span class="comment">/* SVM high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae517f8363962d439584b2f19a8a16734"> 4112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHFP              (0x8000u)  </span><span class="comment">/* SVM high side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f7c0a26573e77ef4704aedadace3294"> 4115</a></span>&#160;<span class="preprocessor">#define SVSMHRRL0_L         (0x0001u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a473de306e464eceb01b22e1c20866c"> 4116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL1_L         (0x0002u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0558fa1d26949dea8daa56771770d5e"> 4117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL2_L         (0x0004u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e0b3b7a7554ff1540d60bf54b63a57"> 4118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYST_L        (0x0008u)  </span><span class="comment">/* SVS and SVM high side delay status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b93d2e75c2564f78b01a7aaf4a2b6ae"> 4119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHMD_L            (0x0010u)  </span><span class="comment">/* SVS high side mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae51234aba69ed333f2d0f02659e7d00b"> 4120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHEVM_L          (0x0040u)  </span><span class="comment">/* SVS and SVM high side event mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce758ab6032f4655d7f3ea2432bf822"> 4121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHACE_L          (0x0080u)  </span><span class="comment">/* SVS and SVM high side auto control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a774a758f35280da84de8cfd3937e3974"> 4124</a></span>&#160;<span class="preprocessor">#define SVSHRVL0_H          (0x0001u)  </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6425c803d38e87f42d2fa26f098306fa"> 4125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL1_H          (0x0002u)  </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98d6b488a38c640162374d38c03cd9d9"> 4126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHE_H             (0x0004u)  </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d58a62c5416c19857904bdecff20411"> 4127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHFP_H            (0x0008u)  </span><span class="comment">/* SVS high side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24e47047818554724256ba132138fe35"> 4128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHOVPE_H          (0x0010u)  </span><span class="comment">/* SVM high side over-voltage enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3714d57d7ffa52b6ded0bec5f445455"> 4129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHE_H             (0x0040u)  </span><span class="comment">/* SVM high side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69c96e28bd91e791476c7a38d709777e"> 4130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHFP_H            (0x0080u)  </span><span class="comment">/* SVM high side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81b76437db1610ce338ac1607a3ca695"> 4132</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_0          (0x0000u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2b921df43e0ad36372ab1cce4be0d76"> 4133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_1          (0x0001u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c6eb4d3a7e770c5f0379f2a79130112"> 4134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_2          (0x0002u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa679d0cb235161a61a93565f07a1274c"> 4135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_3          (0x0003u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4473602d37e45cce6238c3733f856d2"> 4136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_4          (0x0004u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4827b23b8a80c80b677943d273bc965"> 4137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_5          (0x0005u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4de42e3abe38b77f5d2d050818f14c4c"> 4138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_6          (0x0006u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae40c613f405992f30cb494b1a9ff8a0f"> 4139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHRRL_7          (0x0007u)  </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a630f3d34677f3453118af180757df2cd"> 4141</a></span>&#160;<span class="preprocessor">#define SVSHRVL_0           (0x0000u)  </span><span class="comment">/* SVS high side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa045f1ced9c5d6aba2b0536ac6337784"> 4142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL_1           (0x0100u)  </span><span class="comment">/* SVS high side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e04eb4c3dba501de3aceeec80619805"> 4143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL_2           (0x0200u)  </span><span class="comment">/* SVS high side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa68ce64af75b003570b88cbb7b218c88"> 4144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHRVL_3           (0x0300u)  </span><span class="comment">/* SVS high side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ce40f3d9429cd53526d1c0d5b60136a"> 4147</a></span>&#160;<span class="preprocessor">#define SVSMLRRL0           (0x0001u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a24731066f5e1816ea44f16ca2235df"> 4148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL1           (0x0002u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afced9793b1862636f11630e8929adde5"> 4149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL2           (0x0004u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f40d3f15c2ade298b141733054e679a"> 4150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLDLYST          (0x0008u)  </span><span class="comment">/* SVS and SVM low side delay status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6590ae9c9c23ec53f46cd7272033fd9"> 4151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLMD              (0x0010u)  </span><span class="comment">/* SVS low side mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19de50cfb976e67d7f60a071c4ca888b"> 4152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLEVM            (0x0040u)  </span><span class="comment">/* SVS and SVM low side event mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa23d2a7bf55c61f0d59f6571cc68679a"> 4153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLACE            (0x0080u)  </span><span class="comment">/* SVS and SVM low side auto control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a217447b1a6dc72e1d30b9c8c162e2764"> 4154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL0            (0x0100u)  </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34b51ea590a89057cfd021791e3e2f8"> 4155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL1            (0x0200u)  </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a775b67a8c2df6ecf7225c8de70631ead"> 4156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE               (0x0400u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96da495861511beff7bc15cfda039842"> 4157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLFP              (0x0800u)  </span><span class="comment">/* SVS low side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abceb522dc4f8ea86d0d8345de7f323dd"> 4158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLOVPE            (0x1000u)  </span><span class="comment">/* SVM low side over-voltage enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80f9b1f14a3e0b92470f442c97da6688"> 4159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLE               (0x4000u)  </span><span class="comment">/* SVM low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20e2a72c8e226026785a846c22ae4cc4"> 4160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLFP              (0x8000u)  </span><span class="comment">/* SVM low side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e30676ec8fd54a6264de0b82d0bc305"> 4163</a></span>&#160;<span class="preprocessor">#define SVSMLRRL0_L         (0x0001u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0f3903e3c3123041882671ac0454b3b"> 4164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL1_L         (0x0002u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90266856a37118659be9a3817dfa1959"> 4165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL2_L         (0x0004u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc3adea7b93454606cf60087119fa6f3"> 4166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLDLYST_L        (0x0008u)  </span><span class="comment">/* SVS and SVM low side delay status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0760af6d5f4cdc5d78348db8087f937b"> 4167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLMD_L            (0x0010u)  </span><span class="comment">/* SVS low side mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a607f16160457e342113206e2ba409bc9"> 4168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLEVM_L          (0x0040u)  </span><span class="comment">/* SVS and SVM low side event mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa70509bf9407a2df33ef6826ccbd6404"> 4169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLACE_L          (0x0080u)  </span><span class="comment">/* SVS and SVM low side auto control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af531998ca2fca6bc6b0448a357ce98a5"> 4172</a></span>&#160;<span class="preprocessor">#define SVSLRVL0_H          (0x0001u)  </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db4fa8cba9665b4f723c359effc209e"> 4173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL1_H          (0x0002u)  </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bddbcba04562075d42ae452519cd325"> 4174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLE_H             (0x0004u)  </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abad92f318537c747cdc5008c86a1b021"> 4175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLFP_H            (0x0008u)  </span><span class="comment">/* SVS low side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaa950bbe788cd9f026e0c528347bb4c"> 4176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLOVPE_H          (0x0010u)  </span><span class="comment">/* SVM low side over-voltage enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2415df992c4d18bfe32390204549691"> 4177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLE_H             (0x0040u)  </span><span class="comment">/* SVM low side enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecb1c245dbfc6a8cef2607b6ba4ecadc"> 4178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLFP_H            (0x0080u)  </span><span class="comment">/* SVM low side full performace mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a935df3bfa6091a7d06d6a1499b19d56c"> 4180</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_0          (0x0000u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d7c805bba3a506e22f0d3c73bc79b8e"> 4181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_1          (0x0001u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae545b647cadcce31122884a614cabb60"> 4182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_2          (0x0002u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a056c715ce8c1d74ad0f649f34d502e9f"> 4183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_3          (0x0003u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12c8fbccd75565649f0718138de9b43b"> 4184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_4          (0x0004u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94807059246c5bafb8a0d3b242e0965e"> 4185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_5          (0x0005u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63814b2cb3994ca0a7445a8dee8c5acb"> 4186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_6          (0x0006u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e469ea069fcc83fdc792a0b93ce3258"> 4187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMLRRL_7          (0x0007u)  </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab149218315bacc49f70fedcd441a9e56"> 4189</a></span>&#160;<span class="preprocessor">#define SVSLRVL_0           (0x0000u)  </span><span class="comment">/* SVS low side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d90288ca16c739eadcc482dc3ebe039"> 4190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL_1           (0x0100u)  </span><span class="comment">/* SVS low side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8f25ce0faffb71b9a280540fd89bf6e"> 4191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL_2           (0x0200u)  </span><span class="comment">/* SVS low side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa18fb066fe2044ec7a22928707543e8c"> 4192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLRVL_3           (0x0300u)  </span><span class="comment">/* SVS low side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9710c6e3c4d5775ced667741f84730ac"> 4195</a></span>&#160;<span class="preprocessor">#define SVMLOE              (0x0008u)  </span><span class="comment">/* SVM low side output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a124d0fa8a5dff21efb60c0aef8112731"> 4196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLROE           (0x0010u)  </span><span class="comment">/* SVM low side voltage level reached output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8a62fa7e1b66ebc5b8d80dff0ec51bf"> 4197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMOUTPOL           (0x0020u)  </span><span class="comment">/* SVMOUT pin polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a179fc93fc1d811a91b688c6d0f9d029d"> 4198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHOE              (0x0800u)  </span><span class="comment">/* SVM high side output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed22b56524db93ecdee32d725ba71d2c"> 4199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLROE           (0x1000u)  </span><span class="comment">/* SVM high side voltage level reached output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6ac59ee9e43283b9b8901f4c8a4abc9"> 4202</a></span>&#160;<span class="preprocessor">#define SVMLOE_L            (0x0008u)  </span><span class="comment">/* SVM low side output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7ec79fd9528868a2e24814edf4d7987"> 4203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLROE_L         (0x0010u)  </span><span class="comment">/* SVM low side voltage level reached output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69ca4716949e61d7e6baee265c6b2df3"> 4204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMOUTPOL_L         (0x0020u)  </span><span class="comment">/* SVMOUT pin polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa23be25d52fe9cdde01d872748a8dddd"> 4207</a></span>&#160;<span class="preprocessor">#define SVMHOE_H            (0x0008u)  </span><span class="comment">/* SVM high side output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d2a2f68e79048f5b443520926599f5f"> 4208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLROE_H         (0x0010u)  </span><span class="comment">/* SVM high side voltage level reached output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc7c00658ba40ababefe276f6b0acf39"> 4211</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIFG         (0x0001u)  </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0486a400b3e8d445da0fde40ab06e1cc"> 4212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLIFG             (0x0002u)  </span><span class="comment">/* SVM low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48a0d078b02c52dafbd527557c0eee03"> 4213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRIFG          (0x0004u)  </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9b13d89a153f6113310b2e67ff1fc2b"> 4214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYIFG         (0x0010u)  </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa494ce65c8161aafe5beb1bad6d637f6"> 4215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHIFG             (0x0020u)  </span><span class="comment">/* SVM high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85be8bd0bba45f27714e1745107890b6"> 4216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRIFG          (0x0040u)  </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480"> 4217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMBORIFG           (0x0100u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"> 4218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG           (0x0200u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8"> 4219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG           (0x0400u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87"> 4220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG             (0x1000u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47f96fae6add6c73834cf9474e21d462"> 4221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG             (0x2000u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2"> 4222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG          (0x8000u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27b1e92a6d916f33c33cc864af410244"> 4225</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIFG_L       (0x0001u)  </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03358fd37b55b11ab8bb9487aafcf982"> 4226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLIFG_L           (0x0002u)  </span><span class="comment">/* SVM low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9527440da0c2bf41e22c32f2ba339128"> 4227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRIFG_L        (0x0004u)  </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd210108fe2c8927d52e4fbe00867489"> 4228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYIFG_L       (0x0010u)  </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae225b6d1e2061f02ed811cc02fe26d54"> 4229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHIFG_L           (0x0020u)  </span><span class="comment">/* SVM high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58823671eb5413ae83d9f76c4a89dc56"> 4230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRIFG_L        (0x0040u)  </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372"> 4233</a></span>&#160;<span class="preprocessor">#define PMMBORIFG_H         (0x0001u)  </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2"> 4234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMRSTIFG_H         (0x0002u)  </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d"> 4235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMPORIFG_H         (0x0004u)  </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36"> 4236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHIFG_H           (0x0010u)  </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a900a746ddf92a6783a89faa3efa06fcb"> 4237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLIFG_H           (0x0020u)  </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241"> 4238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMLPM5IFG_H        (0x0080u)  </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9d34f054e756584204dafbeb3a2f4aa"> 4240</a></span>&#160;<span class="preprocessor">#define PMMRSTLPM5IFG       PMMLPM5IFG </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0869a67380bfb35fbe94f7a317556738"> 4243</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIE          (0x0001u)  </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dc7e6ea0a22ef5d91f9eb26885ebd5c"> 4244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLIE              (0x0002u)  </span><span class="comment">/* SVM low side interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dc1f3e39f957958c362384548c6e278"> 4245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRIE           (0x0004u)  </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f5a2a237b6b52b0a94e92798427554d"> 4246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYIE          (0x0010u)  </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6b3c709d20b9e730dc46945f751cd2c"> 4247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHIE              (0x0020u)  </span><span class="comment">/* SVM high side interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e6ff6c838ebabe8819f2e33018b1888"> 4248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRIE           (0x0040u)  </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4a451f84afdcb72a56993aeb1c00e17"> 4249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSLPE              (0x0100u)  </span><span class="comment">/* SVS low side POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ea0d1b45887394f970a7b58960c4def"> 4250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRPE           (0x0200u)  </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e1fd3337b4307cff0e8981f9e092927"> 4251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHPE              (0x1000u)  </span><span class="comment">/* SVS high side POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63415cc5ce8e7acc29bf5a0cb9d4544"> 4252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRPE           (0x2000u)  </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8174f18c551b3901f248dabc9729ba81"> 4255</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIE_L        (0x0001u)  </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d47b2671344f25ca486a7576ff7bad1"> 4256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLIE_L            (0x0002u)  </span><span class="comment">/* SVM low side interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75766c917cf049939b2557f7e1f0814d"> 4257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRIE_L         (0x0004u)  </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9adf143294c4c9a8ae0be82a9844c13f"> 4258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSMHDLYIE_L        (0x0010u)  </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5927c97ee2ed3ad3a2c2a96801bcb88b"> 4259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHIE_L            (0x0020u)  </span><span class="comment">/* SVM high side interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad337d1c87c8042737208df006f4d99b0"> 4260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRIE_L         (0x0040u)  </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4803e02037ab2ce6d22e492ca0b3da69"> 4263</a></span>&#160;<span class="preprocessor">#define SVSLPE_H            (0x0001u)  </span><span class="comment">/* SVS low side POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedfa200c254e9398a19bd5369dde7b5a"> 4264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMLVLRPE_H         (0x0002u)  </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8955881774482579ca4d5236d72f39e5"> 4265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVSHPE_H            (0x0010u)  </span><span class="comment">/* SVS high side POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d584ebfb445cfc672890548b7f7feb4"> 4266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SVMHVLRPE_H         (0x0020u)  </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">* Port U</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_PU__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">/* Port U and LDO Control Registers */</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208"> 4277</a></span>&#160;<span class="preprocessor">#define OFS_LDOKEYPID         (0x0000u)       </span><span class="comment">/* LDO Controller peripheral ID and key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af93cd78800983febb3c59e20a1e4cf6b"> 4278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LDOKEYPID_L        OFS_LDOKEYPID</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03321d34b73c8f04d4e01d81d92d7b77"> 4279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LDOKEYPID_H        OFS_LDOKEYPID+1</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7"> 4280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PUCTL             (0x0004u)       </span><span class="comment">/* PU Control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3004ddefc9a37789b4cb5af255c62722"> 4281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PUCTL_L            OFS_PUCTL</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9113de51591de58b730cf39217c44c6b"> 4282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_PUCTL_H            OFS_PUCTL+1</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372"> 4283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LDOPWRCTL         (0x0008u)       </span><span class="comment">/* LDO Power control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bf24a5110b9d859738604c8c07b04a4"> 4284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LDOPWRCTL_L        OFS_LDOPWRCTL</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d77e908730a612c4c440e9e95540835"> 4285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_LDOPWRCTL_H        OFS_LDOPWRCTL+1</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ca7c6bc7e62f3bc2ec620dbfc331011"> 4287</a></span>&#160;<span class="preprocessor">#define LDOKEY         (0x9628u)       </span><span class="comment">/* LDO Control Register key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726978a9a2efe7b2cfaeb7ef47ede009"> 4288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOKEYID       LDOKEYPID      </span><span class="comment">/* Legacy Definiton */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">/* PUCTL Control Bits */</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a016c3ffc13e0051a77f417668cd64795"> 4291</a></span>&#160;<span class="preprocessor">#define PUOUT0              (0x0001u)  </span><span class="comment">/* PU - PU Output Signal Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ea57f13c2c4ccfb7116f48c22baf17e"> 4292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOUT1              (0x0002u)  </span><span class="comment">/* PU - PU Output Signal Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34c339ad78190c92907ce033cdca483c"> 4293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN0               (0x0004u)  </span><span class="comment">/* PU - PU0/DP Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a044383a70c9918dc60d1637851a8519e"> 4294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN1               (0x0008u)  </span><span class="comment">/* PU - PU1/DM Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40fabfc31a2e6de08e72413d721fc197"> 4295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOPE               (0x0020u)  </span><span class="comment">/* PU - Port Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e6b1f9d355ef3cb254ce49bc096ddd"> 4296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIPE               (0x0100u)  </span><span class="comment">/* PU - PHY Single Ended Input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/* PUCTL Control Bits */</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86afe34f6c60fcd3193f980f429b9706"> 4299</a></span>&#160;<span class="preprocessor">#define PUOUT0_L            (0x0001u)  </span><span class="comment">/* PU - PU Output Signal Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61d7f654a0468cf7731a0a747280ef2"> 4300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOUT1_L            (0x0002u)  </span><span class="comment">/* PU - PU Output Signal Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9bc48d479d15d7d72e527adda96ed1b"> 4301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN0_L             (0x0004u)  </span><span class="comment">/* PU - PU0/DP Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f0c2fac4fe8f2e8f2c40c8783e3647c"> 4302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN1_L             (0x0008u)  </span><span class="comment">/* PU - PU1/DM Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad81a2686197935519a8925fce36ab3cc"> 4303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOPE_L             (0x0020u)  </span><span class="comment">/* PU - Port Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">/* PUCTL Control Bits */</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9df6773ea70a77010b52578c81a9bb5"> 4306</a></span>&#160;<span class="preprocessor">#define PUIPE_H             (0x0001u)  </span><span class="comment">/* PU - PHY Single Ended Input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6782273dcc4eea596a229c07a8a68e1c"> 4308</a></span>&#160;<span class="preprocessor">#define PUDIR               (0x0020u)  </span><span class="comment">/* Legacy Definiton */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8c87ad35ceb9fe7ba234c6a3f70af3c"> 4309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PSEIEN              (0x0100u)  </span><span class="comment">/* Legacy Definiton */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">/* LDOPWRCTL Control Bits */</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8a672eb54d257bfbe74863ca9759ca1"> 4312</a></span>&#160;<span class="preprocessor">#define LDOOVLIFG           (0x0001u)  </span><span class="comment">/* PU - LDOO Overload Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc39bf02142428e2b27f0a457973a1f8"> 4313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOONIFG            (0x0002u)  </span><span class="comment">/* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d0a85dd7f2ba1fa457fe8a5e5d96045"> 4314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOFFIFG           (0x0004u)  </span><span class="comment">/* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a392e7ced62ab8b58e008c4d9dbe516b9"> 4315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOBGVBV            (0x0008u)  </span><span class="comment">/* PU - LDO Bandgap and LDOI valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1128d23952aed0e472c98240778fc2fa"> 4316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OVLAOFF             (0x0020u)  </span><span class="comment">/* PU - LDO overload auto off enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a8c738866ea614a6e067fe9596b055"> 4317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOVLIE            (0x0100u)  </span><span class="comment">/* PU - Overload indication Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fb2501d593b9c0a87e022b6ad6b7872"> 4318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOONIE             (0x0200u)  </span><span class="comment">/* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96a7eb2873d3a9c44f794782d065f4da"> 4319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOFFIE            (0x0400u)  </span><span class="comment">/* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae243fa8e1d83931c60dda2fd4f03473a"> 4320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOEN               (0x0800u)  </span><span class="comment">/* PU - LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">/* LDOPWRCTL Control Bits */</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6046b317f7b732d41a14aaee483aa333"> 4323</a></span>&#160;<span class="preprocessor">#define LDOOVLIFG_L         (0x0001u)  </span><span class="comment">/* PU - LDOO Overload Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62cdfd8bb3807f9a49065f62ce00b04e"> 4324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOONIFG_L          (0x0002u)  </span><span class="comment">/* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81c9818ff07f0ad24f98983a8681189f"> 4325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOFFIFG_L         (0x0004u)  </span><span class="comment">/* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a325c23553437d7506bdcc5461366db6d"> 4326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOBGVBV_L          (0x0008u)  </span><span class="comment">/* PU - LDO Bandgap and LDOI valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2346fcf1be8509b534cc9bce1c5ef631"> 4327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OVLAOFF_L           (0x0020u)  </span><span class="comment">/* PU - LDO overload auto off enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment">/* LDOPWRCTL Control Bits */</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb855b0abb9cc978e2054f3428e817ea"> 4330</a></span>&#160;<span class="preprocessor">#define LDOOVLIE_H          (0x0001u)  </span><span class="comment">/* PU - Overload indication Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e330f2c2e9aa6f2c7358eedb5eff54"> 4331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOONIE_H           (0x0002u)  </span><span class="comment">/* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c0c3b17d7155a3210b9395791783954"> 4332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOFFIE_H          (0x0004u)  </span><span class="comment">/* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01f2c322836ad3e77452894169a83308"> 4333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOEN_H             (0x0008u)  </span><span class="comment">/* PU - LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3e814059afcf2cd87a4c341e9ae239"> 4334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOEN               LDOEN    </span><span class="comment">/* Deprecated support for LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a804c3e2685e1a6fc5c741c686bcc7ffb"> 4335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDOOEN_H             LDOEN_H  </span><span class="comment">/* Deprecated support for LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a083dc5a04d63c01e7fa25aa6807efb98"> 4337</a></span>&#160;<span class="preprocessor">#define VUOVLIFG            (0x0001u)  </span><span class="comment">/* PU - Legacy Definiton: LDOO Overload Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68fbfdbc265cc62044cecbe8791d246a"> 4338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIFG             (0x0002u)  </span><span class="comment">/* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20d1a669ea8041bfe92ec9300159cd5a"> 4339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIFG            (0x0004u)  </span><span class="comment">/* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19525ec6706521c9d8ac9824c23e3bc4"> 4340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VUOVLIE             (0x0100u)  </span><span class="comment">/* PU - Legacy Definiton: Overload indication Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf1d80d5d56430f491e876edbcd0b3c7"> 4341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIE              (0x0200u)  </span><span class="comment">/* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8552c2c92d0067ba8bfd82f95fcdf38a"> 4342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIE             (0x0400u)  </span><span class="comment">/* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">* RAM Control Module</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RC__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93"> 4351</a></span>&#160;<span class="preprocessor">#define OFS_RCCTL0            (0x0000u)  </span><span class="comment">/* Ram Controller Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a5b71f9e79f24ea1bba609013b0fa66"> 4352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RCCTL0_L           OFS_RCCTL0</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4aec79b24f07f9578c3cee6834efce"> 4353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RCCTL0_H           OFS_RCCTL0+1</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab01c628282a04d0dbd2601ec09561aad"> 4356</a></span>&#160;<span class="preprocessor">#define RCRS0OFF            (0x0001u)  </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6368d2bf111ce0c5fae133be45f56aac"> 4357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS1OFF            (0x0002u)  </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53035bdff0f50da15f52d3f0ae0ef85d"> 4358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS2OFF            (0x0004u)  </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a894b2921808ea325ad1b64d6737f7203"> 4359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS3OFF            (0x0008u)  </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7046ef769e84a7e3dabc4e15866054d"> 4360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF            (0x0010u)  </span><span class="comment">/* RAM Controller RAM Sector 4 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7250d9d06af9bd8a9ae78aa9c0ec3330"> 4361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF            (0x0020u)  </span><span class="comment">/* RAM Controller RAM Sector 5 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b25b0c67d8b283b53cce25647bb9787"> 4362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF            (0x0040u)  </span><span class="comment">/* RAM Controller RAM Sector 6 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97ce034b5440a0348983e5b5e1a2a359"> 4363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF            (0x0080u)  </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf9b31d476ac23c01e1db65b9ab8a10f"> 4366</a></span>&#160;<span class="preprocessor">#define RCRS0OFF_L          (0x0001u)  </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99492fc3f94c2904363263ca9c24ec65"> 4367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS1OFF_L          (0x0002u)  </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48ac3468825070a1b798f9771f1b54b"> 4368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS2OFF_L          (0x0004u)  </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec2e79992ae7dd953cc8bc980c866544"> 4369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS3OFF_L          (0x0008u)  </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff93704e03332fd1d0727adb17dcee83"> 4370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS4OFF_L          (0x0010u)  </span><span class="comment">/* RAM Controller RAM Sector 4 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae419791f95f502c06976ccf1a8670b63"> 4371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS5OFF_L          (0x0020u)  </span><span class="comment">/* RAM Controller RAM Sector 5 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72a929f46cf597b9ddc63180dcb22718"> 4372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS6OFF_L          (0x0040u)  </span><span class="comment">/* RAM Controller RAM Sector 6 Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0672269c3a9f869e1b3f651523d9a7db"> 4373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCRS7OFF_L          (0x0080u)  </span><span class="comment">/* RAM Controller RAM Sector 7 (USB) Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af703840d058b4e71519269c50fc4d507"> 4375</a></span>&#160;<span class="preprocessor">#define RCKEY               (0x5A00u)</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">* Shared Reference</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_REF__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define OFS_REFCTL0           (0x0000u)  </span><span class="comment">/* REF Shared Reference control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_L          OFS_REFCTL0</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_H          OFS_REFCTL0+1</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define REFON               (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad535a671a34b4e841c7f494c46e65039"> 4389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFOUT              (0x0002u)  </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define REFTCOFF            (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0            (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1            (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a939c039d8f255be192ce35c954d629ad"> 4395</a></span>&#160;<span class="preprocessor">#define REFMSTR             (0x0080u)  </span><span class="comment">/* REF Master Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENACT           (0x0100u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT            (0x0200u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY          (0x0400u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE              (0x0800u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define REFON_L             (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05152a8e7a4042bae246e73ef705037a"> 4407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFOUT_L            (0x0002u)  </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define REFTCOFF_L          (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0_L          (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1_L          (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf06dfaa7f1e24046314112d57855254"> 4413</a></span>&#160;<span class="preprocessor">#define REFMSTR_L           (0x0080u)  </span><span class="comment">/* REF Master Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define REFGENACT_H         (0x0001u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT_H          (0x0002u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY_H        (0x0004u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE_H            (0x0008u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define REFVSEL_0           (0x0000u)  </span><span class="comment">/* REF Reference Voltage Level Select 1.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_1           (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_2           (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_3           (0x0030u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">* Shared Reference</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_REF__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327"> 4442</a></span>&#160;<span class="preprocessor">#define OFS_REFCTL0           (0x0000u)  </span><span class="comment">/* REF Shared Reference control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372"> 4443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_L          OFS_REFCTL0</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03"> 4444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_REFCTL0_H          OFS_REFCTL0+1</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c"> 4447</a></span>&#160;<span class="preprocessor">#define REFON               (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052"> 4450</a></span>&#160;<span class="preprocessor">#define REFTCOFF            (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae"> 4451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0            (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b"> 4452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1            (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9"> 4455</a></span>&#160;<span class="preprocessor">#define REFGENACT           (0x0100u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2"> 4456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT            (0x0200u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c"> 4457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY          (0x0400u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020"> 4458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE              (0x0800u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;</div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb"> 4465</a></span>&#160;<span class="preprocessor">#define REFON_L             (0x0001u)  </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a921788b882da0f827a839e285ef76016"> 4468</a></span>&#160;<span class="preprocessor">#define REFTCOFF_L          (0x0008u)  </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec"> 4469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL0_L          (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0"> 4470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL1_L          (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* Reserved */</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* Reserved */</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* Reserved */</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* Reserved */</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3"> 4483</a></span>&#160;<span class="preprocessor">#define REFGENACT_H         (0x0001u)  </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c"> 4484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFBGACT_H          (0x0002u)  </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c"> 4485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFGENBUSY_H        (0x0004u)  </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59"> 4486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGMODE_H            (0x0008u)  </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x1000u)  /* Reserved */</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* Reserved */</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* Reserved */</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* Reserved */</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;</div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7"> 4492</a></span>&#160;<span class="preprocessor">#define REFVSEL_0           (0x0000u)  </span><span class="comment">/* REF Reference Voltage Level Select 1.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f"> 4493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_1           (0x0010u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e"> 4494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_2           (0x0020u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042"> 4495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REFVSEL_3           (0x0030u)  </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define OFS_RTCCTL01          (0x0000u)  </span><span class="comment">/* Real Timer Control 0/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_L         OFS_RTCCTL01</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_H         OFS_RTCCTL01+1</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23          (0x0002u)  </span><span class="comment">/* Real Timer Control 2/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_L         OFS_RTCCTL23</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_H         OFS_RTCCTL23+1</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL         (0x0008u)  </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL         (0x000Au)  </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS             (0x000Cu)  </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV             (0x000Eu)  </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0           (0x0010u)  </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1           (0x0012u)  </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE           (0x0014u)  </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR           (0x0016u)  </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR         (0x0018u)  </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY        (0x001Au)  </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC            (0x0010u)</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN            (0x0011u)</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR           (0x0012u)</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW            (0x0013u)</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY            (0x0014u)</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON            (0x0015u)</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN           (0x0018u)</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR          (0x0019u)</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW           (0x001Au)</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY           (0x001Bu)</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define RTCCTL0             RTCCTL01_L  </span><span class="comment">/* Real Time Clock Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1             RTCCTL01_H  </span><span class="comment">/* Real Time Clock Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL2             RTCCTL23_L  </span><span class="comment">/* Real Time Clock Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3             RTCCTL23_H  </span><span class="comment">/* Real Time Clock Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT12             RTCTIM0</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT34             RTCTIM1</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT1              RTCTIM0_L</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT2              RTCTIM0_H</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT3              RTCTIM1_L</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT4              RTCTIM1_H</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSEC              RTCTIM0_L</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN              RTCTIM0_H</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR             RTCTIM1_L</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW              RTCTIM1_H</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY              RTCDATE_L</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON              RTCDATE_H</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL            RTCYEAR_L</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARH            RTCYEAR_H</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS               RTCPS_L</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS               RTCPS_H</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN             RTCAMINHR_L  </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR            RTCAMINHR_H  </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW             RTCADOWDAY_L </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY             RTCADOWDAY_H </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define RTCBCD              (0x8000u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD             (0x4000u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE             (0x2000u)     </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY              (0x1000u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1            (0x0800u)     </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0            (0x0400u)     </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1             (0x0200u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0             (0x0100u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define RTCTEVIE            (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE              (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE            (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0008u)</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define RTCTEVIFG           (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG             (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG           (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define RTCTEVIE_L          (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L            (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L          (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0008u)</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define RTCTEVIFG_L         (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L           (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L         (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define RTCBCD_H            (0x0080u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_H           (0x0040u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54add47e84be1d9340d1cdcda348bb14"> 4604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE_H           (0x0020u)     </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY_H            (0x0010u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab685d3d42fd5f30a0953667532761aaa"> 4606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1_H          (0x0008u)     </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c6267f135b76552956afedb69c0655"> 4607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0_H          (0x0004u)     </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1_H           (0x0002u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_H           (0x0001u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment">//#define Reserved          (0x0008u)</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define RTCSSEL_0           (0x0000u)     </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_1           (0x0400u)     </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_2           (0x0800u)     </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_3           (0x0C00u)     </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__ACLK       (0x0000u)     </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__SMCLK      (0x0400u)     </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__RT1PS      (0x0800u)     </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_0            (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1            (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2            (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3            (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN         (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR        (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000        (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200        (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define RTCCALF1            (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0            (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALS             (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define RTCCAL5             (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4             (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3             (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2             (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1             (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0             (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define RTCCALS_L           (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define RTCCAL5_L           (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4_L           (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3_L           (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2_L           (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1_L           (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0_L           (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define RTCCALF1_H          (0x0002u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H          (0x0001u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define RTCCALF_0           (0x0000u)     </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1           (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2           (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3           (0x0300u)     </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define RTCAE               (0x80)     </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1d04a5c2ced392073a925a9b2fbff15"> 4665</a></span>&#160;<span class="preprocessor">#define RT0SSEL             (0x4000u)     </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV2           (0x2000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1           (0x1000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0           (0x0800u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define RT0PSHOLD           (0x0100u)     </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define RT0IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define RT0IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b62d0a07f3145395b0cde7ff7aa17b6"> 4696</a></span>&#160;<span class="preprocessor">#define RT0SSEL_H           (0x0040u)     </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV2_H         (0x0020u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1_H         (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0_H         (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define RT0PSHOLD_H         (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define RT0IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c9a128f4d0a898fe83b5efe715b3134"> 4716</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_0          (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb626e3791c655d645a0185e085c14a9"> 4717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_1          (0x0800u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43c5fc6d0402ab25e0dd8e096b150532"> 4718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_2          (0x1000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9742534e2caaa594e90462fdfe220231"> 4719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_3          (0x1800u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d641b286189c219d927b20a423e5c7e"> 4720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_4          (0x2000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f4f558dba9fc488a1940117801605c5"> 4721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_5          (0x2800u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8a897b9091d9b2e12366e2aff3465a5"> 4722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_6          (0x3000u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa77bee7d099ed0c205908c5d60f9a9ac"> 4723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV_7          (0x3800u)     </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define RT1SSEL1            (0x8000u)     </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0            (0x4000u)     </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2           (0x2000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1           (0x1000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0           (0x0800u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define RT1PSHOLD           (0x0100u)     </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define RT1IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define RT1IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define RT1SSEL1_H          (0x0080u)     </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0_H          (0x0040u)     </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2_H         (0x0020u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1_H         (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0_H         (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define RT1PSHOLD_H         (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;</div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define RT1IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab847e5a176d751fe968e547f344a78f9"> 4777</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_0          (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9546480f4400a3701a4015f1b6aa1298"> 4778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_1          (0x0800u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae530c4e7dd2929b51e19e13a9dffc68c"> 4779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_2          (0x1000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a229ddc1b2dbd80fb232c9085b086028d"> 4780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_3          (0x1800u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb90dc960bde2ee28313779c2d4b666c"> 4781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_4          (0x2000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2a366c0009b294187c94adf55877f4b"> 4782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_5          (0x2800u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4943894997a12483985da865e39a3aef"> 4783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_6          (0x3000u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1295941d1ad07b51681263b2cd7b83d5"> 4784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV_7          (0x3800u)     </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba0dd9a63ff9af83942d06d642544d3"> 4786</a></span>&#160;<span class="preprocessor">#define RT1SSEL_0           (0x0000u)     </span><span class="comment">/* RTC Prescale Timer Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af02a5899ded91699c2c7ef14c7d074af"> 4787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL_1           (0x4000u)     </span><span class="comment">/* RTC Prescale Timer Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada3f15495b15e530962ec83c37cb036e"> 4788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL_2           (0x8000u)     </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24a7112ff7943fbcaa632c6353fab300"> 4789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL_3           (0xC000u)     </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define RTCIV_NONE          (0x0000u)     </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG     (0x0002u)     </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG     (0x0004u)     </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG       (0x0006u)     </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG      (0x0008u)     </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG      (0x000Au)     </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define RTC_NONE            (0x0000u)     </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG       (0x0002u)     </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG       (0x0004u)     </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG         (0x0006u)     </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG        (0x0008u)     </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG        (0x000Au)     </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_B__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b"> 4813</a></span>&#160;<span class="preprocessor">#define OFS_RTCCTL01          (0x0000u)  </span><span class="comment">/* Real Timer Control 0/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624"> 4814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_L         OFS_RTCCTL01</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856"> 4815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL01_H         OFS_RTCCTL01+1</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd"> 4816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23          (0x0002u)  </span><span class="comment">/* Real Timer Control 2/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0"> 4817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_L         OFS_RTCCTL23</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62"> 4818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL23_H         OFS_RTCCTL23+1</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL         (0x0008u)  </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL         (0x000Au)  </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS             (0x000Cu)  </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV             (0x000Eu)  </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0           (0x0010u)  </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1           (0x0012u)  </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE           (0x0014u)  </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR           (0x0016u)  </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR         (0x0018u)  </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY        (0x001Au)  </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD           (0x001Cu)  </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN           (0x001Eu)  </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC            (0x0010u)</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN            (0x0011u)</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR           (0x0012u)</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW            (0x0013u)</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY            (0x0014u)</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON            (0x0015u)</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN           (0x0018u)</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR          (0x0019u)</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW           (0x001Au)</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY           (0x001Bu)</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9"> 4860</a></span>&#160;<span class="preprocessor">#define RTCCTL0             RTCCTL01_L  </span><span class="comment">/* Real Time Clock Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1             RTCCTL01_H  </span><span class="comment">/* Real Time Clock Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30"> 4862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL2             RTCCTL23_L  </span><span class="comment">/* Real Time Clock Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3             RTCCTL23_H  </span><span class="comment">/* Real Time Clock Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992"> 4864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT12             RTCTIM0</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9"> 4865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT34             RTCTIM1</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86"> 4866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT1              RTCTIM0_L</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114"> 4867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT2              RTCTIM0_H</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb"> 4868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT3              RTCTIM1_L</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a"> 4869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCNT4              RTCTIM1_H</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSEC              RTCTIM0_L</span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN              RTCTIM0_H</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR             RTCTIM1_L</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW              RTCTIM1_H</span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY              RTCDATE_L</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON              RTCDATE_H</span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL            RTCYEAR_L</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2"> 4877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARH            RTCYEAR_H</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS               RTCPS_L</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS               RTCPS_H</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN             RTCAMINHR_L  </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR            RTCAMINHR_H  </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW             RTCADOWDAY_L </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY             RTCADOWDAY_H </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define RTCBCD              (0x8000u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD             (0x4000u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define RTCRDY              (0x1000u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define RTCTEV1             (0x0200u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0             (0x0100u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIE             (0x0080u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE            (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE              (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE            (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG            (0x0008u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG           (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG             (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG           (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define RTCOFIE_L           (0x0080u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L          (0x0040u)     </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L            (0x0020u)     </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L          (0x0010u)     </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L          (0x0008u)     </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L         (0x0004u)     </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L           (0x0002u)     </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L         (0x0001u)     </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4"> 4917</a></span>&#160;<span class="preprocessor">#define RTCBCD_H            (0x0080u)     </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980"> 4918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_H           (0x0040u)     </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)     /* RESERVED */</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71"> 4920</a></span>&#160;<span class="preprocessor">#define RTCRDY_H            (0x0010u)     </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)     /* RESERVED */</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)     /* RESERVED */</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7"> 4923</a></span>&#160;<span class="preprocessor">#define RTCTEV1_H           (0x0002u)     </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6"> 4924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_H           (0x0001u)     </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define RTCTEV_0            (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1            (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2            (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3            (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN         (0x0000u)     </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR        (0x0100u)     </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000        (0x0200u)     </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200        (0x0300u)     </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define RTCCALF1            (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0            (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a997217f19beea1021bd14e220880e775"> 4938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALS             (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5"> 4940</a></span>&#160;<span class="preprocessor">#define RTCCAL5             (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa"> 4941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4             (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc"> 4942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3             (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663"> 4943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2             (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53"> 4944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1             (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f"> 4945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0             (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915"> 4948</a></span>&#160;<span class="preprocessor">#define RTCCALS_L           (0x0080u)     </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7"> 4950</a></span>&#160;<span class="preprocessor">#define RTCCAL5_L           (0x0020u)     </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d"> 4951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL4_L           (0x0010u)     </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3"> 4952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL3_L           (0x0008u)     </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe"> 4953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL2_L           (0x0004u)     </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81"> 4954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL1_L           (0x0002u)     </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925"> 4955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAL0_L           (0x0001u)     </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define RTCCALF1_H          (0x0002u)     </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H          (0x0001u)     </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;</div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define RTCCALF_0           (0x0000u)     </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1           (0x0100u)     </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2           (0x0200u)     </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3           (0x0300u)     </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define RTCAE               (0x80)     </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define RT0IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define RT0IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define RT0IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af53438e7f9f37d824b1d2809d9242309"> 4998</a></span>&#160;<span class="preprocessor">#define RT0IP__2            (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86f4dbf044879346310e1e4b21c74e32"> 4999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__4            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb5b4587c8a50224d4f87c253fe3f3fc"> 5000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__8            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a812d1db6ce449c4c6bfdaf333bc81014"> 5001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__16           (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadf3d0e2c34139752ec3d5fbccd4b544"> 5002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__32           (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5c1446b0bd262d2ebb8b9ec16c604a8"> 5003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__64           (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cb28ff767ae37c885e4adf71af6d769"> 5004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__128          (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e1fc265c7f04d70dc41793eb791acce"> 5005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP__256          (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define RT1IP2              (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1              (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0              (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE             (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG            (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define RT1IP2_L            (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L           (0x0002u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L          (0x0001u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define RT1IP_0             (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1             (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2             (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3             (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4             (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5             (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6             (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7             (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4939f48ca90973948ff20a09179a1bc0"> 5036</a></span>&#160;<span class="preprocessor">#define RT1IP__2            (0x0000u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49a271cb3a953ca64daa4c77431248c2"> 5037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__4            (0x0004u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d4d7a087691a3b61e916106ef9179a9"> 5038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__8            (0x0008u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af81a89efbb5ace2e790356007f713a7e"> 5039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__16           (0x000Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fba4509ab5849d6edfbaca450d55221"> 5040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__32           (0x0010u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35550403ae047bd48e96a698a081f1ef"> 5041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__64           (0x0014u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e548aaf979f728b27e0067d49e5521a"> 5042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__128          (0x0018u)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b91ccb4f682007d64a2f27fda62f215"> 5043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP__256          (0x001Cu)     </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define RTCIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG      (0x0002u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG      (0x0004u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG        (0x0006u)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG       (0x0008u)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG       (0x000Au)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG       (0x000Cu)    </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define RTC_NONE           (0x0000u)      </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG      (0x0002u)      </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG      (0x0004u)      </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG        (0x0006u)      </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG       (0x0008u)      </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG       (0x000Au)      </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG       (0x000Cu)      </span><span class="comment">/* RTC Oscillator fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_C__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882"> 5069</a></span>&#160;<span class="preprocessor">#define OFS_RTCCTL0           (0x0000u)  </span><span class="comment">/* Real Timer Clock Control 0/Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4393b15c053b81aed0f7dee2d0ea43c"> 5070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_L          OFS_RTCCTL0</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff3acf45fdd7c42b6394d3e0bb7fe962"> 5071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_H          OFS_RTCCTL0+1</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546"> 5072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13          (0x0002u)  </span><span class="comment">/* Real Timer Clock Control 1/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f300ee79328e58916d37f736f82aaa"> 5073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_L         OFS_RTCCTL13</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acab7a2daa194e3f5350ec729bb5b224b"> 5074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_H         OFS_RTCCTL13+1</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19"> 5075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1             RTCCTL13_L</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82cca142f4871899036057173fafcf79"> 5076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3             RTCCTL13_H</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8"> 5077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL           (0x0004u)  </span><span class="comment">/* Real Timer Clock Offset Calibartion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7da7eae6263b2af44a242c8f0146cc1e"> 5078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_L          OFS_RTCOCAL</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4543b8d7b31c956363a7c76a839a4d03"> 5079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_H          OFS_RTCOCAL+1</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e"> 5080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP           (0x0006u)  </span><span class="comment">/* Real Timer Temperature Compensation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7e643a4a8c68b4289ca6f63a5f90534"> 5081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_L          OFS_RTCTCMP</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cf036908e151d9304c196b5d0797360"> 5082</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_H          OFS_RTCTCMP+1</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351"> 5083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL         (0x0008u)  </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202"> 5084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b"> 5085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95"> 5086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL         (0x000Au)  </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc"> 5087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb"> 5088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e"> 5089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS             (0x000Cu)  </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1"> 5090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa"> 5091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8"> 5092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV             (0x000Eu)  </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1"> 5093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0           (0x0010u)  </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077"> 5094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627"> 5095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0"> 5096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1           (0x0012u)  </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803"> 5097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173"> 5098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4"> 5099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE           (0x0014u)  </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976"> 5100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94"> 5101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e"> 5102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR           (0x0016u)  </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8"> 5103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0"> 5104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658"> 5105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR         (0x0018u)  </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd"> 5106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7"> 5107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428"> 5108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY        (0x001Au)  </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414"> 5109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92"> 5110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81"> 5111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD           (0x001Cu)  </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d"> 5112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN           (0x001Eu)  </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca"> 5113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC            (0x0010u)</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b"> 5114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN            (0x0011u)</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671"> 5115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR           (0x0012u)</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417"> 5116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW            (0x0013u)</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f"> 5117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY            (0x0014u)</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584"> 5118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON            (0x0015u)</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff"> 5119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN           (0x0018u)</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6"> 5120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR          (0x0019u)</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2"> 5121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW           (0x001Au)</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed"> 5122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY           (0x001Bu)</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254"> 5124</a></span>&#160;<span class="preprocessor">#define RTCSEC              RTCTIM0_L</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c"> 5125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN              RTCTIM0_H</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa"> 5126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR             RTCTIM1_L</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692"> 5127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW              RTCTIM1_H</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a"> 5128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY              RTCDATE_L</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8"> 5129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON              RTCDATE_H</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486"> 5130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL            RTCYEAR_L</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e887956f69029530681b194cee8c263"> 5131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS               RTCPS_L</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf"> 5132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS               RTCPS_H</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a"> 5133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN             RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72"> 5134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR            RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb"> 5135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW             RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817"> 5136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY             RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451"> 5139</a></span>&#160;<span class="preprocessor">#define RTCOFIE             (0x0080u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b"> 5140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE            (0x0040u)   </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df"> 5141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE              (0x0020u)   </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313"> 5142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE            (0x0010u)   </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b"> 5143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG            (0x0008u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5"> 5144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG           (0x0004u)   </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5"> 5145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG             (0x0002u)   </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b"> 5146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG           (0x0001u)   </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a"> 5149</a></span>&#160;<span class="preprocessor">#define RTCOFIE_L           (0x0080u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc"> 5150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L          (0x0040u)   </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a"> 5151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L            (0x0020u)   </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362"> 5152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L          (0x0010u)   </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c"> 5153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L          (0x0008u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37"> 5154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L         (0x0004u)   </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a"> 5155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L           (0x0002u)   </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c"> 5156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L         (0x0001u)   </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e9d162fc26cba1b4f8807efe65fee9a"> 5158</a></span>&#160;<span class="preprocessor">#define RTCKEY              (0xA500u)   </span><span class="comment">/* RTC Key for RTC write access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8aea6e85dcddb31382ed26b17ce61635"> 5159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCKEY_H            (0xA5)     </span><span class="comment">/* RTC Key for RTC write access (high word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56"> 5162</a></span>&#160;<span class="preprocessor">#define RTCCALF1            (0x0200u)   </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4"> 5163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0            (0x0100u)   </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556"> 5164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCBCD              (0x0080u)   </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb"> 5165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD             (0x0040u)   </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b31bcc95201a87206bca7ef40ff7c70"> 5166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE             (0x0020u)   </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a"> 5167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY              (0x0010u)   </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b14a81bfa34b1c8879f6beaa8c33fa9"> 5168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1            (0x0008u)   </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0a74ec0b3b8bdd440d5c6c24c1da"> 5169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0            (0x0004u)   </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482"> 5170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1             (0x0002u)   </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8"> 5171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0             (0x0001u)   </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a777ec97ffa3286659e584341674edb93"> 5174</a></span>&#160;<span class="preprocessor">#define RTCBCD_L            (0x0080u)   </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ef2616087cb3468c953fd30f40da332"> 5175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_L           (0x0040u)   </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecc3fd97a233372ef1ad9272d6efd05a"> 5176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE_L           (0x0020u)   </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e4378333882b0ba5d525f7628166e32"> 5177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY_L            (0x0010u)   </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2249b50086207d09c967b5ba2aa5645c"> 5178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1_L          (0x0008u)   </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0a69883d2280a6d8e2ede047abf86b"> 5179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0_L          (0x0004u)   </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab781172b8fc4db5548a6e59daac6b4a2"> 5180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1_L           (0x0002u)   </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a661d3eef519eb58a40eb07e9951af0f8"> 5181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_L           (0x0001u)   </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386"> 5184</a></span>&#160;<span class="preprocessor">#define RTCCALF1_H          (0x0002u)   </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd"> 5185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H          (0x0001u)   </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6a6320cae158aa043a33dcadf88b3aa"> 5187</a></span>&#160;<span class="preprocessor">#define RTCSSEL_0           (0x0000u)   </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac34c2e0376b73949dbf7321b68be31eb"> 5188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_1           (0x0004u)   </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa24f4371c3da26cf7e8d1f7b8479c651"> 5189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_2           (0x0008u)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af071e41a65ee1b213b9cca31b07deb2b"> 5190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_3           (0x000Cu)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66d5eff34d5d3456beeee993da4d82eb"> 5191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__ACLK       (0x0000u)   </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34a0e3929ea24169aa082f851520e3ed"> 5192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__SMCLK      (0x0004u)   </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a326016b1b7380bdd1bc8cd4da13d83"> 5193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__RT1PS      (0x0008u)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4"> 5195</a></span>&#160;<span class="preprocessor">#define RTCTEV_0            (0x0000u)   </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115"> 5196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1            (0x0001u)   </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95"> 5197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2            (0x0002u)   </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4"> 5198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3            (0x0003u)   </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee424c44ba80d854572beb7677966244"> 5199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN         (0x0000u)   </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91"> 5200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR        (0x0001u)   </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086"> 5201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000        (0x0002u)   </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e"> 5202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200        (0x0003u)   </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abed403866d53132f688951dded9492e4"> 5204</a></span>&#160;<span class="preprocessor">#define RTCCALF_0           (0x0000u)   </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775"> 5205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1           (0x0100u)   </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f"> 5206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2           (0x0200u)   </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059"> 5207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3           (0x0300u)   </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa76601393cee0fbcb58487108271390a"> 5210</a></span>&#160;<span class="preprocessor">#define RTCOCALS            (0x8000u)   </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8c2be95c89164a2ef328389999cdb55"> 5211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL7            (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1334eb7c6279523ba19f277f80c90cf"> 5212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6            (0x0040u)   </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c6eaf7f971cd62b40438c4573023bd4"> 5213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5            (0x0020u)   </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0399e6fff8851a03d1305e7037e24e8"> 5214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4            (0x0010u)   </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad107c2ed06dadf07297994bbed2d226"> 5215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3            (0x0008u)   </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf5c37d25e696d6542932d967c6c0dc"> 5216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2            (0x0004u)   </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a836eda0673382e104eb1afde4e151d4c"> 5217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1            (0x0002u)   </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafa2a9b523b5b98b7682afc75638bab8"> 5218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0            (0x0001u)   </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16e1981af67d176bbc62b6c68b7fac79"> 5221</a></span>&#160;<span class="preprocessor">#define RTCOCAL7_L          (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2daabc5eae0ad2f586e4883fb6f80be"> 5222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6_L          (0x0040u)   </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1dcb8b508b98481438456dace3d2e51"> 5223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5_L          (0x0020u)   </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aee199b0ccf2aafd36d33721e5f480e"> 5224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4_L          (0x0010u)   </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51b5d6465210ea30266fddbd0db64848"> 5225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3_L          (0x0008u)   </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abccfabe318e22d08239add8f7db1ebee"> 5226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2_L          (0x0004u)   </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa904f1a1ccfb4ed4f0c81d80f8ab253c"> 5227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1_L          (0x0002u)   </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a982be784c222f000b86a741e9d4eb264"> 5228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0_L          (0x0001u)   </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9acb462c5fe0188636d726a242197b26"> 5231</a></span>&#160;<span class="preprocessor">#define RTCOCALS_H          (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40391aa960ec83a99255e689d463b0f2"> 5234</a></span>&#160;<span class="preprocessor">#define RTCTCMPS            (0x8000u)   </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29854f07820dfc3c58907129335d8d0d"> 5235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY            (0x4000u)   </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f95872ec796a872ef80f444436cc49f"> 5236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK             (0x2000u)   </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4905487747e97ee1edd22c5ed1ecea8"> 5237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP7            (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69e1381673b898ae1ac53caba390194f"> 5238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6            (0x0040u)   </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32b7e8969e501e12245eb91eeaf85076"> 5239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5            (0x0020u)   </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa28218b8f392ccd7b5670cad5cfbd56f"> 5240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4            (0x0010u)   </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c0083d3e9bafd37a243da74a2738a6e"> 5241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3            (0x0008u)   </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d8e6cbd0467e820e3c062062c408751"> 5242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2            (0x0004u)   </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2210e437fb39546f28e603a41060945b"> 5243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1            (0x0002u)   </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9204bc420da16f114ef614d4be123e36"> 5244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0            (0x0001u)   </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db9dc6bf181af76d59a47ca1df46ce9"> 5247</a></span>&#160;<span class="preprocessor">#define RTCTCMP7_L          (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47058654c8b6771357c715f30376586a"> 5248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6_L          (0x0040u)   </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94fa6e190fd98a49cd121384ed3821e4"> 5249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5_L          (0x0020u)   </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5993ecc060dfd71fbd3c5a1b91217ea3"> 5250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4_L          (0x0010u)   </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a997684da2c4cbfac5dd0a968840104bd"> 5251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3_L          (0x0008u)   </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4950c6b70b20663735be3b6ebcd685"> 5252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2_L          (0x0004u)   </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3fb2b0a7346dd0aad17fe2687640c4"> 5253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1_L          (0x0002u)   </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeba7054b753b904e63f7fe99b0e301f4"> 5254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0_L          (0x0001u)   </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48f234a16f6118e6b3621ba642dd17fb"> 5257</a></span>&#160;<span class="preprocessor">#define RTCTCMPS_H          (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a590d431328953f78028a82b7767765dd"> 5258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY_H          (0x0040u)   </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed75ac7d08b02df76e0c48045343b1f5"> 5259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK_H           (0x0020u)   </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a"> 5261</a></span>&#160;<span class="preprocessor">#define RTCAE               (0x80)     </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a3afe57c8a7bc2eb22be25a791c4496"> 5266</a></span>&#160;<span class="preprocessor">#define RT0PSDIV2           (0x2000u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e12670e19e1a7837bd0860b3b5e291"> 5267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1           (0x1000u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3de088fbebc81a530fab8d796e9250d9"> 5268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0           (0x0800u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61643fa78e811cd97fb01a5ab3ccb0cb"> 5271</a></span>&#160;<span class="preprocessor">#define RT0PSHOLD           (0x0100u)   </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc"> 5275</a></span>&#160;<span class="preprocessor">#define RT0IP2              (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce"> 5276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1              (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180"> 5277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0              (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa"> 5278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE             (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c"> 5279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG            (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca"> 5289</a></span>&#160;<span class="preprocessor">#define RT0IP2_L            (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0"> 5290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L            (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a"> 5291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L            (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13"> 5292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L           (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b"> 5293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L          (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64094c976519a80bb4f6e44902d8c73b"> 5298</a></span>&#160;<span class="preprocessor">#define RT0PSDIV2_H         (0x0020u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab88e4a68b5c0dd88863642e2780eddbb"> 5299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1_H         (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff0db234a17bb1a91c92cbf8684b3ade"> 5300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0_H         (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a571df3df4c7c61e184f4aabffd9fe196"> 5303</a></span>&#160;<span class="preprocessor">#define RT0PSHOLD_H         (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510"> 5308</a></span>&#160;<span class="preprocessor">#define RT0IP_0             (0x0000u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034"> 5309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1             (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d"> 5310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2             (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933"> 5311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3             (0x000Cu)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0"> 5312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4             (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d"> 5313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5             (0x0014u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991860554488c62b6ff17762847279e0"> 5314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6             (0x0018u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0"> 5315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7             (0x001Cu)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fc0e76f27cbe07e67206ddaaaf3ef86"> 5318</a></span>&#160;<span class="preprocessor">#define RT1SSEL1            (0x8000u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a064390806822b79c72d991e304c12b2f"> 5319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0            (0x4000u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf6e66d5b0c9d8801680fdc31491ff10"> 5320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2           (0x2000u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0affe99d446cae73db6e97f41214fc9"> 5321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1           (0x1000u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d49280e57b75ea4916fb731a751dd10"> 5322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0           (0x0800u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b1615f728d33617f129efde7fafe72"> 5325</a></span>&#160;<span class="preprocessor">#define RT1PSHOLD           (0x0100u)   </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3157982f465304ead10028351803a229"> 5329</a></span>&#160;<span class="preprocessor">#define RT1IP2              (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33268db844853c351d507192bce69115"> 5330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1              (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f"> 5331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0              (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a"> 5332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE             (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8"> 5333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG            (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e"> 5341</a></span>&#160;<span class="preprocessor">#define RT1IP2_L            (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738"> 5342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L            (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b"> 5343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L            (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80"> 5344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L           (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1"> 5345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L          (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a841f875542f94484c4eef0b3e1d70c6d"> 5348</a></span>&#160;<span class="preprocessor">#define RT1SSEL1_H          (0x0080u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f69dbed08b77fbe767d339b044c0e25"> 5349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0_H          (0x0040u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdfa1cca238dc01420cd59d0f7b4f496"> 5350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2_H         (0x0020u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4699a9fc246a2292fb5a79503b9b5c12"> 5351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1_H         (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad617668f653ff231e5d16ae31c2b1dcd"> 5352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0_H         (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a890a26994f662abf4bd82c686fca4c55"> 5355</a></span>&#160;<span class="preprocessor">#define RT1PSHOLD_H         (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;</div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b"> 5360</a></span>&#160;<span class="preprocessor">#define RT1IP_0             (0x0000u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b"> 5361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1             (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e"> 5362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2             (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3"> 5363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3             (0x000Cu)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1"> 5364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4             (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c"> 5365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5             (0x0014u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d"> 5366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6             (0x0018u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c"> 5367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7             (0x001Cu)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">/* RTC Definitions */</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856"> 5370</a></span>&#160;<span class="preprocessor">#define RTCIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988"> 5371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG     (0x0002u)    </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227"> 5372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG    (0x0004u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020"> 5373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG    (0x0006u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8"> 5374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG      (0x0008u)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4"> 5375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG     (0x000Au)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525"> 5376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG     (0x000Cu)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">/* Legacy Definitions */</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60"> 5379</a></span>&#160;<span class="preprocessor">#define RTC_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294"> 5380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG       (0x0002u)    </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62"> 5381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG      (0x0004u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501"> 5382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG      (0x0006u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536"> 5383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG        (0x0008u)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01"> 5384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG       (0x000Au)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247"> 5385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG       (0x000Cu)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment">* Real Time Clock</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_RTC_CE__         </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define OFS_RTCCTL0           (0x0000u)  </span><span class="comment">/* Real Timer Clock Control 0/Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_L          OFS_RTCCTL0</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL0_H          OFS_RTCCTL0+1</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13          (0x0002u)  </span><span class="comment">/* Real Timer Clock Control 1/3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_L         OFS_RTCCTL13</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCTL13_H         OFS_RTCCTL13+1</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL1             RTCCTL13_L</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCTL3             RTCCTL13_H</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL           (0x0004u)  </span><span class="comment">/* Real Timer Clock Offset Calibartion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_L          OFS_RTCOCAL</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCOCAL_H          OFS_RTCOCAL+1</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP           (0x0006u)  </span><span class="comment">/* Real Timer Temperature Compensation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_L          OFS_RTCTCMP</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCMP_H          OFS_RTCTCMP+1</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL         (0x0008u)  </span><span class="comment">/* Real Timer Prescale Timer 0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_L        OFS_RTCPS0CTL</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS0CTL_H        OFS_RTCPS0CTL+1</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL         (0x000Au)  </span><span class="comment">/* Real Timer Prescale Timer 1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_L        OFS_RTCPS1CTL</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS1CTL_H        OFS_RTCPS1CTL+1</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS             (0x000Cu)  </span><span class="comment">/* Real Timer Prescale Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_L            OFS_RTCPS</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCPS_H            OFS_RTCPS+1</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCIV             (0x000Eu)  </span><span class="comment">/* Real Time Clock Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0           (0x0010u)  </span><span class="comment">/* Real Time Clock Time 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_L          OFS_RTCTIM0</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM0_H          OFS_RTCTIM0+1</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1           (0x0012u)  </span><span class="comment">/* Real Time Clock Time 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_L          OFS_RTCTIM1</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTIM1_H          OFS_RTCTIM1+1</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE           (0x0014u)  </span><span class="comment">/* Real Time Clock Date */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_L          OFS_RTCDATE</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDATE_H          OFS_RTCDATE+1</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR           (0x0016u)  </span><span class="comment">/* Real Time Clock Year */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_L          OFS_RTCYEAR</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEAR_H          OFS_RTCYEAR+1</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR         (0x0018u)  </span><span class="comment">/* Real Time Clock Alarm Min/Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_L        OFS_RTCAMINHR</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMINHR_H        OFS_RTCAMINHR+1</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY        (0x001Au)  </span><span class="comment">/* Real Time Clock Alarm day of week/day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_L       OFS_RTCADOWDAY</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOWDAY_H       OFS_RTCADOWDAY+1</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BIN2BCD           (0x001Cu)  </span><span class="comment">/* Real Time Binary-to-BCD conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_BCD2BIN           (0x001Eu)  </span><span class="comment">/* Real Time BCD-to-binary conversion register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSEC            (0x0010u)</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMIN            (0x0011u)</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOUR           (0x0012u)</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDOW            (0x0013u)</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAY            (0x0014u)</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMON            (0x0015u)</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAMIN           (0x0018u)</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCAHOUR          (0x0019u)</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADOW           (0x001Au)</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCADAY           (0x001Bu)</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define OFS_RTCTCCTL0         (0x0020u)  </span><span class="comment">/*  Real-Time Clock Time Capture Control Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCTCCTL1         (0x0021u)  </span><span class="comment">/*  Real-Time Clock Time Capture Control Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCAP0CTL        (0x0022u)  </span><span class="comment">/*  Tamper Detect Pin 0 Control Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCCAP1CTL        (0x0023u)  </span><span class="comment">/*  Tamper Detect Pin 1 Control Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSECBAK0        (0x0030u)  </span><span class="comment">/*  Real-Time Clock Seconds Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMINBAK0        (0x0031u)  </span><span class="comment">/*  Real-Time Clock Minutes Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOURBAK0       (0x0032u)  </span><span class="comment">/*  Real-Time Clock Hours Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAYBAK0        (0x0033u)  </span><span class="comment">/*  Real-Time Clock Days Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMONBAK0        (0x0034u)  </span><span class="comment">/*  Real-Time Clock Months Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEARBAK0       (0x0036u)  </span><span class="comment">/*  Real-Time Clock year Backup Register 0   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCSECBAK1        (0x0038u)  </span><span class="comment">/*  Real-Time Clock Seconds Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMINBAK1        (0x0039u)  </span><span class="comment">/*  Real-Time Clock Minutes Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCHOURBAK1       (0x003Au)  </span><span class="comment">/*  Real-Time Clock Hours Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCDAYBAK1        (0x003Bu)  </span><span class="comment">/*  Real-Time Clock Days Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCMONBAK1        (0x003Cu)  </span><span class="comment">/*  Real-Time Clock Months Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_RTCYEARBAK1       (0x003Eu)  </span><span class="comment">/*  Real-Time Clock Year Backup Register 1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define RTCSEC              RTCTIM0_L</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMIN              RTCTIM0_H</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR             RTCTIM1_L</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDOW              RTCTIM1_H</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCDAY              RTCDATE_L</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMON              RTCDATE_H</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL            RTCYEAR_L</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PS               RTCPS_L</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PS               RTCPS_H</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN             RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAHOUR            RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADOW             RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCADAY             RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define RTCOFIE             (0x0080u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE            (0x0040u)   </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE              (0x0020u)   </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE            (0x0010u)   </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG            (0x0008u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG           (0x0004u)   </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG             (0x0002u)   </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG           (0x0001u)   </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment">/* RTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define RTCOFIE_L           (0x0080u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIE_L          (0x0040u)   </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIE_L            (0x0020u)   </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIE_L          (0x0010u)   </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOFIFG_L          (0x0008u)   </span><span class="comment">/* RTC 32kHz cyrstal oscillator fault interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEVIFG_L         (0x0004u)   </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCAIFG_L           (0x0002u)   </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDYIFG_L         (0x0001u)   </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define RTCKEY              (0xA500u)   </span><span class="comment">/* RTC Key for RTC write access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCKEY_H            (0xA5)     </span><span class="comment">/* RTC Key for RTC write access (high word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define RTCCALF1            (0x0200u)   </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0            (0x0100u)   </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCBCD              (0x0080u)   </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD             (0x0040u)   </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE             (0x0020u)   </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY              (0x0010u)   </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1            (0x0008u)   </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0            (0x0004u)   </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1             (0x0002u)   </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0             (0x0001u)   </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define RTCBCD_L            (0x0080u)   </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCHOLD_L           (0x0040u)   </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCMODE_L           (0x0020u)   </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCRDY_L            (0x0010u)   </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL1_L          (0x0008u)   </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL0_L          (0x0004u)   </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV1_L           (0x0002u)   </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV0_L           (0x0001u)   </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment">/* RTCCTL13 Control Bits */</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define RTCCALF1_H          (0x0002u)   </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF0_H          (0x0001u)   </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define RTCSSEL_0           (0x0000u)   </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_1           (0x0004u)   </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_2           (0x0008u)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL_3           (0x000Cu)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__ACLK       (0x0000u)   </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__SMCLK      (0x0004u)   </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCSSEL__RT1PS      (0x0008u)   </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define RTCTEV_0            (0x0000u)   </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_1            (0x0001u)   </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_2            (0x0002u)   </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV_3            (0x0003u)   </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__MIN         (0x0000u)   </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__HOUR        (0x0001u)   </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__0000        (0x0002u)   </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTEV__1200        (0x0003u)   </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define RTCCALF_0           (0x0000u)   </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_1           (0x0100u)   </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_2           (0x0200u)   </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCALF_3           (0x0300u)   </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define RTCOCALS            (0x8000u)   </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL7            (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6            (0x0040u)   </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5            (0x0020u)   </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4            (0x0010u)   </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3            (0x0008u)   </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2            (0x0004u)   </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1            (0x0002u)   </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0            (0x0001u)   </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define RTCOCAL7_L          (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL6_L          (0x0040u)   </span><span class="comment">/* RTC Offset Calibration Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL5_L          (0x0020u)   </span><span class="comment">/* RTC Offset Calibration Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL4_L          (0x0010u)   </span><span class="comment">/* RTC Offset Calibration Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL3_L          (0x0008u)   </span><span class="comment">/* RTC Offset Calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL2_L          (0x0004u)   </span><span class="comment">/* RTC Offset Calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL1_L          (0x0002u)   </span><span class="comment">/* RTC Offset Calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCOCAL0_L          (0x0001u)   </span><span class="comment">/* RTC Offset Calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">/* RTCOCAL Control Bits */</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define RTCOCALS_H          (0x0080u)   </span><span class="comment">/* RTC Offset Calibration Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define RTCTCMPS            (0x8000u)   </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY            (0x4000u)   </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK             (0x2000u)   </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP7            (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6            (0x0040u)   </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5            (0x0020u)   </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4            (0x0010u)   </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3            (0x0008u)   </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2            (0x0004u)   </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1            (0x0002u)   </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0            (0x0001u)   </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define RTCTCMP7_L          (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP6_L          (0x0040u)   </span><span class="comment">/* RTC Temperature Compensation Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP5_L          (0x0020u)   </span><span class="comment">/* RTC Temperature Compensation Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP4_L          (0x0010u)   </span><span class="comment">/* RTC Temperature Compensation Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP3_L          (0x0008u)   </span><span class="comment">/* RTC Temperature Compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP2_L          (0x0004u)   </span><span class="comment">/* RTC Temperature Compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP1_L          (0x0002u)   </span><span class="comment">/* RTC Temperature Compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCMP0_L          (0x0001u)   </span><span class="comment">/* RTC Temperature Compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/* RTCTCMP Control Bits */</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define RTCTCMPS_H          (0x0080u)   </span><span class="comment">/* RTC Temperature Compensation Sign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCRDY_H          (0x0040u)   </span><span class="comment">/* RTC Temperature compensation ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCTCOK_H           (0x0020u)   </span><span class="comment">/* RTC Temperature compensation write OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define RTCAE               (0x80)     </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define RT0PSDIV2           (0x2000u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1           (0x1000u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0           (0x0800u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define RT0PSHOLD           (0x0100u)   </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define RT0IP2              (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1              (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0              (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE             (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG            (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define RT0IP2_L            (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP1_L            (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP0_L            (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIE_L           (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSIFG_L          (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="comment">//#define Reserved          (0x8000u)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="comment">//#define Reserved          (0x4000u)</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define RT0PSDIV2_H         (0x0020u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV1_H         (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0PSDIV0_H         (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define RT0PSHOLD_H         (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define RT0IP_0             (0x0000u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_1             (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_2             (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_3             (0x000Cu)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_4             (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_5             (0x0014u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_6             (0x0018u)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT0IP_7             (0x001Cu)   </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define RT1SSEL1            (0x8000u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0            (0x4000u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2           (0x2000u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1           (0x1000u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0           (0x0800u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define RT1PSHOLD           (0x0100u)   </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define RT1IP2              (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1              (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0              (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE             (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG            (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define RT1IP2_L            (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP1_L            (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP0_L            (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIE_L           (0x0002u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSIFG_L          (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define RT1SSEL1_H          (0x0080u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1SSEL0_H          (0x0040u)   </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV2_H         (0x0020u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV1_H         (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1PSDIV0_H         (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0400u)</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">//#define Reserved          (0x0200u)</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define RT1PSHOLD_H         (0x0001u)   </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0080u)</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">//#define Reserved          (0x0040u)</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;</div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define RT1IP_0             (0x0000u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_1             (0x0004u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_2             (0x0008u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_3             (0x000Cu)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_4             (0x0010u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_5             (0x0014u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_6             (0x0018u)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RT1IP_7             (0x001Cu)   </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">/* RTCTCCTL0 Control Bits */</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define TCEN                (0x0001u)   </span><span class="comment">/* RTC Enable for RTC Tamper Detection with Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AUX3RST             (0x0002u)   </span><span class="comment">/* RTC Indication of power cycle on AUXVCC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment">/* RTCTCCTL1 Control Bits */</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define RTCCAPIFG           (0x0001u)   </span><span class="comment">/* RTC  Tamper Event Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAPIE            (0x0002u)   </span><span class="comment">/* RTC Tamper Event Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* RTCCAPxCTL Control Bits */</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define CAPEV               (0x0001u)   </span><span class="comment">/* RTC Tamper Event Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAPES               (0x0004u)   </span><span class="comment">/* RTC Event Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCREN              (0x0008u)   </span><span class="comment">/* RTC RTCCAPx pin pullup/pulldown resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAPIN            (0x0010u)   </span><span class="comment">/* RTC RTCCAPx input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAPDIR           (0x0020u)   </span><span class="comment">/* RTC RTCCAPx Pin direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCCAPOUT           (0x0040u)   </span><span class="comment">/* RTC RTCCAPx Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment">/* RTCIV Definitions */</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define RTCIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCOFIFG     (0x0002u)    </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCCAPIFG    (0x0004u)    </span><span class="comment">/* RTC RTC Tamper Event: RTCCAPIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCRDYIFG    (0x0006u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCTEVIFG    (0x0008u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RTCAIFG      (0x000Au)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT0PSIFG     (0x000Cu)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTCIV_RT1PSIFG     (0x000Eu)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="comment">/* Legacy RTCIV Definitions */</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define RTC_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCOFIFG       (0x0002u)    </span><span class="comment">/* RTC Osc fault: RTCOFIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCRDYIFG      (0x0006u)    </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCTEVIFG      (0x0008u)    </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RTCAIFG        (0x000Au)    </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT0PSIFG       (0x000Cu)    </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RT1PSIFG       (0x000Eu)    </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment">* SD24_B - Sigma Delta 24 Bit</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SD24_B__         </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce"> 5751</a></span>&#160;<span class="preprocessor">#define OFS_SD24BCTL0         (0x0000u)  </span><span class="comment">/* SD24B Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23ad04a253c885ac5562938ce03c1177"> 5752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCTL0_L        OFS_SD24BCTL0</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f51fefe667d9bb4303b560385ac0260"> 5753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCTL0_H        OFS_SD24BCTL0+1</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732"> 5754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCTL1         (0x0002u)  </span><span class="comment">/* SD24B Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09e94b48ea7d9e6bde1f024726074710"> 5755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCTL1_L        OFS_SD24BCTL1</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63716f7333b7caf77451c7b462a216e2"> 5756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCTL1_H        OFS_SD24BCTL1+1</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c"> 5757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGCTL       (0x0004u)  </span><span class="comment">/* SD24B Trigger Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a657f6677b6351ee87763622a129fa39b"> 5758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGCTL_L      OFS_SD24BTRGCTL</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2a844ce94e1ac336e2e0eb56cbb0365"> 5759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGCTL_H      OFS_SD24BTRGCTL+1</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15"> 5760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGOSR       (0x0006u)  </span><span class="comment">/* SD24B Trigger OSR Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23038fa2e4d956babcd78086d48c1935"> 5761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGOSR_L      OFS_SD24BTRGOSR</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54d0b6881911fafe69529abca2cc77cd"> 5762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGOSR_H      OFS_SD24BTRGOSR+1</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d"> 5763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGPRE       (0x0008u)  </span><span class="comment">/* SD24B Trigger Preload Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94e96b653bff84d96b683f190b8633e3"> 5764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGPRE_L      OFS_SD24BTRGPRE</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99d7deab8acd7ae32ebb0dcf9031a236"> 5765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BTRGPRE_H      OFS_SD24BTRGPRE+1</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa"> 5766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIFG          (0x000Au)  </span><span class="comment">/* SD24B Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c414ffc000d7c4a5250dc6afd420a8f"> 5767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIFG_L         OFS_SD24BIFG</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1306087bb775384a8928965f5c816e3"> 5768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIFG_H         OFS_SD24BIFG+1</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a"> 5769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIE           (0x000Cu)  </span><span class="comment">/* SD24B Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0536fee4017dd5c50adf7a5d1545175f"> 5770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIE_L          OFS_SD24BIE</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d7aeb27f3db1fa96cb8fd5e2aceef63"> 5771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIE_H          OFS_SD24BIE+1</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be"> 5772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIV           (0x000Eu)  </span><span class="comment">/* SD24B Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a924b01389e36f97d29d20aca7594257a"> 5773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIV_L          OFS_SD24BIV</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40d2b9e93d5a824bffe89d87f9953908"> 5774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BIV_H          OFS_SD24BIV+1</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3"> 5776</a></span>&#160;<span class="preprocessor">#define OFS_SD24BCCTL0        (0x0010u)  </span><span class="comment">/* SD24B Channel 0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21985c8c9248baad96602fdc03a18e4e"> 5777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCCTL0_L       OFS_SD24BCCTL0</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a824a9c2a457fa26e2f71ab41c71397f5"> 5778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BCCTL0_H       OFS_SD24BCCTL0+1</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7"> 5779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BINCTL0       (0x0012u)  </span><span class="comment">/* SD24B Channel 0 Input Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36b6df93dfd9f70451ce4ffca3b7b22a"> 5780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BINCTL0_L      OFS_SD24BINCTL0</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4075098cb0580d088c2ddcf3dbafa3ac"> 5781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BINCTL0_H      OFS_SD24BINCTL0+1</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d"> 5782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BOSR0         (0x0014u)  </span><span class="comment">/* SD24B Channel 0 OSR Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96e22d9899190cc07e6a45070e652d02"> 5783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BOSR0_L        OFS_SD24BOSR0</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08d3a7ad9879ac3d3069991e590402f9"> 5784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BOSR0_H        OFS_SD24BOSR0+1</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb"> 5785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BPRE0         (0x0016u)  </span><span class="comment">/* SD24B Channel 0 Preload Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68beb150740966b3bc0f2016826a1df4"> 5786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BPRE0_L        OFS_SD24BPRE0</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9772b720d85e143998b404b483d61469"> 5787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BPRE0_H        OFS_SD24BPRE0+1</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b"> 5789</a></span>&#160;<span class="preprocessor">#define OFS_SD24BMEML0        (0x0050u)  </span><span class="comment">/* SD24B Channel 0 Conversion Memory Low word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09687210ff45698f8689deec4ca47d09"> 5790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BMEML0_L       OFS_SD24BMEML0</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a909720ae082dd45a4ece70789679e60d"> 5791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BMEML0_H       OFS_SD24BMEML0+1</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f"> 5792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BMEMH0        (0x0052u)  </span><span class="comment">/* SD24B Channel 0 Conversion Memory High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bed7906d70a52c0931c8f928a348aab"> 5793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BMEMH0_L       OFS_SD24BMEMH0</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae292394393b3e32fe3e9d49ec403ba57"> 5794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SD24BMEMH0_H       OFS_SD24BMEMH0+1</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">/* SD24BCTL0 */</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5b11d20505d29741f6e190ac705a0d9"> 5797</a></span>&#160;<span class="preprocessor">#define SD24OV32            (0x0002u)  </span><span class="comment">/* SD24B Overflow Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c191437ef6139bf3f34fef68752c147"> 5798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24REFS            (0x0004u)  </span><span class="comment">/* SD24B Reference Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe72f5eeb58615bd9340a946be07f371"> 5799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL0           (0x0010u)  </span><span class="comment">/* SD24B Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09f4613c18de613798f6ce927b56e6f"> 5800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL1           (0x0020u)  </span><span class="comment">/* SD24B Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad395687402ea3149de93381716a5392b"> 5801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24M4              (0x0040u)  </span><span class="comment">/* SD24B Modulator clock to Manchester decoder clock ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe3cd91afd643d4966db84c051a09999"> 5802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24CLKOS           (0x0080u)  </span><span class="comment">/* SD24B Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3776e29c4a561df10e0ba405fe925070"> 5803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV0           (0x0100u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a483d671f394aa60c1cc9fad01d39860e"> 5804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV1           (0x0200u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b884afddfa74f0f34c9c610a836fd0c"> 5805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV2           (0x0400u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ff5d136701f8ac880039e61c022cbf3"> 5806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV0            (0x0800u)  </span><span class="comment">/* SD24B Frequency Divider Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f79babae93303bdded31d8395642843"> 5807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV1            (0x1000u)  </span><span class="comment">/* SD24B Frequency Divider Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad02876f7a53525af777350d101861663"> 5808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV2            (0x2000u)  </span><span class="comment">/* SD24B Frequency Divider Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25260d5d784b32bea12dc6114a51992e"> 5809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV3            (0x4000u)  </span><span class="comment">/* SD24B Frequency Divider Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a9a62d7881caac510ac4c8a9735380b"> 5810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV4            (0x8000u)  </span><span class="comment">/* SD24B Frequency Divider Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09df0818b11ca28e4fb8c737daf77e26"> 5812</a></span>&#160;<span class="preprocessor">#define SD24OV32_L          (0x0002u)  </span><span class="comment">/* SD24B Overflow Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3bc514b8c654cee040770b182aea4a63"> 5813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24REFS_L          (0x0004u)  </span><span class="comment">/* SD24B Reference Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80410c937803bec7d71cd0cfa56c6be1"> 5814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL0_L         (0x0010u)  </span><span class="comment">/* SD24B Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82c374829d07768615bdcd4eda61733c"> 5815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL1_L         (0x0020u)  </span><span class="comment">/* SD24B Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4588530790abeeb363e2438d9a7cdbb2"> 5816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24M4_L            (0x0040u)  </span><span class="comment">/* SD24B Modulator clock to Manchester decoder clock ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51b57b01dcaf36fe4827b737c97dc51a"> 5817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24CLKOS_L         (0x0080u)  </span><span class="comment">/* SD24B Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec40583650833d0e26c8325cd6af5952"> 5819</a></span>&#160;<span class="preprocessor">#define SD24PDIV0_H         (0x0001u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab0f5a34fb2ce0049d5e70dd0ac8cfe6"> 5820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV1_H         (0x0002u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f8226ed3cbfd7e6b1b8c7fb662e76cd"> 5821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV2_H         (0x0004u)  </span><span class="comment">/* SD24B Frequency pre-scaler Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a049a7daa9d6db26b93a8e08a9ebcec86"> 5822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV0_H          (0x0008u)  </span><span class="comment">/* SD24B Frequency Divider Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e7432960409bda619c8c46d1ef1e6f8"> 5823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV1_H          (0x0010u)  </span><span class="comment">/* SD24B Frequency Divider Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adca25814a23d840f0d7f17cb9fcfa91f"> 5824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV2_H          (0x0020u)  </span><span class="comment">/* SD24B Frequency Divider Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abba26bb4a6a2d72ad77931fc7c2e5f63"> 5825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV3_H          (0x0040u)  </span><span class="comment">/* SD24B Frequency Divider Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a750bdce1dcc974ad085e4f7181406d55"> 5826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DIV4_H          (0x0080u)  </span><span class="comment">/* SD24B Frequency Divider Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8cd21014b85c78c55256544ac707b94a"> 5828</a></span>&#160;<span class="preprocessor">#define SD24SSEL_0          (0x0000u)  </span><span class="comment">/* SD24B Clock Source Select MCLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafcaa96c90540a0d7b41e5270b8e1cab"> 5829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL_1          (0x0010u)  </span><span class="comment">/* SD24B Clock Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb283e30910f6a6bd6432e53091ba3"> 5830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL_2          (0x0020u)  </span><span class="comment">/* SD24B Clock Source Select ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a439ac156893b75dbb23b530c6c691009"> 5831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL_3          (0x0030u)  </span><span class="comment">/* SD24B Clock Source Select TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6fccd4adc7e387f902b33a5716ca34c"> 5832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL__MCLK      (0x0000u)  </span><span class="comment">/* SD24B Clock Source Select MCLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2097422c225a32c3bd3964556931725d"> 5833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL__SMCLK     (0x0010u)  </span><span class="comment">/* SD24B Clock Source Select SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc9a9bf50ee1930c9f939b98463a9a64"> 5834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL__ACLK      (0x0020u)  </span><span class="comment">/* SD24B Clock Source Select ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99fd8c5254d13ac0a7248da3065bbc93"> 5835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SSEL__SD24CLK   (0x0030u)  </span><span class="comment">/* SD24B Clock Source Select SD24CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f51470918e1d8338fcdf412235f632"> 5837</a></span>&#160;<span class="preprocessor">#define SD24PDIV_0          (0x0000u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5da9e80fa76f3660c86677c74b91c4ed"> 5838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_1          (0x0100u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c71a6af7d53ead8d8cea5336a8e7fd5"> 5839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_2          (0x0200u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf1cc8a1a61e207cbf6f961856acf804"> 5840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_3          (0x0300u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addab659a98e3dfa28cc6314e528a872c"> 5841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_4          (0x0400u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b53dc95958b73eac503b9489b64ed12"> 5842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_5          (0x0500u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e3dba89ea44769dfc5730ec5ed4d514"> 5843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_6          (0x0600u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ab7349daabe8b437d5118e2c1fc5e00"> 5844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24PDIV_7          (0x0700u)  </span><span class="comment">/* SD24B Frequency pre-scaler  /128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="comment">/* SD24BCTL1 */</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c246076d09c2e5fc4acfa768b62df44"> 5847</a></span>&#160;<span class="preprocessor">#define SD24GRP0SC          (0x0001u)  </span><span class="comment">/* SD24B Group 0 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14b6b108504b75b3021e395cd31a9f66"> 5848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP1SC          (0x0002u)  </span><span class="comment">/* SD24B Group 1 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac01f095c2bc90b83cfaa19f76b935cb5"> 5849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP2SC          (0x0004u)  </span><span class="comment">/* SD24B Group 2 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac37d0c72158c000e6313b935b5b141fa"> 5850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP3SC          (0x0008u)  </span><span class="comment">/* SD24B Group 3 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac013f10839dadfadc9bb59f899e8cbe9"> 5851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA0            (0x0100u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64f2eb96bf95d6343e8653d320600a62"> 5852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA1            (0x0200u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe662bf5af15485e2abb8d6d1f9a6d2"> 5853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA2            (0x0400u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcc71689ae847a94b42e2deba1820bec"> 5854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA3            (0x0800u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad748e98e2d5881fbf426b6b805425b86"> 5856</a></span>&#160;<span class="preprocessor">#define SD24GRP0SC_L        (0x0001u)  </span><span class="comment">/* SD24B Group 0 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d02ba6132638eb8b7eff4a76f08c8fb"> 5857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP1SC_L        (0x0002u)  </span><span class="comment">/* SD24B Group 1 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39a41d55d805424c6ecfb94c2505fa0b"> 5858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP2SC_L        (0x0004u)  </span><span class="comment">/* SD24B Group 2 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fe6a052a335c0d84bea23a23356c34b"> 5859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GRP3SC_L        (0x0008u)  </span><span class="comment">/* SD24B Group 3 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38776cd68e2349ef41ec7acacf6ed29f"> 5861</a></span>&#160;<span class="preprocessor">#define SD24DMA0_H          (0x0001u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5af25b6e40e0c4ede3c2056eff6140a8"> 5862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA1_H          (0x0002u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1276f0185773c581eec9dff008b38ce3"> 5863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA2_H          (0x0004u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ad3ac4c70068b54880e20c49968ca2e"> 5864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA3_H          (0x0008u)  </span><span class="comment">/* SD24B DMA Trigger Select Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55cedde448aa3277356b50bb324409c6"> 5866</a></span>&#160;<span class="preprocessor">#define SD24DMA_0           (0x0000u)  </span><span class="comment">/* SD24B DMA Trigger: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78fe6cf51190853873b20aff512f192a"> 5867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_1           (0x0100u)  </span><span class="comment">/* SD24B DMA Trigger: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac057592375a691d2554b8ddc69f42906"> 5868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_2           (0x0200u)  </span><span class="comment">/* SD24B DMA Trigger: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab43b13ffed27e98a976ed59cdc954503"> 5869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_3           (0x0300u)  </span><span class="comment">/* SD24B DMA Trigger: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e1b3231c2c09c3a21f271367489d41d"> 5870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_4           (0x0400u)  </span><span class="comment">/* SD24B DMA Trigger: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a817652fa80786586c418472e609d0b"> 5871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_5           (0x0500u)  </span><span class="comment">/* SD24B DMA Trigger: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a144662bd5a5e00b882251536dcce4469"> 5872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_6           (0x0600u)  </span><span class="comment">/* SD24B DMA Trigger: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bd4e712c652fe465b9a7c92b6a4968e"> 5873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_7           (0x0700u)  </span><span class="comment">/* SD24B DMA Trigger: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a415f138a1fede45b25c0b014e8408444"> 5874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DMA_8           (0x0800u)  </span><span class="comment">/* SD24B DMA Trigger: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment">/* SD24BTRGCTL */</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa33c1c8a8075d9a2ec574f4a46d4e962"> 5877</a></span>&#160;<span class="preprocessor">#define SD24SC              (0x0001u)  </span><span class="comment">/* SD24B Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ee57738042222a65b076a408f2893a5"> 5878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS0            (0x0002u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef521f7aac3f78d94daeefdb6e8b46b5"> 5879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS1            (0x0004u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7c51e7255f435ed6a7e51d44009bdc8"> 5880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS2            (0x0008u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50ecfa0728a57cdc681d23b13e5229ef"> 5881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SNGL            (0x0100u)  </span><span class="comment">/* SD24B Single Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34e68b12c9b0efab9a9fc8ceb01ad0e6"> 5882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24TRGIFG          (0x0400u)  </span><span class="comment">/* SD24B Trigger Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90ffd3b9387b9d8f2417a499ff57d4e3"> 5883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24TRGIE           (0x0800u)  </span><span class="comment">/* SD24B Trigger Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b11d42d0d4cb1088707ee8093dee092"> 5885</a></span>&#160;<span class="preprocessor">#define SD24SC_L            (0x0001u)  </span><span class="comment">/* SD24B Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a037c907ea888faa488c7fb1641b5d431"> 5886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS0_L          (0x0002u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2635c47fcfe3abe8ca60c8521a6c91aa"> 5887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS1_L          (0x0004u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9efe55ec09645610bbcbecb810bb4540"> 5888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS2_L          (0x0008u)  </span><span class="comment">/* SD24B Start Conversion Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ac1c4169846feb817d14088be4665b7"> 5890</a></span>&#160;<span class="preprocessor">#define SD24SNGL_H          (0x0001u)  </span><span class="comment">/* SD24B Single Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63c5fe88a44744ac6e17941709e73c2f"> 5891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24TRGIFG_H        (0x0004u)  </span><span class="comment">/* SD24B Trigger Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c45d9812da0f732292731d96cfa7884"> 5892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24TRGIE_H         (0x0008u)  </span><span class="comment">/* SD24B Trigger Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e98626a1740eab054aed9730a77f076"> 5894</a></span>&#160;<span class="preprocessor">#define SD24SCS_0           (0x0000u)  </span><span class="comment">/* SD24B Start Conversion Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9939f046dc0a000c741ae8bf15cdd5e"> 5895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_1           (0x0002u)  </span><span class="comment">/* SD24B Start Conversion Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4d90245f272ba225a188c3e019f26"> 5896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_2           (0x0004u)  </span><span class="comment">/* SD24B Start Conversion Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03006a83d3d2bec1d05052288acdf968"> 5897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_3           (0x0006u)  </span><span class="comment">/* SD24B Start Conversion Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263c6f640810fd895ec3d867e2960d3a"> 5898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_4           (0x0008u)  </span><span class="comment">/* SD24B Start Conversion Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a376413bfce79a27616ea03e665b54e55"> 5899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_5           (0x000Au)  </span><span class="comment">/* SD24B Start Conversion Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa402ba38bdb9862facb932eba466ca5d"> 5900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_6           (0x000Cu)  </span><span class="comment">/* SD24B Start Conversion Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fc7e41a24fdb9c8845bbac3dc6263ef"> 5901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS_7           (0x000Eu)  </span><span class="comment">/* SD24B Start Conversion Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a07f64fee5cca057d38804d9e54f57342"> 5902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__SD24SC     (0x0000u)  </span><span class="comment">/* SD24B Start Conversion Select: SD24SC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35632ba3e05644dbafe7569271391cf7"> 5903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__EXT1       (0x0002u)  </span><span class="comment">/* SD24B Start Conversion Select: EXT1   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8740612f2fa507934781e60b4be009e6"> 5904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__EXT2       (0x0004u)  </span><span class="comment">/* SD24B Start Conversion Select: EXT2   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a107b0aee9294a6c159658145a7fbadc8"> 5905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__EXT3       (0x0006u)  </span><span class="comment">/* SD24B Start Conversion Select: EXT3   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90da170cb045c77f1106663ba9ba34ce"> 5906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__GROUP0     (0x0008u)  </span><span class="comment">/* SD24B Start Conversion Select: GROUP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbc51e5eead9e6f21891a5793df9c62f"> 5907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__GROUP1     (0x000Au)  </span><span class="comment">/* SD24B Start Conversion Select: GROUP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a9c90e346ebcbdd5253164667d833ca"> 5908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__GROUP2     (0x000Cu)  </span><span class="comment">/* SD24B Start Conversion Select: GROUP2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4456fba54080ecf15474a1f0a7c994f"> 5909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SCS__GROUP3     (0x000Eu)  </span><span class="comment">/* SD24B Start Conversion Select: GROUP3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">/* SD24BIFG */</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13b81ad82744de7804803eaba7f63d82"> 5912</a></span>&#160;<span class="preprocessor">#define SD24IFG0            (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62840da2c9c93e808955223c6ed4eef7"> 5913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OVIFG0          (0x0100u)  </span><span class="comment">/* SD24B Channel 0 Overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e387cfbbcd08c7d45e68e5c9b8717d"> 5915</a></span>&#160;<span class="preprocessor">#define SD24IFG0_L          (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4614c4759e88ff89bb2befedd1eaac8f"> 5917</a></span>&#160;<span class="preprocessor">#define SD24OVIFG0_H        (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment">/* SD24BIE */</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9064a25f1d15b71ed6501e931cdf13f0"> 5920</a></span>&#160;<span class="preprocessor">#define SD24IE0             (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18152f4c761f6cd38dcbb023f034f078"> 5921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OVIE0           (0x0100u)  </span><span class="comment">/* SD24B Channel 0 Overflow Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d4fd39fa4994d191b77807b1024ad0c"> 5923</a></span>&#160;<span class="preprocessor">#define SD24IE0_L           (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3981d6859b4f43e4380b5ce48eae13a0"> 5925</a></span>&#160;<span class="preprocessor">#define SD24OVIE0_H         (0x0001u)  </span><span class="comment">/* SD24B Channel 0 Overflow Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="comment">/* SD24BIV Definitions */</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf383a3ec1b073c19c2b643a2254e706"> 5928</a></span>&#160;<span class="preprocessor">#define SD24BIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87a7414652d1673c307fe0ae4dd8f1b2"> 5929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24BIV_SD24OVIFG    (0x0002u)    </span><span class="comment">/* SD24OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7561120296718ab1dec91d004173fcb6"> 5930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24BIV_SD24TRGIFG   (0x0004u)    </span><span class="comment">/* SD24TRGIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6339e6883407c5f1e7d78bf640a4ad46"> 5931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24BIV_SD24IFG0     (0x0006u)    </span><span class="comment">/* SD24IFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment">/* SD24BCCTLx */</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d15995667aebd407cf692652f7d194e"> 5934</a></span>&#160;<span class="preprocessor">#define SD24DF0              (0x0010u)  </span><span class="comment">/* SD24B Data Format Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea8a058af94769b7b6d9e226a36a32de"> 5935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DF1              (0x0020u)  </span><span class="comment">/* SD24B Data Format Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab36405421faf306481fe18eeac3eaea1"> 5936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24ALGN             (0x0040u)  </span><span class="comment">/* SD24B Data Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba350cb6b8684c15e928fdad723f7f56"> 5937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24CAL              (0x0200u)  </span><span class="comment">/* SD24B Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39b122dd27fb35a9d27ebb4e3f6bc3af"> 5938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS0             (0x0400u)  </span><span class="comment">/* SD24B Digital Filter Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7493bd2510ae7cfa31c1f18ebe74b235"> 5939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS1             (0x0800u)  </span><span class="comment">/* SD24B Digital Filter Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7b042df61983bbc1854f4b492f9985f"> 5940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DI               (0x1000u)  </span><span class="comment">/* SD24B Digital Bitstream Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a130d7bed4652d6f638f00802b20ee1aa"> 5941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC0              (0x2000u)  </span><span class="comment">/* SD24B Manchaster Encoding Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b23d8ffdcfc5a442df67b2345852328"> 5942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC1              (0x4000u)  </span><span class="comment">/* SD24B Manchaster Encoding Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9abe329d6d1437069098394ff11c8ae"> 5944</a></span>&#160;<span class="preprocessor">#define SD24DF0_L           (0x0010u)  </span><span class="comment">/* SD24B Data Format Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a635ed6c4a25afb9153ebaffa5da51cad"> 5945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DF1_L           (0x0020u)  </span><span class="comment">/* SD24B Data Format Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad60df516ddaa5212905f0809bc639e"> 5946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24ALGN_L          (0x0040u)  </span><span class="comment">/* SD24B Data Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09796756271415ef880e0bd4aacff6f"> 5948</a></span>&#160;<span class="preprocessor">#define SD24CAL_H           (0x0002u)  </span><span class="comment">/* SD24B Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1c22aaaddd5009996a88e11909279a9"> 5949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS0_H          (0x0004u)  </span><span class="comment">/* SD24B Digital Filter Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec0b23b918a767aa14cd2396128e16f"> 5950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS1_H          (0x0008u)  </span><span class="comment">/* SD24B Digital Filter Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac18d2c24c93a25670e7888ee05baaf66"> 5951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DI_H            (0x0010u)  </span><span class="comment">/* SD24B Digital Bitstream Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e4a268c6669e861d86aa2a8aba668fa"> 5952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC0_H           (0x0020u)  </span><span class="comment">/* SD24B Manchaster Encoding Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf3060eeee7f6c3f35ed7d70745a2b53"> 5953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC1_H           (0x0040u)  </span><span class="comment">/* SD24B Manchaster Encoding Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4426087499c8d1a264ac3e23e1c19e41"> 5955</a></span>&#160;<span class="preprocessor">#define SD24DF_0             (0x0000u)  </span><span class="comment">/* SD24B Data Format: Offset Binary  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a713dee6e41379f20b012ff631a6183a2"> 5956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DF_1             (0x0010u)  </span><span class="comment">/* SD24B Data Format: 2&#39;s complement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ffe83fd17cf218c67cfe14cfc2733cb"> 5958</a></span>&#160;<span class="preprocessor">#define SD24DFS_0            (0x0000u)  </span><span class="comment">/* SD24B Digital Filter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b8f30fac124d989da5e16d598f24627"> 5959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS_1            (0x0400u)  </span><span class="comment">/* SD24B Digital Filter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69a2e2d7b66bf81ee0780739078514d4"> 5960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS_2            (0x0800u)  </span><span class="comment">/* SD24B Digital Filter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a523dd753466fe3494c442d3a5a1537cd"> 5961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DFS_3            (0x0C00u)  </span><span class="comment">/* SD24B Digital Filter 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd30182a87056d6bcdf67dd007fa8c4b"> 5963</a></span>&#160;<span class="preprocessor">#define SD24MC_0             (0x0000u)  </span><span class="comment">/* SD24B Manchaster Encoding 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af994439a2a408b9e7676ac154e26717d"> 5964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC_1             (0x2000u)  </span><span class="comment">/* SD24B Manchaster Encoding 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3eb2a7ab82f41f5813111b47a4b9ad4d"> 5965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC_2             (0x4000u)  </span><span class="comment">/* SD24B Manchaster Encoding 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a398c2d5c3cced55629a774941fd56c9c"> 5966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24MC_3             (0x6000u)  </span><span class="comment">/* SD24B Manchaster Encoding 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* SD24BINCTLx */</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5109efd9a85f0764f08f496e7a706db4"> 5969</a></span>&#160;<span class="preprocessor">#define SD24GAIN0           (0x0008u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a735fb989544295e809635a30a9912c1a"> 5970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN1           (0x0010u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79265c71d3041241b97633a07eb56ae4"> 5971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN2           (0x0020u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf166df03ef630164a3bfb6187627c07"> 5972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY0         (0x0040u)  </span><span class="comment">/* SD24B Interrupt Delay after 1.Conversion 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b486d183f8d0c994bd1e43cbe0e8a6"> 5973</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY1         (0x0080u)  </span><span class="comment">/* SD24B Interrupt Delay after 1.Conversion 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58c6d52c6d300523b9d6881392ad2aeb"> 5975</a></span>&#160;<span class="preprocessor">#define SD24GAIN0_L         (0x0008u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a495cc2038d772b70f1af23324e980f24"> 5976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN1_L         (0x0010u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc17ad6bad4ee2afd0334ba2decc037c"> 5977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN2_L         (0x0020u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34bbd1c5461af8f8eebfd17ad547aeda"> 5978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY0_L       (0x0040u)  </span><span class="comment">/* SD24B Interrupt Delay after 1.Conversion 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5005681b70f82f8d65af92be9aadc3e1"> 5979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY1_L       (0x0080u)  </span><span class="comment">/* SD24B Interrupt Delay after 1.Conversion 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"> 5981</a></span>&#160;<span class="preprocessor">#define SD24GAIN_1          (0x0000u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bad5c9433d20bd78b886e73f799389b"> 5982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_2          (0x0008u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a380ea76dc78e8311e743a870e9514a58"> 5983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_4          (0x0010u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bf24fa8ae2073656ace588f6d9fa28f"> 5984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_8          (0x0018u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a583c8cebd6e5937df16c9a28475010c0"> 5985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_16         (0x0020u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae896df4d2dbe672f77af80a02171cd8b"> 5986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_32         (0x0028u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1a14d0654b32aaa149a66c16f89e10c"> 5987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_64         (0x0030u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdab6b9f239ac93b28dcbad1b01efbfa"> 5988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_128        (0x0038u)  </span><span class="comment">/* SD24B Input Pre-Amplifier Gain Select *128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af11077400db546b8c12b5644457b12aa"> 5990</a></span>&#160;<span class="preprocessor">#define SD24INTDLY_0        (0x0000u)  </span><span class="comment">/* SD24B Interrupt Delay: Int. after 4.Conversion  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9f672aeb16432486588dc49b16581f4"> 5991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY_1        (0x0040u)  </span><span class="comment">/* SD24B Interrupt Delay: Int. after 3.Conversion  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5d1079fa79b611deb78bbd5bf50b610"> 5992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY_2        (0x0080u)  </span><span class="comment">/* SD24B Interrupt Delay: Int. after 2.Conversion  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf6cc979c13918f3c47e536cdc8cc04c"> 5993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY_3        (0x00C0u)  </span><span class="comment">/* SD24B Interrupt Delay: Int. after 1.Conversion  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* SD24BOSRx */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4566ea57958e8ebd32480b4fee3e64e5"> 5996</a></span>&#160;<span class="preprocessor">#define OSR0               (0x0001u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36eee86e171d49c37a056d792670deda"> 5997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR1               (0x0002u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282ec7ba8a624da1c421c4f43f19fbf7"> 5998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR2               (0x0004u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c05c118c26ca09f74657f6ed215ebab"> 5999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR3               (0x0008u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf0f755100ffae2158efaadbb7296ada"> 6000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR4               (0x0010u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11b24f4e473469de6050906c171bf3d5"> 6001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR5               (0x0020u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6353456ce93a5debdce2a019fb55180"> 6002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR6               (0x0040u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95d960968b6bb254c5b03b6cc3eec72d"> 6003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR7               (0x0080u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f4d39364bd7d662cab506e89d944e48"> 6004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR8               (0x0100u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa58be5c5155384744999250af7bdef1d"> 6005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR9               (0x0200u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcd492f8537baae78e72d23e8eabe6be"> 6006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR10               (0x0400u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82865441764158a0c3896a5960ccbc7c"> 6008</a></span>&#160;<span class="preprocessor">#define OSR0_L              (0x0001u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24afff9b201b8aa59c8a7c709fe93563"> 6009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR1_L              (0x0002u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a654d9ff87c153faf64d3790005bf87ed"> 6010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR2_L              (0x0004u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd22e82699e2622d88551bd2284a56b0"> 6011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR3_L              (0x0008u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f2976312e2dd3ffe5f531573cdcc06b"> 6012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR4_L              (0x0010u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0168917a021b33ac5f2aec2574e522db"> 6013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR5_L              (0x0020u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a0d52849687a1cac9dc589c6dc4eb1e"> 6014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR6_L              (0x0040u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d58299333eca941c3f969a568493073"> 6015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR7_L              (0x0080u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70d8f661c175e8c94025ff4cbe32a669"> 6017</a></span>&#160;<span class="preprocessor">#define OSR8_H              (0x0001u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a640aacfa85762e8f1d95f5622679b93e"> 6018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR9_H              (0x0002u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6c4ac6aa34ff0b0271523159fb0516"> 6019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR10_H             (0x0004u)  </span><span class="comment">/* SD24B Oversampling Rate Bit: 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">/* SD24BTRGOSR */</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;</div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e30e1aa5e349752634738427556178e"> 6023</a></span>&#160;<span class="preprocessor">#define OSR__32             (32-1)    </span><span class="comment">/* SD24B Oversampling Rate: 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3521ebfaa29a75ac305862f7daed686d"> 6024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR__64             (64-1)    </span><span class="comment">/* SD24B Oversampling Rate: 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa94bfc7a981c234d6fbbc83ae8321535"> 6025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR__128            (128-1)   </span><span class="comment">/* SD24B Oversampling Rate: 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d9f3373066ac1cea315198cc06124b5"> 6026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR__256            (256-1)   </span><span class="comment">/* SD24B Oversampling Rate: 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b063dd0741d32dce767f92ed7bb1a41"> 6027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR__512            (512-1)   </span><span class="comment">/* SD24B Oversampling Rate: 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf18dd76391e125aea2ffb2741057321"> 6028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSR__1024           (1024-1)  </span><span class="comment">/* SD24B Oversampling Rate: 1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;</div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">* SFR - Special Function Register Module</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SFR__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144"> 6037</a></span>&#160;<span class="preprocessor">#define OFS_SFRIE1            (0x0000u)  </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b"> 6038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_L           OFS_SFRIE1</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96f031032d20f9f27e5f96bd301d30a2"> 6039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIE1_H           OFS_SFRIE1+1</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment">/* SFRIE1 Control Bits */</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219"> 6042</a></span>&#160;<span class="preprocessor">#define WDTIE               (0x0001u)  </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819"> 6043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE                (0x0002u)  </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5"> 6045</a></span>&#160;<span class="preprocessor">#define VMAIE               (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935"> 6046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE               (0x0010u)  </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef ACCVIE</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a364f7874e198c9a39e23c5ed8167a859"> 6048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIE              (0x0020u)  </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82176a431ba3ae1b79ef5e367316409f"> 6050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE             (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af438ec95f1dd9dee70d673cb1443fbc9"> 6051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE            (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36436a2ccfa78c9b68e181b1a231afa5"> 6053</a></span>&#160;<span class="preprocessor">#define WDTIE_L             (0x0001u)  </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7c3c6b51e60d8aef049136277716dd5"> 6054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE_L              (0x0002u)  </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc"> 6056</a></span>&#160;<span class="preprocessor">#define VMAIE_L             (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9e7e25df69b48df018aea3c086b8e8f"> 6057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE_L             (0x0010u)  </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef ACCVIE</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIE_L            (0x0020u)  </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d"> 6061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBINIE_L           (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652"> 6062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIE_L          (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63"> 6064</a></span>&#160;<span class="preprocessor">#define OFS_SFRIFG1           (0x0002u)  </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099"> 6065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_L          OFS_SFRIFG1</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaefa64d09ff9c575d868fbb68d128db2"> 6066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRIFG1_H          OFS_SFRIFG1+1</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRIFG1 Control Bits */</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c"> 6068</a></span>&#160;<span class="preprocessor">#define WDTIFG              (0x0001u)  </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b"> 6069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG               (0x0002u)  </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5"> 6071</a></span>&#160;<span class="preprocessor">#define VMAIFG              (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30"> 6072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG              (0x0010u)  </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac35c554afd4aed29d9b18890d4b33fb"> 6074</a></span>&#160;<span class="preprocessor">#define JMBINIFG            (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf5d0fcabb799bc4774b7f5261812da8"> 6075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG           (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5"> 6077</a></span>&#160;<span class="preprocessor">#define WDTIFG_L            (0x0001u)  </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2d52c21362999d6d6dc877bf35d8663"> 6078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG_L             (0x0002u)  </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0004u)</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b05971a3a9567131e6beb1a6a4eda04"> 6080</a></span>&#160;<span class="preprocessor">#define VMAIFG_L            (0x0008u)  </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27642a1c20a4f23538215198f774ea06"> 6081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG_L            (0x0010u)  </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor"></span><span class="comment">//#define Reserved          (0x0020u)</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedd08455635591870e6a72c543a7c4c0"> 6083</a></span>&#160;<span class="preprocessor">#define JMBINIFG_L          (0x0040u)  </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaa7ff4c123bad10d53572e32afa2718"> 6084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUTIFG_L         (0x0080u)  </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67"> 6086</a></span>&#160;<span class="preprocessor">#define OFS_SFRRPCR           (0x0004u)  </span><span class="comment">/* RESET Pin Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4de258eebc8a48e1809111925fa3b46e"> 6087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_L          OFS_SFRRPCR</span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae82dec804d53803dd06bc9c1ee8e8f63"> 6088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SFRRPCR_H          OFS_SFRRPCR+1</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFRRPCR Control Bits */</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8"> 6090</a></span>&#160;<span class="preprocessor">#define SYSNMI              (0x0001u)  </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a667c3f3d869b58df0171dbb66693bd6b"> 6091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES           (0x0002u)  </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10656af97e427ad597da2aabe8a6c755"> 6092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP            (0x0004u)  </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a009aedc37e00666459fbcecf5dba2c6e"> 6093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE            (0x0008u)  </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b"> 6095</a></span>&#160;<span class="preprocessor">#define SYSNMI_L            (0x0001u)  </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80378895b885ed7ba64ed0155df87a96"> 6096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSNMIIES_L         (0x0002u)  </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab138176fe6b85905e92df6f015de01ca"> 6097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTUP_L          (0x0004u)  </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c10b408fce6721d4c4f588fb9df54fb"> 6098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSRSTRE_L          (0x0008u)  </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="comment">* SYS - System Module</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_SYS__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4"> 6106</a></span>&#160;<span class="preprocessor">#define OFS_SYSCTL            (0x0000u)  </span><span class="comment">/* System control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62d724705315307ee395ded73100eb40"> 6107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_L           OFS_SYSCTL</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30d579dabaa1fe0ac112a88dfed578d6"> 6108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSCTL_H           OFS_SYSCTL+1</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b"> 6109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC           (0x0002u)  </span><span class="comment">/* Boot strap configuration area */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abbdd29c186e34c9ffecb1ba842f106d5"> 6110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_L          OFS_SYSBSLC</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a407a3cd21d63836a04753bdbba714167"> 6111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBSLC_H          OFS_SYSBSLC+1</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a"> 6112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC           (0x0006u)  </span><span class="comment">/* JTAG mailbox control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ed9be3d79d0f37462b77d3b3b7c80fb"> 6113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_L          OFS_SYSJMBC</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53268c5457db10041780aa9eead39bbd"> 6114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBC_H          OFS_SYSJMBC+1</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6"> 6115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0          (0x0008u)  </span><span class="comment">/* JTAG mailbox input 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab37c7ed5db197d9c3337a5954acd8460"> 6116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_L         OFS_SYSJMBI0</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7354b5c1f2e076771641a4985485ac1b"> 6117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI0_H         OFS_SYSJMBI0+1</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d"> 6118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1          (0x000Au)  </span><span class="comment">/* JTAG mailbox input 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af73e8b48f7caccb76589e18f94c2e4d0"> 6119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_L         OFS_SYSJMBI1</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe47c942c302ba5d0ee9d2ea1d6a4a3d"> 6120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBI1_H         OFS_SYSJMBI1+1</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a"> 6121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0          (0x000Cu)  </span><span class="comment">/* JTAG mailbox output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae22fee6f55adc41ec722327838be9d6f"> 6122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_L         OFS_SYSJMBO0</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c766d0c0c4d65804d18ba4bbddfe890"> 6123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO0_H         OFS_SYSJMBO0+1</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57"> 6124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1          (0x000Eu)  </span><span class="comment">/* JTAG mailbox output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1282a15a14114d16d01f07368a8409b"> 6125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_L         OFS_SYSJMBO1</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d7acba0097ccc8294afe2f5664e6281"> 6126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSJMBO1_H         OFS_SYSJMBO1+1</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910"> 6128</a></span>&#160;<span class="preprocessor">#define OFS_SYSBERRIV         (0x0018u)  </span><span class="comment">/* Bus Error vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4815419be4c7491cdb0bc667e4d34e6a"> 6129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_L        OFS_SYSBERRIV</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4fcb82b13fbee59528f254fa0997a9c"> 6130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSBERRIV_H        OFS_SYSBERRIV+1</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db"> 6131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV           (0x001Au)  </span><span class="comment">/* User NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5b2897a07ffb9bc833e97dced849acf"> 6132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_L          OFS_SYSUNIV</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0506da51c1f11626834e4a8819d4991d"> 6133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSUNIV_H          OFS_SYSUNIV+1</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d"> 6134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV           (0x001Cu)  </span><span class="comment">/* System NMI vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15aaf972748c004920b4af305e41259c"> 6135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_L          OFS_SYSSNIV</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e335f6ba88abeaa6a14615212813a8"> 6136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSSNIV_H          OFS_SYSSNIV+1</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241"> 6137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV          (0x001Eu)  </span><span class="comment">/* Reset vector generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acae0d5bb36b89dfab67481fb327b3bf7"> 6138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_L         OFS_SYSRSTIV</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a789f91f011ad5067788619dec3b8f68e"> 6139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_SYSRSTIV_H         OFS_SYSRSTIV+1</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eb76842b7864e05e8f677d60931e258"> 6142</a></span>&#160;<span class="preprocessor">#define SYSRIVECT           (0x0001u)  </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d1609a871d5a60e1e30c5d698da779"> 6144</a></span>&#160;<span class="preprocessor">#define SYSPMMPE            (0x0004u)  </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3"> 6146</a></span>&#160;<span class="preprocessor">#define SYSBSLIND           (0x0010u)  </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2585aaa2ee293d488f33c783168bc45d"> 6147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN          (0x0020u)  </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;</div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3bfb28f112c2708086a45629cfce0ec3"> 6160</a></span>&#160;<span class="preprocessor">#define SYSRIVECT_L         (0x0001u)  </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a6d0b7d635972c646c4131f8c04302b"> 6162</a></span>&#160;<span class="preprocessor">#define SYSPMMPE_L          (0x0004u)  </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa64542ff9d89211e0f6121b239692575"> 6164</a></span>&#160;<span class="preprocessor">#define SYSBSLIND_L         (0x0010u)  </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f7ae0621c87b0df028f418051ec2b99"> 6165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSJTAGPIN_L        (0x0020u)  </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;</div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4266a4a221efef078dcd07689c9535b8"> 6178</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0         (0x0001u)  </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e"> 6179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1         (0x0002u)  </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a071df8043bf164b240d377e6acfe06e4"> 6180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR             (0x0004u)  </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2"> 6192</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF           (0x4000u)  </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b4f66a4d099686c674cc9588843c71c"> 6193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE            (0x8000u)  </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2"> 6196</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0_L       (0x0001u)  </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12fed764ab179801004136ba069cc4d2"> 6197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLSIZE1_L       (0x0002u)  </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea4499a21ea73758d20d76e358cc41c5"> 6198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLR_L           (0x0004u)  </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;</div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab768a33b5411eae552f71bd9ae97185b"> 6223</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF_H         (0x0040u)  </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148"> 6224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSBSLPE_H          (0x0080u)  </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afef4e3b022cb5d66af65e7e025183484"> 6227</a></span>&#160;<span class="preprocessor">#define JMBIN0FG            (0x0001u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f"> 6228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG            (0x0002u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6"> 6229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG           (0x0004u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a518929196965c424dcf873193986f3b4"> 6230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG           (0x0008u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f"> 6231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE             (0x0010u)  </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6947ab4ae35277711d7db4fcea706b0f"> 6233</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF          (0x0040u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25f329db5b762104981e46048be11170"> 6234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF          (0x0080u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;</div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22e47470e1b8259a85ec075e8f4b5eee"> 6245</a></span>&#160;<span class="preprocessor">#define JMBIN0FG_L          (0x0001u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab72671a4300f770472444fe2f0347728"> 6246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBIN1FG_L          (0x0002u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a642a9bdb3907bb85c3cded68cdf58d07"> 6247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT0FG_L         (0x0004u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a802cb991cee12ba0b13886225b3657d0"> 6248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBOUT1FG_L         (0x0008u)  </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd75c82b5cea9e368c6d948ef590dae3"> 6249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBMODE_L           (0x0010u)  </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd43100008baf56dca3fb1f4f6e4474b"> 6251</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF_L        (0x0040u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a830d408d5a2e1b3eaf02f487f03b748e"> 6252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JMBCLR1OFF_L        (0x0080u)  </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0100u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* SYS - Reserved */</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;</div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;</div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">* Timerx_A7</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxA7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a904a6b9dfdde23aa1075fb7a0402c808"> 6269</a></span>&#160;<span class="preprocessor">#define OFS_TAxCTL            (0x0000u)  </span><span class="comment">/* Timerx_A7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef6e065270c70186030bee17cccc319"> 6270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL0          (0x0002u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4827f0ee28c460fdd400e79aab612c"> 6271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL1          (0x0004u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5513bf176c6cfd8f84f9fb2d6fc006a"> 6272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL2          (0x0006u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeaa170b7c856cde20c7a5d8f58986fd"> 6273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL3          (0x0008u)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3549194ce0cd1ff0a93014294ea74ed4"> 6274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL4          (0x000Au)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a620461532b7763081155224c7a7f2d77"> 6275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL5          (0x000Cu)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e5fd49816e281d4093b57376e319614"> 6276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCTL6          (0x000Eu)  </span><span class="comment">/* Timerx_A7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a801df62fcb2e7940e48954c22ae04c51"> 6277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxR              (0x0010u)  </span><span class="comment">/* Timerx_A7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39092db9a4cb16ee44cf22cd1fc78a43"> 6278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR0           (0x0012u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60857a8ac3b064bb47445b2eea9292d0"> 6279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR1           (0x0014u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea72971963e396685951c64e82081ca"> 6280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR2           (0x0016u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a959d2b8dd8bb69a05c933869b1c8cb9d"> 6281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR3           (0x0018u)  </span><span class="comment">/* Timerx_A7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0829825ed9e23b78fe05214cabf8b6f"> 6282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR4           (0x001Au)  </span><span class="comment">/* Timerx_A7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e5c7bd509fdfc83a64a778935cffa3d"> 6283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR5           (0x001Cu)  </span><span class="comment">/* Timerx_A7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a3ca93da7ac24daa1eb2d121e46e054"> 6284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxCCR6           (0x001Eu)  </span><span class="comment">/* Timerx_A7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd0ad3a3f26716ff3b39d451ba124ea"> 6285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxIV             (0x002Eu)  </span><span class="comment">/* Timerx_A7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ff7aef19427380dc0afffd37fec16ff"> 6286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TAxEX0            (0x0020u)  </span><span class="comment">/* Timerx_A7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="comment">/* TAxIV Definitions */</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1bc4cb999b79a68db06bffb618bdb67"> 6291</a></span>&#160;<span class="preprocessor">#define TAxIV_NONE          (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6181a23fb5356367653f0be74725a78c"> 6292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR1        (0x0002u)    </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e9c232647c8908a66c8a12ce1a37d97"> 6293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR2        (0x0004u)    </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a522eebab3674767a6853e66a66c55c81"> 6294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR3        (0x0006u)    </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a75339df79fd194bd2f17a857d4ff6"> 6295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR4        (0x0008u)    </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50caec3a83bf6976054aa049ebac9ee8"> 6296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR5        (0x000Au)    </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9559e3760b74ea9788eac21685cadd7"> 6297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TACCR6        (0x000Cu)    </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a202fa7a78140a562861742eadff903"> 6298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAIFG         (0x000Eu)    </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48757dfaea4690ade2304f737278290"> 6301</a></span>&#160;<span class="preprocessor">#define TAxIV_TAxCCR1      (0x0002u)    </span><span class="comment">/* TAxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f59d4019527da0fd7cfefb7acc90d72"> 6302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR2      (0x0004u)    </span><span class="comment">/* TAxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9d2706cd9e29c9b606d4312872d71b8"> 6303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR3      (0x0006u)    </span><span class="comment">/* TAxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3048cb365fc215bd81a16385898c85d"> 6304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR4      (0x0008u)    </span><span class="comment">/* TAxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33dbebfc2177af3a4b766ab3ba57c00e"> 6305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR5      (0x000Au)    </span><span class="comment">/* TAxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d2131dba8e7a8cdb52a60d4902c4645"> 6306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxCCR6      (0x000Cu)    </span><span class="comment">/* TAxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2756b7d212f3b3c0cf6cf47bebc1b5b1"> 6307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAxIV_TAxIFG       (0x000Eu)    </span><span class="comment">/* TAxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="comment">/* TAxCTL Control Bits */</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0e68d18ef37d739c0e227c52628d08"> 6310</a></span>&#160;<span class="preprocessor">#define TASSEL1             (0x0200u)  </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9"> 6311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL0             (0x0100u)  </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID1                 (0x0080u)  </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                 (0x0040u)  </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                 (0x0020u)  </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                 (0x0010u)  </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7607a8cc10f5baee93b1238d067d6660"> 6316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACLR               (0x0004u)  </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02ea12e4823f3e8d6d432b3b14a88014"> 6317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIE                (0x0002u)  </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85"> 6318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIFG               (0x0001u)  </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define MC_0                (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b"> 6328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_0            (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49bfbda859edc7236f16819ab9144039"> 6329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_1            (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a486e5a5ea3e899fff65c28faf305c8c1"> 6330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_2            (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7"> 6331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_3            (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP            (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP              (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS      (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS       (2*0x10u)  </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN          (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1               (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2               (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4               (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8               (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1"> 6341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__TACLK       (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f96332f6515bc86ed194126da7d82b9"> 6342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__ACLK        (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd295defc3847b9e454d1033804e1d8a"> 6343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__SMCLK       (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16bd0c2dcc683f59175541cc6b39addb"> 6344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL__INCLK       (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">/* TAxCCTLx Control Bits */</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define CM1                 (0x8000u)  </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                 (0x4000u)  </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9c8f17f2a87ad2845779b4923eaa935"> 6349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS1               (0x2000u)  </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e8056d10a025188ff958a69f6917e1b"> 6350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS0               (0x1000u)  </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                 (0x0800u)  </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                (0x0400u)  </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                 (0x0100u)  </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a"> 6354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD2             (0x0080u)  </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08afb72e7571d1c9380175eca0a5349c"> 6355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD1             (0x0040u)  </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a489b35c385ecc427fe8ed149779ff8d2"> 6356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD0             (0x0020u)  </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                (0x0010u)  </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                 (0x0008u)  </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                 (0x0004u)  </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b0fda8ba947077492614595b1371c99"> 6360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define COV                 (0x0002u)  </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG               (0x0001u)  </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define OUTMOD_0            (0*0x20u)  </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1            (1*0x20u)  </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2            (2*0x20u)  </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3            (3*0x20u)  </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4            (4*0x20u)  </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5            (5*0x20u)  </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6            (6*0x20u)  </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7            (7*0x20u)  </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0              (0*0x1000u) </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1              (1*0x1000u) </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2              (2*0x1000u) </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3              (3*0x1000u) </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                (0*0x4000u) </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                (1*0x4000u) </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                (2*0x4000u) </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                (3*0x4000u) </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="comment">/* TAxEX0 Control Bits */</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3786bb344b573190aa5cc0c0a1b7585"> 6381</a></span>&#160;<span class="preprocessor">#define TAIDEX0             (0x0001u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace0013c244fb31847c0a9a1803158a26"> 6382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX1             (0x0002u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe8d4e87136e22495a49adcf875bbb0e"> 6383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX2             (0x0004u)  </span><span class="comment">/* Timer A Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4"> 6385</a></span>&#160;<span class="preprocessor">#define TAIDEX_0            (0*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84f64ded9f8aa1cae18c708e1f63e286"> 6386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_1            (1*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47"> 6387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_2            (2*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f68674f5032e454a610fc499289e9c5"> 6388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_3            (3*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c"> 6389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_4            (4*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc"> 6390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_5            (5*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab778a02f12dd56c34da71d2696678a86"> 6391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_6            (6*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c"> 6392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIDEX_7            (7*0x0001u) </span><span class="comment">/* Timer A Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="comment">* Timerx_B7</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxB7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfa8d7d37effd39f82fcf097c15861b"> 6400</a></span>&#160;<span class="preprocessor">#define OFS_TBxCTL            (0x0000u)  </span><span class="comment">/* Timerx_B7 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2abf440ffad7e27e0f7f44759f1d3118"> 6401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL0          (0x0002u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec1e22473299d61aaecddd6bcf5ad90b"> 6402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL1          (0x0004u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a1f52295c24cd185f4c921db8528728"> 6403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL2          (0x0006u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a610ff30faed304e7e195144cc6abf086"> 6404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL3          (0x0008u)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0592d047d23dc4cddfd29f8fccf02a01"> 6405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL4          (0x000Au)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63b7804bd10743690727bf210094d5d"> 6406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL5          (0x000Cu)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7761bd1b55f00933fb69ba306a47620"> 6407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCTL6          (0x000Eu)  </span><span class="comment">/* Timerx_B7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3570f79e13c31c850567e58a23d2ee6c"> 6408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxR              (0x0010u)  </span><span class="comment">/* Timerx_B7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5b2074d9c9a5cf1beb1b56ec6187810"> 6409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR0           (0x0012u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa9ab3c5d9678daa06eaeb34a2661897"> 6410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR1           (0x0014u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a527f322672949d44793f795b9b084527"> 6411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR2           (0x0016u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a729b236b6d6e8b4dad7ae34a1a004a83"> 6412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR3           (0x0018u)  </span><span class="comment">/* Timerx_B7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5f5df2f517403fd197bb7f57a1f0d9"> 6413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR4           (0x001Au)  </span><span class="comment">/* Timerx_B7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78b13b3d20cf50cca39325e08bf30ac1"> 6414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR5           (0x001Cu)  </span><span class="comment">/* Timerx_B7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fcb635c994433d080556d8929e02869"> 6415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxCCR6           (0x001Eu)  </span><span class="comment">/* Timerx_B7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabbe5f0397e1151c94b50833b9e0fcf4"> 6416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxIV             (0x002Eu)  </span><span class="comment">/* Timerx_B7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ebe1e45d671659e650b822272f205f1"> 6417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TBxEX0            (0x0020u)  </span><span class="comment">/* Timerx_B7 Expansion Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="comment">/* TBxIV Definitions */</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18f2457eed70c67fab47dc6352ef625e"> 6422</a></span>&#160;<span class="preprocessor">#define TBxIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12f01bc171f1d4140619113d0bd9040e"> 6423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR1         (0x0002u)    </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3165effcaff242299764f6761dc0dc0a"> 6424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR2         (0x0004u)    </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24bdddf2eca596f6db815f7ec75fefa7"> 6425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR3         (0x0006u)    </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeccf762d0725434c91d2318aa8c01e2"> 6426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR4         (0x0008u)    </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfe78f1a7a5934253f88b14e96026559"> 6427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR5         (0x000Au)    </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a777e3c002b80c61c1b055473d87dda83"> 6428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBCCR6         (0x000Cu)    </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a9d63e846c06b09c5963333b2c14291"> 6429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBIFG          (0x000Eu)    </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4a7a264d737da372a4396fe4e733aad"> 6432</a></span>&#160;<span class="preprocessor">#define TBxIV_TBxCCR1       (0x0002u)    </span><span class="comment">/* TBxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e0cef9a66921a5202cd12f2a7f8bf28"> 6433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR2       (0x0004u)    </span><span class="comment">/* TBxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c8702c65d05e8ab04aa30bb523bc49a"> 6434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR3       (0x0006u)    </span><span class="comment">/* TBxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6237264a290eb3c25f5dda135f2778c"> 6435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR4       (0x0008u)    </span><span class="comment">/* TBxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a16cfce0ac9799e966848ed8e470911"> 6436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR5       (0x000Au)    </span><span class="comment">/* TBxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa765ba42fec19eb32fc30b6aee61a162"> 6437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxCCR6       (0x000Cu)    </span><span class="comment">/* TBxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a425e8cdd2b274ef430486b944a3fecad"> 6438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBxIV_TBxIFG        (0x000Eu)    </span><span class="comment">/* TBxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">/* TBxCTL Control Bits */</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21d4442aec3398954340f8dba4783bf0"> 6441</a></span>&#160;<span class="preprocessor">#define TBCLGRP1            (0x4000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0d99bd1dc4b4f56e587e95f9f30079c"> 6442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP0            (0x2000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL1               (0x1000u)    </span><span class="comment">/* Counter lenght 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL0               (0x0800u)    </span><span class="comment">/* Counter lenght 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae49710ed11c17f5370ff3fbb630bfec2"> 6445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL1             (0x0200u)    </span><span class="comment">/* Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa278f2eb78879be207bb67bd6765b7e"> 6446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL0             (0x0100u)    </span><span class="comment">/* Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1db4abc5cbdcc8cab4bad4d9dc85fdc"> 6447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLR               (0x0004u)    </span><span class="comment">/* Timer_B7 counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a507d5cafa45714068c27b8b8f0b54392"> 6448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIE                (0x0002u)    </span><span class="comment">/* Timer_B7 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e5699a01cb00e7a311d287759d80c43"> 6449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIFG               (0x0001u)    </span><span class="comment">/* Timer_B7 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define SHR1                (0x4000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR0                (0x2000u)    </span><span class="comment">/* Timer_B7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68ce5b91da7a9e2bcf2a1f461a30a65e"> 6454</a></span>&#160;<span class="preprocessor">#define TBSSEL_0            (0*0x0100u)  </span><span class="comment">/* Clock Source: TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bbc7555b6671fa5034cbdb868db18b2"> 6455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_1            (1*0x0100u)  </span><span class="comment">/* Clock Source: ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a225c7b32e23f89e7f4815e3033f24123"> 6456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_2            (2*0x0100u)  </span><span class="comment">/* Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0f650542019484ab98adf29b62303b4"> 6457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL_3            (3*0x0100u)  </span><span class="comment">/* Clock Source: INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_0              (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_1              (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_2              (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_3              (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_0               (0*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_1               (1*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_2               (2*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_3               (3*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85aade1071ad222ecdf710f36e1815ba"> 6466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_0           (0*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b8276a74625d75a328e5fa45ec5a944"> 6467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_1           (1*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addf43a3d9808ce9a5d6afb8347461254"> 6468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_2           (2*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefd0c2abee4b9b10657023ea2e2687b8"> 6469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBCLGRP_3           (3*0x2000u)  </span><span class="comment">/* Timer_B7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c30d4b47913d1da7dc219746515c9c6"> 6470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TBCLK       (0*0x100u) </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6a828df4f306d9c0d1ecd66cddb7b0"> 6471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__TACLK       (0*0x100u) </span><span class="comment">/* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9d5bb452814f34426de984d76defb8d"> 6472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__ACLK        (1*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96523df016c0e41205f0e3d82467831a"> 6473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__SMCLK       (2*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98d0ca2759945b6df5a4f60548d8073b"> 6474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBSSEL__INCLK       (3*0x100u)  </span><span class="comment">/* Timer_B7 clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__16            (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__12            (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__10            (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__8             (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="comment">/* Additional Timer B Control Register bits are defined in Timer A */</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="comment">/* TBxCCTLx Control Bits */</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define CLLD1               (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD0               (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define SLSHR1              (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR0              (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define SLSHR_0             (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_1             (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_2             (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_3             (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define CLLD_0              (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_1              (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TBR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_2              (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_3              (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="comment">/* TBxEX0 Control Bits */</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa292a112fb1c357056f6244d4cbbc716"> 6499</a></span>&#160;<span class="preprocessor">#define TBIDEX0             (0x0001u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e20f394a501845759ef8f95b8728061"> 6500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX1             (0x0002u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b74794ad2b3b44b4884604ee7244e82"> 6501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX2             (0x0004u)   </span><span class="comment">/* Timer_B7 Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7f9a169ea9b7dd8ff780954fc7be63f"> 6503</a></span>&#160;<span class="preprocessor">#define TBIDEX_0            (0*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad03c1c86f180694bb1bda30a1ff1e716"> 6504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_1            (1*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f996bf6755607c88a33dea2ed811171"> 6505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_2            (2*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa078f11d22a687ea1dec44e6a7757542"> 6506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_3            (3*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3dd691259694092a66800762b16fd6b"> 6507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_4            (4*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a785308727a6c8d9a0df9c1533c6a9283"> 6508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_5            (5*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22330090209d3a90896a5e5d33d6e67c"> 6509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_6            (6*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bbbb61918c23ccaad7ae1f40fb96d8c"> 6510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX_7            (7*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a488fbe76b6a60456ee6ec94596b733c4"> 6511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__1           (0*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cd360f667be28571b4e4b3a74b6c6fb"> 6512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__2           (1*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8596155a8b32eedb86ae721e8b2d9e7b"> 6513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__3           (2*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94e74988025b9f85717e06cbcecc7a08"> 6514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__4           (3*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacf3f6839bb4a07fcfc5aa51414ba794"> 6515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__5           (4*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8341cc5bacec47b736b7b4eb5b968c2b"> 6516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__6           (5*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a184262b9998b4fdeda457293d5060332"> 6517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__7           (6*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff466581461e34c42e3629528f463350"> 6518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TBIDEX__8           (7*0x0001u) </span><span class="comment">/* Timer_B7 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;</div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define ID1                    (0x0080u)       </span><span class="comment">/* Timer B clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                    (0x0040u)       </span><span class="comment">/* Timer B clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                    (0x0020u)       </span><span class="comment">/* Timer B mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                    (0x0010u)       </span><span class="comment">/* Timer B mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM1                    (0x8000u)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                    (0x4000u)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer B mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer B mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer B mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer B mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                    (0x0100u)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                   (0x0010u)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG                  (0x0001u)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0                 (0*0x1000u)</span></div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1                 (1*0x1000u)</span></div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2                 (2*0x1000u)</span></div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3                 (3*0x1000u)</span></div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                    (0x0004u)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                   (0x0400u)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                    (0x0800u)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                    (0x0008u)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer B input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer B input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer B input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer B input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="comment">* Timerx_D7</span></div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TxD7__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bc7eb2453d6f06c3840234a3be856ed"> 6574</a></span>&#160;<span class="preprocessor">#define OFS_TDxCTL0           (0x0000u)  </span><span class="comment">/* Timerx_D7 Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae3a4a6fe1166ec754c18b21645d7b5dc"> 6575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCTL1           (0x0002u)  </span><span class="comment">/* Timerx_D7 Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#affb73d0ab085289e039a60502a5c1263"> 6576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCTL2           (0x0004u)  </span><span class="comment">/* Timerx_D7 Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc2cdcd91ea64f134ea0861baa8ea41"> 6577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxR              (0x0006u)  </span><span class="comment">/* Timerx_D7 Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa58e8efd712464597bde4124d5bf56ba"> 6578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL0          (0x0008u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43249c8424d0f44761c7391aedebd810"> 6579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR0           (0x000Au)  </span><span class="comment">/* Timerx_D7 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af657241d52eff7204d105da8481d58b6"> 6580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL0            (0x000Cu)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8459ccc0e00078b1d11ab894070cfc9"> 6581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL1          (0x000Eu)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a221916b1f1010345d5bdcb75b9451c57"> 6582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR1           (0x0010u)  </span><span class="comment">/* Timerx_D7 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b74333e3a2ad0343bcc0eed052314ab"> 6583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL1            (0x0012u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbef00ed725fcf3251bb6c87f4a6b7a5"> 6584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL2          (0x0014u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0540c06045b45e888b10cc92b8c62bcf"> 6585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR2           (0x0016u)  </span><span class="comment">/* Timerx_D7 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3b4bb6d4d47d732f682c8902a46b08e"> 6586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL2            (0x0018u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a529c3cde2088fe665dc1cd27bcae0696"> 6587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL3          (0x001Au)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6a79b64076701233454bacc6474a12d"> 6588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR3           (0x001Cu)  </span><span class="comment">/* Timerx_D7 Capture/Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92c90aabf03deffacefd50e0a5332dc1"> 6589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL3            (0x001Eu)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5144ac9780c55056eb05a7661957a97c"> 6590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL4          (0x0020u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a843cdece1d837e0a2cb63199d81295f3"> 6591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR4           (0x0022u)  </span><span class="comment">/* Timerx_D7 Capture/Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abce26c45f8ed73b931ec78322d15e6fe"> 6592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL4            (0x0024u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af45ca5b0a27fb9cb7135e28b71f3e1d6"> 6593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL5          (0x0026u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab039ab2a3c22750b38ddb6020f9d743e"> 6594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR5           (0x0028u)  </span><span class="comment">/* Timerx_D7 Capture/Compare 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a19e6b228cd8900e4ab1069ccb93d45"> 6595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL5            (0x002Au)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa812d28500fd1ffbdc4139666361e00"> 6596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCTL6          (0x002Cu)  </span><span class="comment">/* Timerx_D7 Capture/Compare Control 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdc759b2481bdf9cddbdd49e416755b8"> 6597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCCR6           (0x002Eu)  </span><span class="comment">/* Timerx_D7 Capture/Compare 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80777b9e043bae6dce555c4447a0a522"> 6598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxCL6            (0x0030u)  </span><span class="comment">/* Timerx_D7 Capture/Compare Latch 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3e11c6ab8738b53fff34425ece4a789"> 6599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxHCTL0          (0x0038u)  </span><span class="comment">/* Timerx_D7 High-resolution Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5df2a7f036983106ef96603176cab25"> 6600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxHCTL1          (0x003Au)  </span><span class="comment">/* Timerx_D7 High-resolution Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a285194da8f89c0d32fd17aeff6e2d919"> 6601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxHINT           (0x003Cu)  </span><span class="comment">/* Timerx_D7 High-resolution Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aead39786dbad9c3beefc8f72147889ff"> 6602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TDxIV             (0x003Eu)  </span><span class="comment">/* Timerx_D7 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Dx */</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">/* TDxIV Definitions */</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0bb99d442fbd59a9858eeeb3b7e2fac"> 6607</a></span>&#160;<span class="preprocessor">#define TDxIV_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2c45b4779c9af81dc0fa2bb3d573647"> 6608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR1         (0x0002u)    </span><span class="comment">/* TDxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f6bf25abd01b757fa344c403f3e6ece"> 6609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR2         (0x0004u)    </span><span class="comment">/* TDxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ac59dc3485264b6027277d71f63688d"> 6610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR3         (0x0006u)    </span><span class="comment">/* TDxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcd4b07747f775a538debe8e33cc8c64"> 6611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR4         (0x0008u)    </span><span class="comment">/* TDxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c05809521cc8c3d96261f01954bf601"> 6612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR5         (0x000Au)    </span><span class="comment">/* TDxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60ff8b548b9ddcb2f669e884b9f7d9e9"> 6613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDCCR6         (0x000Cu)    </span><span class="comment">/* TDxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4f7bab907e1413cb7d6a8e25cdcf82f"> 6614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_RES_14         (0x000Eu)    </span><span class="comment">/* Reserverd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bf1ad7a53cca9e55c0d9254c18d754e"> 6615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDIFG          (0x0010u)    </span><span class="comment">/* TDxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2b8831c7da81702035c478974624f19"> 6616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDHFLIFG       (0x0012u)    </span><span class="comment">/* TDHFLIFG Clock fail low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79a67fc3ba31d31ab757bf6355a82d2d"> 6617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDHFHIFG       (0x0014u)    </span><span class="comment">/* TDHFLIFG Clock fail high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb70c2cc6e30a2cc5b1977f2b0515bb4"> 6618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDHLKIFG       (0x0016u)    </span><span class="comment">/* TDHLKIE Clock lock*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae25a228e59cff9723d43bcbf9683c2a4"> 6619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDHUNLKIFG     (0x0018u)    </span><span class="comment">/* TDHUNLKIE Clock unlock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab82417b9889a42a761cd7f3c3b8ed66d"> 6622</a></span>&#160;<span class="preprocessor">#define TDxIV_TDxCCR1       (0x0002u)    </span><span class="comment">/* TDxCCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af26fc0f004f35849c6d9e6835c8ea061"> 6623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxCCR2       (0x0004u)    </span><span class="comment">/* TDxCCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa84bde6df228cc18e1913d464934a2af"> 6624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxCCR3       (0x0006u)    </span><span class="comment">/* TDxCCR3_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7cef45da5f1600fbc311aeb3676cf1f"> 6625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxCCR4       (0x0008u)    </span><span class="comment">/* TDxCCR4_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6100e938a3f595ae6c8580ad6f9e8ec6"> 6626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxCCR5       (0x000Au)    </span><span class="comment">/* TDxCCR5_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adba786ba8555796e7c2dc0f5da3996ed"> 6627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxCCR6       (0x000Cu)    </span><span class="comment">/* TDxCCR6_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a855bb459855d5baf983d8513360fe5eb"> 6628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDxIV_TDxIFG        (0x0010u)    </span><span class="comment">/* TDxIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="comment">/* TDxCTL0 Control Bits */</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad652251d7b195e889a7748a5a3655473"> 6631</a></span>&#160;<span class="preprocessor">#define TDCLGRP1            (0x4000u)  </span><span class="comment">/* Timer_D7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1c24db79a3577f4dfc5f1d9bf7d4716"> 6632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLGRP0            (0x2000u)  </span><span class="comment">/* Timer_D7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8"> 6633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL1               (0x1000u)  </span><span class="comment">/* Counter lenght 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252"> 6634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL0               (0x0800u)  </span><span class="comment">/* Counter lenght 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea3183ad249f82c3ed3d3f50d4d45166"> 6635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL1             (0x0200u)  </span><span class="comment">/* Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb44f0158bfc6021c8f564f1351d30da"> 6636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL0             (0x0100u)  </span><span class="comment">/* Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79e69b3482d48b0dcdc43d9e590501d6"> 6637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLR               (0x0004u)  </span><span class="comment">/* Timer_D7 counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73618255997df687ad76ccc600427af2"> 6638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIE                (0x0002u)  </span><span class="comment">/* Timer_D7 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb70281bceecbde0e5aa9c3a72f17399"> 6639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIFG               (0x0001u)  </span><span class="comment">/* Timer_D7 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3"> 6641</a></span>&#160;<span class="preprocessor">#define SHR1                (0x4000u)  </span><span class="comment">/* Timer_D7 Compare latch load group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0"> 6642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR0                (0x2000u)  </span><span class="comment">/* Timer_D7 Compare latch load group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0b89b1a3dff23e34586b8193e57f80a"> 6644</a></span>&#160;<span class="preprocessor">#define TDSSEL_0            (0*0x0100u)  </span><span class="comment">/* Clock Source: TDCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa12c8c3591c4405fbcf234edd5bc7619"> 6645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL_1            (1*0x0100u)  </span><span class="comment">/* Clock Source: ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9ea8ae9bfc8c1bcd6caf22b9c21f7c2"> 6646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL_2            (2*0x0100u)  </span><span class="comment">/* Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25c53353082fc9f4c9a070b4e9ddadde"> 6647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL_3            (3*0x0100u)  </span><span class="comment">/* Clock Source: INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43"> 6648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_0              (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e"> 6649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_1              (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44"> 6650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_2              (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc"> 6651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL_3              (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21"> 6652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_0               (0*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b"> 6653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_1               (1*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f"> 6654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_2               (2*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc"> 6655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SHR_3               (3*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09d0d18c3f18dee44bf6011792d70e4c"> 6656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLGRP_0           (0*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 0 - individually */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac79f216c4b21bac24949e1be52ed97b6"> 6657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLGRP_1           (1*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa04dca576c0d7b7d2d0d7ef7f914cf64"> 6658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLGRP_2           (2*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac681ca9ad97fb0d73236647c44f68689"> 6659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLGRP_3           (3*0x2000u)  </span><span class="comment">/* Timer_D7 Group: 3 - 1 group (all) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3378f54516bd3ddf394626792bb2892"> 6660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL__TACLK       (0*0x0100u)  </span><span class="comment">/* Timer_D7 clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60cc4dca1d50d022b79f1449e9b45cbb"> 6661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL__ACLK        (1*0x0100u)  </span><span class="comment">/* Timer_D7 clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad34207337055ebbb1834a2b88b033cf5"> 6662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL__SMCLK       (2*0x0100u)  </span><span class="comment">/* Timer_D7 clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a443f7061f85f241f9fd228ec7546960c"> 6663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDSSEL__INCLK       (3*0x0100u)  </span><span class="comment">/* Timer_D7 clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053"> 6664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__16            (0*0x0800u)  </span><span class="comment">/* Counter lenght: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406"> 6665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__12            (1*0x0800u)  </span><span class="comment">/* Counter lenght: 12 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd"> 6666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__10            (2*0x0800u)  </span><span class="comment">/* Counter lenght: 10 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c"> 6667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNTL__8             (3*0x0800u)  </span><span class="comment">/* Counter lenght:  8 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="comment">/* Additional Timer B Control Register bits are defined in Timer A */</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;</div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="comment">/* TDxCTL1 Control Bits */</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1c87c053a281d9c38f519fe927685fb"> 6672</a></span>&#160;<span class="preprocessor">#define TDCLKM0             (0x0001u)   </span><span class="comment">/* Timer_D7 Clocking Mode Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a410b1592bc911433d681f7dd13c80662"> 6673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM1             (0x0002u)   </span><span class="comment">/* Timer_D7 Clocking Mode Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a61cd108277b154cb20c28e5d134140"> 6674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TD2CMB              (0x0010u)   </span><span class="comment">/* Timer_D7 TD0CCR Combination in TD2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c01ce844f0948c07ea7a234367eb09d"> 6675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TD4CMB              (0x0020u)   </span><span class="comment">/* Timer_D7 TD0CCR Combination in TD4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a018d5cca97232bc6e7c96a35caeb332b"> 6676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TD6CMB              (0x0040u)   </span><span class="comment">/* Timer_D7 TD0CCR Combination in TD6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81c984502348a5f452ceadf77de27e1b"> 6677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX0             (0x0100u)   </span><span class="comment">/* Timer_D7 Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab309f203ffbf2aabf8c9ab9e5647aa6"> 6678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX1             (0x0200u)   </span><span class="comment">/* Timer_D7 Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32bca5da9b37ed507015e4c171f939fd"> 6679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX2             (0x0400u)   </span><span class="comment">/* Timer_D7 Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2495d16b4d5c0983a7fe836269b1551e"> 6681</a></span>&#160;<span class="preprocessor">#define TDCLKM_0            (0x0000u)   </span><span class="comment">/* Timer_D7 Clocking Mode: External */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4129ed0acb110400d1c0af529af40703"> 6682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM_1            (0x0001u)   </span><span class="comment">/* Timer_D7 Clocking Mode: High-Res. local clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c93c2fb8a0fd4083ba3e8d1fb8a13f0"> 6683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM_2            (0x0002u)   </span><span class="comment">/* Timer_D7 Clocking Mode: Aux Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad823c037669802fb3bf2a2ef758cca04"> 6684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM__EXT         (0x0000u)   </span><span class="comment">/* Timer_D7 Clocking Mode: External */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada2b999a889a144c7c43b7be136a5130"> 6685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM__HIGHRES     (0x0001u)   </span><span class="comment">/* Timer_D7 Clocking Mode: High-Res. local clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2a932787bed7072e4859ad64a33dcfb"> 6686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCLKM__AUX         (0x0002u)   </span><span class="comment">/* Timer_D7 Clocking Mode: Aux Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23a78e39895e166dc8cf16fd12d1a235"> 6688</a></span>&#160;<span class="preprocessor">#define TDIDEX_0            (0*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b27172949fab302ac635ef58e6c9bb0"> 6689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_1            (1*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa211a542bd8565168d241b249ea39d85"> 6690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_2            (2*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed9b1b64c4de496082bd4a5f45e054bd"> 6691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_3            (3*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68122998de84bffca047223419c825fe"> 6692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_4            (4*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b60cf782bbd7d4300f4151f9eae33f0"> 6693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_5            (5*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06110735b6f1d18156f1bb9c43217ba4"> 6694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_6            (6*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21f1e3480738b970be65c918f5e67adc"> 6695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX_7            (7*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7632d9463ba27751daadcc1eaa7b0f88"> 6696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__1           (0*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ac751e75051420f73a5bd7c78cc10a"> 6697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__2           (1*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac56a492dbb0f607b2456d4de59a43789"> 6698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__3           (2*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68606e3fd1f55157ba258f84525e6d31"> 6699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__4           (3*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe53ef02a452665ae22e74a1c8ac0b30"> 6700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__5           (4*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3db804a0def34a1f9e1596a2b965e69"> 6701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__6           (5*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a7cba3d80ed9de68235178bdf9e88d2"> 6702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__7           (6*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad34e500021427df4fdacbef856663fc1"> 6703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDIDEX__8           (7*0x0100u) </span><span class="comment">/* Timer0_D3 Input divider expansion : /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="comment">/* TDxCTL2 Control Bits */</span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10fa47b3d4d447a607e7d15ae8f3c0f2"> 6706</a></span>&#160;<span class="preprocessor">#define TDCAPM0             (0x0001u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abda833108047d0673bed178aec590283"> 6707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM1             (0x0002u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312952435f98f0f14a19b60f78523e28"> 6708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM2             (0x0004u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd1a26c53b22985c052abaf8fedf3605"> 6709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM3             (0x0008u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f78d300f732f933f78ffd708fad4738"> 6710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM4             (0x0010u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dc38f0836948da055a3de10be57d003"> 6711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM5             (0x0020u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5631385163f38867180e65a79d599b17"> 6712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDCAPM6             (0x0040u)   </span><span class="comment">/* Timer_D7 Capture Mode of Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="comment">/* TDxCCTLx Control Bits */</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5"> 6715</a></span>&#160;<span class="preprocessor">#define CLLD1               (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7"> 6716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD0               (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8"> 6718</a></span>&#160;<span class="preprocessor">#define SLSHR1              (0x0400u)  </span><span class="comment">/* Compare latch load source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3"> 6719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR0              (0x0200u)  </span><span class="comment">/* Compare latch load source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b"> 6721</a></span>&#160;<span class="preprocessor">#define SLSHR_0             (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b"> 6722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_1             (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TDR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717"> 6723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_2             (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea"> 6724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLSHR_3             (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1"> 6726</a></span>&#160;<span class="preprocessor">#define CLLD_0              (0*0x0200u) </span><span class="comment">/* Compare latch load sourec : 0 - immediate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4"> 6727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_1              (1*0x0200u) </span><span class="comment">/* Compare latch load sourec : 1 - TDR counts to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8"> 6728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_2              (2*0x0200u) </span><span class="comment">/* Compare latch load sourec : 2 - up/down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2"> 6729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLLD_3              (3*0x0200u) </span><span class="comment">/* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="comment">/* TDxHCTL0 Control Bits */</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cf017a4b85582d6415217bcf5cf0c48"> 6732</a></span>&#160;<span class="preprocessor">#define TDHEN               (0x0001u)   </span><span class="comment">/* Timer_D7 High-Resolution Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44e5f4ef50d8ede60f43b72ca9e11914"> 6733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHREGEN            (0x0002u)   </span><span class="comment">/* Timer_D7 High-Resolution Regulatied Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4354e20f0eae3fab4c8d4cba15f8ba26"> 6734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHEAEN             (0x0004u)   </span><span class="comment">/* Timer_D7 High-Resolution clock error accum. enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ec10d7b650ec1206d8a422cd54731ac"> 6735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHRON              (0x0008u)   </span><span class="comment">/* Timer_D7 High-Resolution Generator forced on*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79d4fce81e5812f4402282edc48a1068"> 6736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHM0               (0x0010u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult. Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebb11e5157cba1cf4d6472516aaa5229"> 6737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHM1               (0x0020u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult. Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff302d0a7db6b6e8285c7ba07f8773ed"> 6738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD0               (0x0040u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0e59070acded0f1c994ae82c8e349e6"> 6739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD1               (0x0080u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2cde32c2752598ad5f47291ccf90ce5a"> 6740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHFW               (0x0100u)   </span><span class="comment">/* Timer_D7 High-resolution generator fast wakeup enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f481a257ae9d84b7be33058895ef0ea"> 6742</a></span>&#160;<span class="preprocessor">#define TDHCALEN            TDHREGEN   </span><span class="comment">/* Timer_D7 Lagacy Definition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebcb5dbd56fd587ab456fa1773687379"> 6744</a></span>&#160;<span class="preprocessor">#define TDHM_0              (0x0000u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2720d94e36945f350a785fe3aa51cd8"> 6745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHM_1              (0x0010u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87e86cb4048dbeb35c8959bacc6a4dde"> 6746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHM__8             (0x0000u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bd3b26b633490c31b885d2ebb3a276e"> 6747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHM__16            (0x0010u)   </span><span class="comment">/* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af07cab82ee681d7643bab2d7e2018f4c"> 6748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD_0              (0x0000u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48302103629a0a6deec10969db6d566"> 6749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD_1              (0x0040u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2eb07a0bb32df6fe4f084d9869fe4fb1"> 6750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD_2              (0x0080u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91aa4a247bc7c8d9ae94528a9699c913"> 6751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD_3              (0x00C0u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a518a3cdecc019d2dcdc40018dcfe3a53"> 6752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD__1             (0x0000u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b8e2eaf64a000098b71d0ff7e77156e"> 6753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD__2             (0x0040u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd157ec1d4f90f625e787f1a2048ce20"> 6754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD__4             (0x0080u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefd6e3f7b2676b7ba325d0ecb87959a8"> 6755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHD__8             (0x00C0u)   </span><span class="comment">/* Timer_D7 High-Resolution clock divider: /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="comment">/* TDxHCTL1 Control Bits */</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a197d580e87c28b755de4e596718c04e6"> 6758</a></span>&#160;<span class="preprocessor">#define TDHCLKTRIM0         (0x0002u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e818c1224ab2bab9b10f78d08a434a8"> 6759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM1         (0x0004u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a973f891b933338c4c386da97c108f26b"> 6760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM2         (0x0008u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfdde319f64585b0466c0890f4fb1927"> 6761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM3         (0x0010u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8a634b60a4806728d98dacdae061cc9"> 6762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM4         (0x0020u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af12aa9edf491863933b5c8ce1e8b2cd5"> 6763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM5         (0x0040u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08011787eb9fb9983cd7188dbab165f5"> 6764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKTRIM6         (0x0080u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Trim Bit: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eefd11bdb83aedd54c5dc91940fecde"> 6765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKSR0           (0x0100u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Sub-Range Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe02bf96f4c320860e610346fa662695"> 6766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKSR1           (0x0200u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Sub-Range Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc68a8180408f39e31ead06c246daec5"> 6767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKSR2           (0x0400u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Sub-Range Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a423f43430d6f1fa2237bbf254a89b468"> 6768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKSR3           (0x0800u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Sub-Range Bit: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad96bae709a930804618fa4a9b24c4f8"> 6769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKSR4           (0x1000u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Sub-Range Bit: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc0a619557c302708f24ca4cc2a79c72"> 6770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKR0            (0x2000u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Range Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a791a3cd785af7112e1a33279f3dddb1b"> 6771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKR1            (0x4000u)   </span><span class="comment">/* Timer_D7 High-Resolution Clock Range Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f554087ab354ae65aca78ed5e52821"> 6772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHCLKCR            (0x8000u)   </span><span class="comment">/* Timer_D7 High-Resolution Coarse Clock Range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="comment">/* TDxHINT Control Bits */</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a764ad3fdb9b1f40bfca2491d24fd25a5"> 6775</a></span>&#160;<span class="preprocessor">#define TDHFLIFG            (0x0001u)   </span><span class="comment">/* Timer_D7 High-Res. fail low Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeec630e8c2e64abf2922952dcace346c"> 6776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHFHIFG            (0x0002u)   </span><span class="comment">/* Timer_D7 High-Res. fail high Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af25cdd1e0c7b88726e8c38dc5bacfac9"> 6777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHLKIFG            (0x0004u)   </span><span class="comment">/* Timer_D7 High-Res. frequency lock Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a922b0443c29e8d9a9ecd53b062dd8c64"> 6778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHUNLKIFG          (0x0008u)   </span><span class="comment">/* Timer_D7 High-Res. frequency unlock Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb38be00c66bda9db036d6dc905a7afd"> 6779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHFLIE             (0x0100u)   </span><span class="comment">/* Timer_D7 High-Res. fail low Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab87a05f16511a5997f114bc41ddf6b77"> 6780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHFHIE             (0x0200u)   </span><span class="comment">/* Timer_D7 High-Res. fail high Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11b94ab0af292a0069abef5d18a5a28f"> 6781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHLKIE             (0x0400u)   </span><span class="comment">/* Timer_D7 High-Res. frequency lock Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedd10da289be08b96d2885f77e3c3d16"> 6782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TDHUNLKIE           (0x0800u)   </span><span class="comment">/* Timer_D7 High-Res. frequency unlock Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc"> 6784</a></span>&#160;<span class="preprocessor">#define ID1                    (0x0080u)       </span><span class="comment">/* Timer D clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853"> 6785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                    (0x0040u)       </span><span class="comment">/* Timer D clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a"> 6786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                    (0x0020u)       </span><span class="comment">/* Timer D mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006"> 6787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                    (0x0010u)       </span><span class="comment">/* Timer D mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d"> 6788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer D mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62"> 6789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer D mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbce775909a378317f79785d08faed79"> 6790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer D mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e"> 6791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90"> 6792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer D mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57"> 6793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM1                    (0x8000u)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf"> 6794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                    (0x4000u)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc"> 6795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer D mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2"> 6796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer D mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710"> 6797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer D mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716"> 6798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer D mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5"> 6799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                    (0x0100u)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb"> 6800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                   (0x0010u)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c"> 6801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG                  (0x0001u)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2"> 6802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0                 (0*0x1000u)</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7"> 6803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1                 (1*0x1000u)</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23"> 6804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2                 (2*0x1000u)</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115"> 6805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3                 (3*0x1000u)</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81"> 6806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c"> 6807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750"> 6808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6"> 6809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae"> 6810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                    (0x0004u)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088"> 6811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65"> 6812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07"> 6813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549"> 6814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51"> 6815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3"> 6816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5"> 6817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4"> 6818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3"> 6819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                   (0x0400u)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c"> 6820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                    (0x0800u)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02"> 6821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                    (0x0008u)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5"> 6822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer D input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c"> 6823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer D input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2"> 6824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer D input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0"> 6825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer D input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af427c62226a83d08842f752d7a478394"> 6826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer D input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131"> 6827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer D input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5"> 6828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer D input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16"> 6829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer D input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="comment">* Timer Event Control 0</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TEV0__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4"> 6837</a></span>&#160;<span class="preprocessor">#define OFS_TEC0XCTL0         (0x0000u)  </span><span class="comment">/* Timer Event Control 0 External Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe0ca3d725f97db49a03a70c00eca76c"> 6838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL0_L        OFS_TEC0XCTL0</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a179fa9e677c2bafcb178f21d57664bbe"> 6839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL0_H        OFS_TEC0XCTL0+1</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16"> 6840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL1         (0x0002u)  </span><span class="comment">/* Timer Event Control 0 External Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaef3cbf0facbfb03155680c46023ce21"> 6841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL1_L        OFS_TEC0XCTL1</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eb62519c275ae8890bff1e4bd140420"> 6842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL1_H        OFS_TEC0XCTL1+1</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386"> 6843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL2         (0x0004u)  </span><span class="comment">/* Timer Event Control 0 External Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89eb9ef82da5a42b359a397027a76690"> 6844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL2_L        OFS_TEC0XCTL2</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3be4c92a45c39e7da9af178bfe3ce12a"> 6845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XCTL2_H        OFS_TEC0XCTL2+1</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6"> 6846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0STA           (0x0006u)  </span><span class="comment">/* Timer Event Control 0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab8ed7b831adba4cce231b4f1ce97f9d"> 6847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0STA_L          OFS_TEC0STA</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c1ade7074cda16a9cede90c3430e29b"> 6848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0STA_H          OFS_TEC0STA+1</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282"> 6849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XINT          (0x0008u)  </span><span class="comment">/* Timer Event Control 0 External Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09561874fa6deab39bb28e1f678d36d6"> 6850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XINT_L         OFS_TEC0XINT</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282906a54ccc16cdf2118372458794a4"> 6851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0XINT_H         OFS_TEC0XINT+1</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8"> 6852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0IV            (0x000Au)  </span><span class="comment">/* Timer Event Control 0 Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e967fa420f8f6c7b199897baee9fd08"> 6853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0IV_L           OFS_TEC0IV</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6c9a808c95e2874de052cb4aa7c0896"> 6854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TEC0IV_H           OFS_TEC0IV+1</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">/* TECxXCTL0 Control Bits */</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26031ac0cf3376b7bda57317c6089e6a"> 6857</a></span>&#160;<span class="preprocessor">#define TECXFLTHLD0         (0x0001u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18220c3ac6b90d42fb3ca85de703eb96"> 6858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD1         (0x0002u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8b3c20c489ef68e954fe642546a9490"> 6859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD2         (0x0004u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c8a914d76d8da016d046b1226177152"> 6860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD3         (0x0008u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d31d8c0b3b04db1988d157b0330ec73"> 6861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD4         (0x0010u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3106e83a380aff9c2a470b712b3c0f46"> 6862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD5         (0x0020u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61c2ade8a2a99647bc34ccc517719ceb"> 6863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD6         (0x0040u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adaef1030e56ae9ec40bbee58d658f349"> 6864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN0          (0x0100u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e4820716f57aef63e728bfdafdac48"> 6865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN1          (0x0200u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3e10ae571c0a2bc6f9c980b1e5bfca5"> 6866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN2          (0x0400u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c71d1d43fd47009f935c7e387580935"> 6867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN3          (0x0800u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfb8a697055d581884eb0944ac3d7e13"> 6868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN4          (0x1000u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29924a0e770516b7370dfb925653f7bc"> 6869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN5          (0x2000u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4946ec233ca25c7e8df493fbb8f713b"> 6870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN6          (0x4000u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="comment">/* TECxXCTL0 Control Bits */</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ee673aa39c07bf31151ac2fff06cd8"> 6873</a></span>&#160;<span class="preprocessor">#define TECXFLTHLD0_L       (0x0001u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d7ffaaebcdc3eb17846abf287a2c454"> 6874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD1_L       (0x0002u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa63c40b03a872daeb9ede4fa1823c268"> 6875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD2_L       (0x0004u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad1b253a60af1395593eada323425a2"> 6876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD3_L       (0x0008u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a6ae1087636400635c4ee8198e3ba2d"> 6877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD4_L       (0x0010u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b8734bca470a02626e9eb0716821e4a"> 6878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD5_L       (0x0020u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54dc53dec1aaf21fb0ab260d35ab77c0"> 6879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTHLD6_L       (0x0040u)  </span><span class="comment">/* TEV Ext. fault signal hold for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="comment">/* TECxXCTL0 Control Bits */</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2677c8bd7a14313c396faf2e606f3247"> 6882</a></span>&#160;<span class="preprocessor">#define TECXFLTEN0_H        (0x0001u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a326cd8e8d2819a307557c6b28148acc1"> 6883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN1_H        (0x0002u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7231d5021607f67ce7e0f255cf8a04d"> 6884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN2_H        (0x0004u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab78e344da63c02b76623ec94ed8592c6"> 6885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN3_H        (0x0008u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a660eb3a16cd7bdefcabc1fa9692c528f"> 6886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN4_H        (0x0010u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac91e9ba136c3ffcca93a2e01ad1e99ae"> 6887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN5_H        (0x0020u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17dbd0ee1bca6a399978cf0924cc8656"> 6888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTEN6_H        (0x0040u)  </span><span class="comment">/* TEV Ext. fault signal enable for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment">/* TECxXCTL1 Control Bits */</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1db0c7e092e87cd938dcb1c6d52f1db4"> 6891</a></span>&#160;<span class="preprocessor">#define TECXFLTPOL0         (0x0001u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1ac0153e1183af32e39716ff5aaae90"> 6892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL1         (0x0002u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf94dc75a553d78d30c9406c3bc7ed3e"> 6893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL2         (0x0004u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af83df31df8613484d1cfb2d70948b060"> 6894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL3         (0x0008u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30db6049c77bda247216171888a86e99"> 6895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL4         (0x0010u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a453e5a96d3e1cc6d801c1fdb67aae55a"> 6896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL5         (0x0020u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b98f38717e6731683c92e9cb8cfcc48"> 6897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL6         (0x0040u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5820aa942b49c9a9ff0e44900154b46"> 6898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS0         (0x0100u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad02cccf3126d02e6e80722d57f6ca2a0"> 6899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS1         (0x0200u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ed074c1649d28aab692683c3e96d22f"> 6900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS2         (0x0400u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb9c879b3c532cbb4904ecd421b3238"> 6901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS3         (0x0800u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab89b039f1f5b05d7c1c5fd0e05c5577a"> 6902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS4         (0x1000u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cbaa678d983150227a80de03f824127"> 6903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS5         (0x2000u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a07d31995c8e8b08981565102fe493b"> 6904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS6         (0x4000u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="comment">/* TECxXCTL1 Control Bits */</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c27613d263ab0d52f8a278a8ed82cd4"> 6907</a></span>&#160;<span class="preprocessor">#define TECXFLTPOL0_L       (0x0001u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31c71dd01aded4c2cb9da8b1490f8a70"> 6908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL1_L       (0x0002u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f431d62cb2c0d116894e30f980e1d8c"> 6909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL2_L       (0x0004u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9aef7cf4da7ddb865bf65311499d1bc"> 6910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL3_L       (0x0008u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a567d8c1993691d65987260101f69d474"> 6911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL4_L       (0x0010u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbb48e6754d364510f902f4483e2f78d"> 6912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL5_L       (0x0020u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fb882736caacb87911d485c9d46aa84"> 6913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTPOL6_L       (0x0040u)  </span><span class="comment">/* TEV Polarity Bit of ext. fault 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">/* TECxXCTL1 Control Bits */</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c81142a91468abb5d46e377dca47fe3"> 6916</a></span>&#160;<span class="preprocessor">#define TECXFLTLVS0_H       (0x0001u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bceecbd7c12b3df7e5263c5c3d3dd07"> 6917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS1_H       (0x0002u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb427b8519baa0b1f88d1b2e64544939"> 6918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS2_H       (0x0004u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa25558d3c48e5ee94645d159b934eed0"> 6919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS3_H       (0x0008u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65b9cec02a4fc90e28eb8d1f8959a0d0"> 6920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS4_H       (0x0010u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8391a524599b0337f996bb9f48f0652"> 6921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS5_H       (0x0020u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af74ad535a24d5097708b4b649f5e127e"> 6922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTLVS6_H       (0x0040u)  </span><span class="comment">/* TEV Signal Type of Ext. fault 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">/* TECxXCTL2 Control Bits */</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaed08dc1618044e74ef152c0b4321be7"> 6925</a></span>&#160;<span class="preprocessor">#define TECCLKSEL0          (0x0001u)  </span><span class="comment">/* TEV Aux. Clock Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af99da8e5fb786c5816c5572298cb4f9e"> 6926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECCLKSEL1          (0x0002u)  </span><span class="comment">/* TEV Aux. Clock Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1cf8106cee4cb140fb67695b414eaa1"> 6927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECAXCLREN          (0x0004u)  </span><span class="comment">/* TEV Auxilary clear signal control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae005b2da1da5cb6b81ac952e0d1da1d4"> 6928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLREN          (0x0008u)  </span><span class="comment">/* TEV Ext. clear signal control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0a3b5a885d8dbcb4d94dcd82a0e2c26"> 6929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRHLD         (0x0010u)  </span><span class="comment">/* TEV External clear signal hold bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeee5d02aba1f5a20e05a03dd38b6805"> 6930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRPOL         (0x0020u)  </span><span class="comment">/* TEV Polarity Bit of ext. clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25b9324a8642979a9ce326cf75c3198c"> 6931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRLVS         (0x0040u)  </span><span class="comment">/* TEV Signal Type of Ext. clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment">/* TECxXCTL2 Control Bits */</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e7a147a50a20f3217d9080aa27f8a09"> 6934</a></span>&#160;<span class="preprocessor">#define TECCLKSEL0_L        (0x0001u)  </span><span class="comment">/* TEV Aux. Clock Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1add748a4df9749cc4a91841fac97491"> 6935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECCLKSEL1_L        (0x0002u)  </span><span class="comment">/* TEV Aux. Clock Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d345784e36015c5b5af13c1934266a0"> 6936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECAXCLREN_L        (0x0004u)  </span><span class="comment">/* TEV Auxilary clear signal control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03b6b3f47c2c1eca84fe1b9810b7718d"> 6937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLREN_L        (0x0008u)  </span><span class="comment">/* TEV Ext. clear signal control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adca9cdd520fa6543b670c90187bd5750"> 6938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRHLD_L       (0x0010u)  </span><span class="comment">/* TEV External clear signal hold bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09838b25afba76337bc05d68021338b8"> 6939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRPOL_L       (0x0020u)  </span><span class="comment">/* TEV Polarity Bit of ext. clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0154e3dd2e874d750ca423e066e46b1e"> 6940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRLVS_L       (0x0040u)  </span><span class="comment">/* TEV Signal Type of Ext. clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8329374208421a1fd7e661ca852959c5"> 6942</a></span>&#160;<span class="preprocessor">#define TECCLKSEL_0         (0x0000u)  </span><span class="comment">/* TEV Aux. Clock Select: CLK0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a998513808b09c4def554ba6ba51825cc"> 6943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECCLKSEL_1         (0x0001u)  </span><span class="comment">/* TEV Aux. Clock Select: CLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9014e3a0b20c0d2834d67b07523940a"> 6944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECCLKSEL_2         (0x0002u)  </span><span class="comment">/* TEV Aux. Clock Select: CLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af779a57a3d3ea4358d12d4aa7e9e3fab"> 6945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECCLKSEL_3         (0x0003u)  </span><span class="comment">/* TEV Aux. Clock Select: CLK3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="comment">/* TECxSTA Control Bits */</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f318a74db045556f7935d0e710f7f5"> 6948</a></span>&#160;<span class="preprocessor">#define TECXFLT0STA         (0x0001u)  </span><span class="comment">/* TEV External fault status flag for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae17578193ebbebca6378371a84282a9a"> 6949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT1STA         (0x0002u)  </span><span class="comment">/* TEV External fault status flag for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59050fe344cb81f0bcfdace46253f14a"> 6950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT2STA         (0x0004u)  </span><span class="comment">/* TEV External fault status flag for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e413c6e04b4326ffffa9ffabfab6de7"> 6951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT3STA         (0x0008u)  </span><span class="comment">/* TEV External fault status flag for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022aea15aefa08c86c78b3aaa7bafd6b"> 6952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT4STA         (0x0010u)  </span><span class="comment">/* TEV External fault status flag for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86cd073e281d8102f78390f5c046a28f"> 6953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT5STA         (0x0020u)  </span><span class="comment">/* TEV External fault status flag for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0c646b9bfed3961d905181632162875"> 6954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT6STA         (0x0040u)  </span><span class="comment">/* TEV External fault status flag for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f55b9f6aa9fee891da1ea7848b4c80d"> 6955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXCLRSTA          (0x0100u)  </span><span class="comment">/* TEC External clear status flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">/* TECxSTA Control Bits */</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefc20e325db85c4d91b75e6e7b26cee6"> 6958</a></span>&#160;<span class="preprocessor">#define TECXFLT0STA_L       (0x0001u)  </span><span class="comment">/* TEV External fault status flag for CE0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8c9b03dbd46a7840e892e1fca7e653b"> 6959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT1STA_L       (0x0002u)  </span><span class="comment">/* TEV External fault status flag for CE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a782ddfb6c3789432a57f8afa976cace0"> 6960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT2STA_L       (0x0004u)  </span><span class="comment">/* TEV External fault status flag for CE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2eb62d837d9e2792ac3f104bd1fa2f"> 6961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT3STA_L       (0x0008u)  </span><span class="comment">/* TEV External fault status flag for CE3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae298ba61c6b2394aac9c0b76166c87c5"> 6962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT4STA_L       (0x0010u)  </span><span class="comment">/* TEV External fault status flag for CE4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a666b5ea0716fa7c9394c78ee45dc73a5"> 6963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT5STA_L       (0x0020u)  </span><span class="comment">/* TEV External fault status flag for CE5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6afe00bdf1a57b0a3ddea133bd6592f5"> 6964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLT6STA_L       (0x0040u)  </span><span class="comment">/* TEV External fault status flag for CE6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="comment">/* TECxSTA Control Bits */</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c87d32559620e407d9c2cc263bd6cbd"> 6967</a></span>&#160;<span class="preprocessor">#define TECXCLRSTA_H        (0x0001u)  </span><span class="comment">/* TEC External clear status flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="comment">/* TECxXINT Control Bits */</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a33747e893242b74448c6c591264c5a"> 6970</a></span>&#160;<span class="preprocessor">#define TECAXCLRIFG         (0x0001u)   </span><span class="comment">/* TEC Aux. Clear Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fe065d8b52a58210eb20a9c63e962f2"> 6971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRIFG         (0x0002u)   </span><span class="comment">/* TEC External Clear Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40405bcb958dd985bd42b19726af3a61"> 6972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTIFG          (0x0004u)   </span><span class="comment">/* TEC External Fault Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31b8a6ecb231511fba10f639317d220a"> 6973</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECAXCLRIE          (0x0100u)   </span><span class="comment">/* TEC Aux. Clear Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a451b18b6693bb2b7b6077a18ae3226c5"> 6974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRIE          (0x0200u)   </span><span class="comment">/* TEC External Clear Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a469aed70e1c396eaadb8cb179f03a217"> 6975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTIE           (0x0400u)   </span><span class="comment">/* TEC External Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="comment">/* TECxXINT Control Bits */</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27aebb4634cf0cb2134b4940665c8ea5"> 6978</a></span>&#160;<span class="preprocessor">#define TECAXCLRIFG_L       (0x0001u)   </span><span class="comment">/* TEC Aux. Clear Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefe26e69c29076080b25ef1bf293004a"> 6979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRIFG_L       (0x0002u)   </span><span class="comment">/* TEC External Clear Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af964982968905633af649c3b7dd5c0af"> 6980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTIFG_L        (0x0004u)   </span><span class="comment">/* TEC External Fault Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="comment">/* TECxXINT Control Bits */</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb454572da2265bf987e3115463f929"> 6983</a></span>&#160;<span class="preprocessor">#define TECAXCLRIE_H        (0x0001u)   </span><span class="comment">/* TEC Aux. Clear Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79595cdaff6f636f5c2b59a52a998f9b"> 6984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECEXCLRIE_H        (0x0002u)   </span><span class="comment">/* TEC External Clear Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3319db7d62af7e50d509e83e046b23f0"> 6985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECXFLTIE_H         (0x0004u)   </span><span class="comment">/* TEC External Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="comment">/* TEC0IV Definitions */</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecce3f419b3092cc6ee63ab48216f3ff"> 6988</a></span>&#160;<span class="preprocessor">#define TEC0IV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca5f65f46cf88c7469f19b87d66b47d9"> 6989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEC0IV_TECXFLTIFG   (0x0002u)    </span><span class="comment">/* TEC0XFLTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac01704c748874e546f9bd68473beeac9"> 6990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEC0IV_TECEXCLRIFG  (0x0004u)    </span><span class="comment">/* TEC0EXCLRIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a156903fcf61232ebe1eaaf16838fb284"> 6991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TEC0IV_TECAXCLRIFG  (0x0006u)    </span><span class="comment">/* TEC0AXCLRIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="comment">* Timer Event Control x</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_TEVx__             </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define OFS_TECxXCTL0         (0x0000u)  </span><span class="comment">/* Timer Event Control x External Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL0_L        OFS_TECxXCTL0</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL0_H        OFS_TECxXCTL0+1</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL1         (0x0002u)  </span><span class="comment">/* Timer Event Control x External Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL1_L        OFS_TECxXCTL1</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL1_H        OFS_TECxXCTL1+1</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL2         (0x0004u)  </span><span class="comment">/* Timer Event Control x External Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL2_L        OFS_TECxXCTL2</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXCTL2_H        OFS_TECxXCTL2+1</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxSTA           (0x0006u)  </span><span class="comment">/* Timer Event Control x Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxSTA_L          OFS_TECxSTA</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxSTA_H          OFS_TECxSTA+1</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXINT          (0x0008u)  </span><span class="comment">/* Timer Event Control x External Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXINT_L         OFS_TECxXINT</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxXINT_H         OFS_TECxXINT+1</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxIV            (0x000Au)  </span><span class="comment">/* Timer Event Control x Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxIV_L           OFS_TECxIV</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_TECxIV_H           OFS_TECxIV+1</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="comment">/* TECIV Definitions */</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define TECxIV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECxIV_TECXFLTIFG   (0x0002u)    </span><span class="comment">/* TECxXFLTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECxIV_TECEXCLRIFG  (0x0004u)    </span><span class="comment">/* TECxEXCLRIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TECxIV_TECAXCLRIFG  (0x0006u)    </span><span class="comment">/* TECxAXCLRIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;</div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="comment">* UNIFIED CLOCK SYSTEM</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_UCS__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517"> 7032</a></span>&#160;<span class="preprocessor">#define OFS_UCSCTL0           (0x0000u)  </span><span class="comment">/* UCS Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49bfabd4368bd12817bee76bcbd79360"> 7033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL0_L          OFS_UCSCTL0</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3aaf81976ef6396b4ad3a65b383b616"> 7034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL0_H          OFS_UCSCTL0+1</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e"> 7035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1           (0x0002u)  </span><span class="comment">/* UCS Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbf031d97a4bb0d3e74f53da06455174"> 7036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1_L          OFS_UCSCTL1</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4abc47222f252de22189f2378d0881f"> 7037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1_H          OFS_UCSCTL1+1</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60"> 7038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2           (0x0004u)  </span><span class="comment">/* UCS Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4e0afc9af1a73e073fd2c30002af015"> 7039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2_L          OFS_UCSCTL2</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3934e59daa26c991c94363cc6a0ce234"> 7040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2_H          OFS_UCSCTL2+1</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8"> 7041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3           (0x0006u)  </span><span class="comment">/* UCS Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5075635993f9baf37c5874f0feab48e4"> 7042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3_L          OFS_UCSCTL3</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a921766cdc57f7e591d14ffecab6249fa"> 7043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3_H          OFS_UCSCTL3+1</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857"> 7044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4           (0x0008u)  </span><span class="comment">/* UCS Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9cf71ad6ca07346be21e3909ba2afb6"> 7045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4_L          OFS_UCSCTL4</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0ee62047779ba3bd11ac8fa136a2ae4"> 7046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4_H          OFS_UCSCTL4+1</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b"> 7047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5           (0x000Au)  </span><span class="comment">/* UCS Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0ae8d827fd28cb3f375cbe879830498"> 7048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5_L          OFS_UCSCTL5</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b38a77b2c59eb5b74ca5e0ad934d8ad"> 7049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5_H          OFS_UCSCTL5+1</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175"> 7050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6           (0x000Cu)  </span><span class="comment">/* UCS Control Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c4891b5d0fbf1aa468ca81e41e31037"> 7051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6_L          OFS_UCSCTL6</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0614f8468539686f912f986d4cbdd3d"> 7052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6_H          OFS_UCSCTL6+1</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35"> 7053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7           (0x000Eu)  </span><span class="comment">/* UCS Control Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1238a4bcd6a6312dc65d6d84342164f2"> 7054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7_L          OFS_UCSCTL7</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a838cbd423e22bae29ea7baba2a229a6e"> 7055</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7_H          OFS_UCSCTL7+1</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d"> 7056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8           (0x0010u)  </span><span class="comment">/* UCS Control Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d5b47f5456f3ce97529e2fe47c82868"> 7057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8_L          OFS_UCSCTL8</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a893e399eb3e79b89cd94885881e7e2a2"> 7058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8_H          OFS_UCSCTL8+1</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6841fd8ebf7a101e19770ce291d29c6"> 7064</a></span>&#160;<span class="preprocessor">#define MOD0                (0x0008u)    </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a131b8ec0eafe940883a970ec3dd858f8"> 7065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD1                (0x0010u)    </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a073641ab15479d8a7c1ee16a3c394026"> 7066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD2                (0x0020u)    </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a658a9b8b2571f02b378c843bd8d6f974"> 7067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD3                (0x0040u)    </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad56ff58c02d22dac36a4c6f0ed657294"> 7068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD4                (0x0080u)    </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af33b2cac857379362f8b4fbef18ff2f1"> 7069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO0                (0x0100u)    </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76b93b1478111cd8d61037f08fd58399"> 7070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO1                (0x0200u)    </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61ab4cfee86ead437724cd439b2dff63"> 7071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO2                (0x0400u)    </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a474b9e10a36defcdb96ea80572fc05ec"> 7072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO3                (0x0800u)    </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e6224a319b75b29d2767199a5b42611"> 7073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO4                (0x1000u)    </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;</div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc2e36c50f4ab3cbb9151126f5b48b82"> 7082</a></span>&#160;<span class="preprocessor">#define MOD0_L              (0x0008u)    </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a144ef178c3358e23773c3647eab88297"> 7083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD1_L              (0x0010u)    </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddc436811ff85026e8bf332fb1f8891"> 7084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD2_L              (0x0020u)    </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a768ff84c752d9b3ec6a24d914a6210d1"> 7085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD3_L              (0x0040u)    </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac653f286d287dbcbec466d1c2a64c63f"> 7086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD4_L              (0x0080u)    </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;</div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a200fea723ed61c43bb8c79fde77b4b22"> 7095</a></span>&#160;<span class="preprocessor">#define DCO0_H              (0x0001u)    </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02240873bd83279a28188482c2e03862"> 7096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO1_H              (0x0002u)    </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55e4bd02037e8340ebf6b7010d0b784c"> 7097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO2_H              (0x0004u)    </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81f9044fed2703dbe9c64766ace455e8"> 7098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO3_H              (0x0008u)    </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5ad0b74e20625f4a1586259744b7e83"> 7099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO4_H              (0x0010u)    </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;</div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe588aa78592d650bdd500d5f595f35e"> 7105</a></span>&#160;<span class="preprocessor">#define DISMOD              (0x0001u)    </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd76f2787c12440efe969c58c34ff6fb"> 7109</a></span>&#160;<span class="preprocessor">#define DCORSEL0            (0x0010u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae13aa29a685cf337f5bfd541741345a3"> 7110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL1            (0x0020u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5447bb30fb3ade5ab68f2af6294cc10d"> 7111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL2            (0x0040u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;</div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a015397da65926ba20311aede464b8f"> 7123</a></span>&#160;<span class="preprocessor">#define DISMOD_L            (0x0001u)    </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa013e3e90572a0be0922d7231847b2f1"> 7127</a></span>&#160;<span class="preprocessor">#define DCORSEL0_L          (0x0010u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61f4e54d89e6ed2daad21c47490b6535"> 7128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL1_L          (0x0020u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678bc564a1b6b61b7df56cb2a5ecb1d8"> 7129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL2_L          (0x0040u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;</div>
<div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad39b3e0efab0a6de012f7135f20d82e5"> 7140</a></span>&#160;<span class="preprocessor">#define DCORSEL_0           (0x0000u)    </span><span class="comment">/* DCO RSEL 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0954ee50a12fc6bb455478c5c6737538"> 7141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_1           (0x0010u)    </span><span class="comment">/* DCO RSEL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea8369c4d72a447c6f942395e9406e16"> 7142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_2           (0x0020u)    </span><span class="comment">/* DCO RSEL 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e4a232d5e2644cd265f9544d5201f8b"> 7143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_3           (0x0030u)    </span><span class="comment">/* DCO RSEL 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c0b79c0f9614da8ca208ae40f4e497a"> 7144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_4           (0x0040u)    </span><span class="comment">/* DCO RSEL 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad88f4de36a586549bb0bf82a4a40b4de"> 7145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_5           (0x0050u)    </span><span class="comment">/* DCO RSEL 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a781bb88197645c64ca220b7055ca9d63"> 7146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_6           (0x0060u)    </span><span class="comment">/* DCO RSEL 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c136c86c8f263de6df998230e5b3bb3"> 7147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_7           (0x0070u)    </span><span class="comment">/* DCO RSEL 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83f8a7563be90f026d75477b2a85a83f"> 7150</a></span>&#160;<span class="preprocessor">#define FLLN0               (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafc9c1ae2216e69da4d99b28fc488b70"> 7151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN1               (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef1d62fb7690a2b32e14f8d2ea686d6a"> 7152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN2               (0x0004u)    </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6fdd2810b8c154408279a19c9e1221b"> 7153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN3               (0x0008u)    </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbc8e0eb51d3f0c1e921b00e19f91e21"> 7154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN4               (0x0010u)    </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c31084070e068eae7ea991f25b80a7b"> 7155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN5               (0x0020u)    </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80fc11af38a090755b1f4d8ad61a5830"> 7156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN6               (0x0040u)    </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad48321b0df97e4f6aa210771a329d541"> 7157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN7               (0x0080u)    </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a053959ae5c821266187a8d6bae72fd27"> 7158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN8               (0x0100u)    </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8808d58e5b1b74dc391af2508165d21"> 7159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN9               (0x0200u)    </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59e7059b414afe00219cce3f48411a16"> 7162</a></span>&#160;<span class="preprocessor">#define FLLD0               (0x1000u)    </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a46178ff18e1f41296f762787a41b04"> 7163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD1               (0x2000u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb1dd1799c4fcece2fca8ec058e4011c"> 7164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD2               (0x4000u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;</div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac53c3852ddc7bd6d235fd63339395999"> 7168</a></span>&#160;<span class="preprocessor">#define FLLN0_L             (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a989e79e481f68f90fea9e854e67fe041"> 7169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN1_L             (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab89fb942c466eaa20231f6e45d5678ba"> 7170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN2_L             (0x0004u)    </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7917ee327a1d6cee494539de54a909af"> 7171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN3_L             (0x0008u)    </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d04af3aa8572acb4e868855e141a1b0"> 7172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN4_L             (0x0010u)    </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adabe4ca9abc38f9ce8b7475047ad8fae"> 7173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN5_L             (0x0020u)    </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1218a65cf206fdcab924f1e92cf6970"> 7174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN6_L             (0x0040u)    </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cc8e5845c92ce5b9d13369bd363f47"> 7175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN7_L             (0x0080u)    </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;</div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4c9a9b0e915edc9db0be020a3487101"> 7181</a></span>&#160;<span class="preprocessor">#define FLLN8_H             (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabc706ad46d95e2c0c28a0c471155a6f"> 7182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN9_H             (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a732197425a59036e2cf3e8dfce4f1a75"> 7185</a></span>&#160;<span class="preprocessor">#define FLLD0_H             (0x0010u)    </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5204b74994c52be76fc0196deaf55605"> 7186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD1_H             (0x0020u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1815f901bc632e18fde84033192e51b"> 7187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD2_H             (0x0040u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;</div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba0723b9ead8e26b058f5d76a98b6b6c"> 7190</a></span>&#160;<span class="preprocessor">#define FLLD_0             (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf33051f92c91d200055896dedb081b8"> 7191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_1             (0x1000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46e86b1c895620b9af8e8c97c682a9b5"> 7192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_2             (0x2000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa39f27ca2827c57b192416a46934322a"> 7193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_3             (0x3000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a45468931b548591bb00ab97ddf6d18b8"> 7194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_4             (0x4000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d870b42e3d902db15e50303e587e4ea"> 7195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_5             (0x5000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b638028f3e3de275665606f1ad1483"> 7196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_6             (0x6000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fb677769ec8963d83d21a16b90bb7a3"> 7197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_7             (0x7000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf07dfb8409fc019008208a9d5379d40"> 7198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__1            (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add35074092e3d763be61638076835d0e"> 7199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__2            (0x1000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05cfae6fab58e8107668acd26515efe3"> 7200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__4            (0x2000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63ea08e013e6c670a5c796e6fbd8a68"> 7201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__8            (0x3000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97e4fa65cc7a773fcd497fbadaae4ffa"> 7202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__16           (0x4000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a45a756ff34963db724bf4c169dfcb8fe"> 7203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__32           (0x5000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d66cd6257a615999b7975596c210550"> 7206</a></span>&#160;<span class="preprocessor">#define FLLREFDIV0          (0x0001u)    </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65c5a8933978b3d0de5b49b1ddbb3d0e"> 7207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV1          (0x0002u)    </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6af74c053a8dbda4419c050fcb1f5a7b"> 7208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV2          (0x0004u)    </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e412fd826ca2984fcb6af440b54f2d2"> 7210</a></span>&#160;<span class="preprocessor">#define SELREF0             (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60eac77f2edffb23f1d624694a506ac9"> 7211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF1             (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb8555b8714c58b08e43d315ddd665ca"> 7212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF2             (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;</div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b215105451e86d52488e4ab52b1f7a1"> 7224</a></span>&#160;<span class="preprocessor">#define FLLREFDIV0_L        (0x0001u)    </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae018b834bd2b9214457ff2a6f49ca03e"> 7225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV1_L        (0x0002u)    </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec97664ef48050aeb4352d13cfa5bb87"> 7226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV2_L        (0x0004u)    </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1db9c55acf506b89a7d4283d5b073e7"> 7228</a></span>&#160;<span class="preprocessor">#define SELREF0_L           (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0192c2921bb31eac0fcfb393a215d7f"> 7229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF1_L           (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee6c396a2b6d62fc390396361be9662c"> 7230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF2_L           (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;</div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4032478a6d1e87dd15b2bfdb501f155b"> 7241</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_0         (0x0000u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726fa42660635d5f56d8f5be3a92761b"> 7242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_1         (0x0001u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5893696516ff9541e2c23221a0c7218a"> 7243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_2         (0x0002u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0601e2f96c096f24c4cc6f04425c7a38"> 7244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_3         (0x0003u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5293d464d8ade04d68d974237cf34434"> 7245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_4         (0x0004u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aada4a522a1113850fbc1cb7e5cb4cff7"> 7246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_5         (0x0005u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a584fdb3a68d62b2465146ea8136eda11"> 7247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_6         (0x0006u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9be532769322274e6040deb49591cb6c"> 7248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_7         (0x0007u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a243b209a0a195d6db3ecdca31dfe108c"> 7249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__1        (0x0000u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19f99cc78d57fefc56d1d2c802b8993c"> 7250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__2        (0x0001u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7acdc776cbdb93ba57a514b7fccc543f"> 7251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__4        (0x0002u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece976bdc3e417d3088f157da59deb08"> 7252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__8        (0x0003u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add13ccb0d568217b5b885b051cc7488f"> 7253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__12       (0x0004u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a281d2eaf56c89b8ae9daeafd2adc62e9"> 7254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__16       (0x0005u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af28a9eaf0ef2cf6fe4fa5286082416b1"> 7255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_0            (0x0000u)    </span><span class="comment">/* FLL Reference Clock Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a995052d95cbed48428fb3baf30d355e7"> 7256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_1            (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f37126bb67be554dacdaf0d76e98df1"> 7257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_2            (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e526a63f06919415e6a46bf84694732"> 7258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_3            (0x0030u)    </span><span class="comment">/* FLL Reference Clock Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada661dd9da7ece003814badfc0dd423a"> 7259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_4            (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a018630c1fc25c4788fcdf547b10f3758"> 7260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_5            (0x0050u)    </span><span class="comment">/* FLL Reference Clock Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f7636d0a3feffa6ef892961d7914d5a"> 7261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_6            (0x0060u)    </span><span class="comment">/* FLL Reference Clock Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa49ea833c16ad7b79dd98a4f0484d653"> 7262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_7            (0x0070u)    </span><span class="comment">/* FLL Reference Clock Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23efe8df30c23012fc0693861f5945e5"> 7263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__XT1CLK      (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac99d34a443aea2a8051ca5977345cf1"> 7264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__REFOCLK     (0x0020u)    </span><span class="comment">/* Multiply Selected Loop Freq. By REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c041fc623aa8235020736653e196c68"> 7265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__XT2CLK      (0x0050u)    </span><span class="comment">/* Multiply Selected Loop Freq. By XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35cb08212563812ca8386ee526f9a2a2"> 7268</a></span>&#160;<span class="preprocessor">#define SELM0               (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac91d3ee86da4604d663ae790f3333e41"> 7269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1               (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13a7ace2e4f14d1a9b164f21d77e52e5"> 7270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2               (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaeacb2eadaad86ed2fee753a620bd8bb"> 7272</a></span>&#160;<span class="preprocessor">#define SELS0               (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84e656bca52912002576313f518a6c1f"> 7273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1               (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4b73fb14580542bcb8e1b694d1e0925"> 7274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2               (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd284a95d7ce994136923ad4db5317ea"> 7276</a></span>&#160;<span class="preprocessor">#define SELA0               (0x0100u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d3f71c29b191c717d8bbabb68b8de6c"> 7277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1               (0x0200u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa280edabb59584941f1d0f96926ab90"> 7278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2               (0x0400u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;</div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c2abdc197c8ab2750ad968c96133b41"> 7286</a></span>&#160;<span class="preprocessor">#define SELM0_L             (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0ed85629be6a12c0119836b9ce13ac4"> 7287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1_L             (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa779ae7ab1da1873e3d559602c5bbaaf"> 7288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2_L             (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e4e05f5cd8d2c6c60adfae10d5420de"> 7290</a></span>&#160;<span class="preprocessor">#define SELS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86e80d7f43822aa425075302e39b8465"> 7291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63cd0c47644d7a6a7f298c6f20b61f60"> 7292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;</div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a096165f8f06bf6aacf37591ffe895c96"> 7303</a></span>&#160;<span class="preprocessor">#define SELA0_H             (0x0001u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a853470f403ddf294d2209d826bf0c21e"> 7304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1_H             (0x0002u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff68cb964e6eebb2a70359bd24eab31d"> 7305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2_H             (0x0004u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;</div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273560f48c252b85ca3ac7f2dc44c282"> 7312</a></span>&#160;<span class="preprocessor">#define SELM_0              (0x0000u)   </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1d237ebd4520f578f7701e48e74cb7b"> 7313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_1              (0x0001u)   </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47b6bf513f160004da4f2d8101a4d586"> 7314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_2              (0x0002u)   </span><span class="comment">/* MCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaecf3c183a0a6870b1b20bd190b1409f"> 7315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_3              (0x0003u)   </span><span class="comment">/* MCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d7c6062431026d8173d91e77cd56ae8"> 7316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_4              (0x0004u)   </span><span class="comment">/* MCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a193dab06131dc030b623564edd6fc105"> 7317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_5              (0x0005u)   </span><span class="comment">/* MCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f7f467c367a914fd77670d083aff0ad"> 7318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_6              (0x0006u)   </span><span class="comment">/* MCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc9c8c5f830f123c6e048093ff010c48"> 7319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_7              (0x0007u)   </span><span class="comment">/* MCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e41360deff5be220dbf77b425b539ca"> 7320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT1CLK        (0x0000u)   </span><span class="comment">/* MCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3f665910d53f3ba6a84889ca7d548f5"> 7321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__VLOCLK        (0x0001u)   </span><span class="comment">/* MCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaefafad7a62787b33f68ae8ccfc320fe"> 7322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__REFOCLK       (0x0002u)   </span><span class="comment">/* MCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbdd72eb50f90ff4c4798b6d2669035e"> 7323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLK        (0x0003u)   </span><span class="comment">/* MCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1798118c43018c793b483f095bd8a044"> 7324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLKDIV     (0x0004u)   </span><span class="comment">/* MCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd9a106e03ceb2135e331add0155919a"> 7325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT2CLK        (0x0005u)   </span><span class="comment">/* MCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a684b927b1cc048e294c42f903d1a19fd"> 7327</a></span>&#160;<span class="preprocessor">#define SELS_0              (0x0000u)   </span><span class="comment">/* SMCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87265bb596fcbf13344bb1d3b183d807"> 7328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_1              (0x0010u)   </span><span class="comment">/* SMCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac77a704ec1920ce6c86b3bec8fa9d5b"> 7329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_2              (0x0020u)   </span><span class="comment">/* SMCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a528bc54c62417e258df24cdb94c02296"> 7330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_3              (0x0030u)   </span><span class="comment">/* SMCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702f29b2147beab052fe9bee895aa189"> 7331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_4              (0x0040u)   </span><span class="comment">/* SMCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88d2a6a0499d5c8a1af92d5e2c7975e7"> 7332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_5              (0x0050u)   </span><span class="comment">/* SMCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26d0ddd600e1df06924a19e1d8d1b3e6"> 7333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_6              (0x0060u)   </span><span class="comment">/* SMCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaaf51365529e7db01dd5f89b96036485"> 7334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_7              (0x0070u)   </span><span class="comment">/* SMCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4da30523b57fb5d1bbccdba7a6543831"> 7335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT1CLK        (0x0000u)   </span><span class="comment">/* SMCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf8a1224f928ccd3ce08c177ce2b07f3"> 7336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__VLOCLK        (0x0010u)   </span><span class="comment">/* SMCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c2a3447b682b066dd69f1fbccd2ecb"> 7337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__REFOCLK       (0x0020u)   </span><span class="comment">/* SMCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af76b7d05471ad9ef3e89eeeda95372cb"> 7338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLK        (0x0030u)   </span><span class="comment">/* SMCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a0a25d51e39daf5a073148a81404a73"> 7339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLKDIV     (0x0040u)   </span><span class="comment">/* SMCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab85625581fb113d23ef179231fbb19c3"> 7340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT2CLK        (0x0050u)   </span><span class="comment">/* SMCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9838c1feb082e04b6910253ef1943b1c"> 7342</a></span>&#160;<span class="preprocessor">#define SELA_0              (0x0000u)   </span><span class="comment">/* ACLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09677a3ba15a179483b1e4126c6ebcf3"> 7343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_1              (0x0100u)   </span><span class="comment">/* ACLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b18e71fe709f84f419cb3d6d3789a99"> 7344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_2              (0x0200u)   </span><span class="comment">/* ACLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63bccd5b7b539a45af1a58635f8a3496"> 7345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_3              (0x0300u)   </span><span class="comment">/* ACLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39150cc75e20dcde4928e8f564a66014"> 7346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_4              (0x0400u)   </span><span class="comment">/* ACLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc89a0879d7eff93b8493a7877f343ed"> 7347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_5              (0x0500u)   </span><span class="comment">/* ACLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c131c3b358bc68f59da9e01345fd476"> 7348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_6              (0x0600u)   </span><span class="comment">/* ACLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c3aaec7434dbb2eb0294d2e7e1cea80"> 7349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_7              (0x0700u)   </span><span class="comment">/* ACLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc0d429580d7fef9b941fb91eca83ec"> 7350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT1CLK        (0x0000u)   </span><span class="comment">/* ACLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6044cd91ab94afeaf9396a10a3a9a5b8"> 7351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__VLOCLK        (0x0100u)   </span><span class="comment">/* ACLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6271c9d269074004f2c256789cda24a"> 7352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__REFOCLK       (0x0200u)   </span><span class="comment">/* ACLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66f1d435bded085d50f857b57117cd77"> 7353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__DCOCLK        (0x0300u)   </span><span class="comment">/* ACLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7c1ac959f60a2981762cf9cc3bfd621"> 7354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__DCOCLKDIV     (0x0400u)   </span><span class="comment">/* ACLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5d3604d7adb209b64fbdca8b1a58c71"> 7355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT2CLK        (0x0500u)   </span><span class="comment">/* ACLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afecb194ad6d3cc36efcf71a9e83c9314"> 7358</a></span>&#160;<span class="preprocessor">#define DIVM0               (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9865a617da6c8923f48857689c630fb3"> 7359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1               (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513"> 7360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2               (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7"> 7362</a></span>&#160;<span class="preprocessor">#define DIVS0               (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f1311376e4b7fa7406230d48ad9887e"> 7363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1               (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a017a891d197c11061ac00e880f8f9941"> 7364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2               (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10b20d07a0481a701a5c5773d90b4970"> 7366</a></span>&#160;<span class="preprocessor">#define DIVA0               (0x0100u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbe0d4b1574a12089441ed75876d6ac2"> 7367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1               (0x0200u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ced1cabe84e83ddaba3c35bbde86d12"> 7368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2               (0x0400u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada411716ccbe419758303979523a290d"> 7370</a></span>&#160;<span class="preprocessor">#define DIVPA0              (0x1000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69c0a47333bc9109f4c1b47e98475beb"> 7371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA1              (0x2000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a996812c891f294b4899e08fd00aaa545"> 7372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA2              (0x4000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;</div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0dd9c3dc64e3f1880b80d5499bc58f41"> 7376</a></span>&#160;<span class="preprocessor">#define DIVM0_L             (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a388ec74ea87ff898862d9a4228108c05"> 7377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1_L             (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fd3931424a060f95c21da5126ade70e"> 7378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2_L             (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ebe01cea9125e85222b0cb007744474"> 7380</a></span>&#160;<span class="preprocessor">#define DIVS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea7ad30a1372f270639954ad5871e10d"> 7381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a992bcbb00fda119e1e4b0c89920c25cf"> 7382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;</div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80aef7d71410b7dd68fa35afcfb83ba9"> 7390</a></span>&#160;<span class="preprocessor">#define DIVA0_H             (0x0001u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8754689f6b91302166b11ec2b5984ba"> 7391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1_H             (0x0002u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51fecc327d09c9b291d8d73abd61739d"> 7392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2_H             (0x0004u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9162d57a2f39751ccffe4fafccce564a"> 7394</a></span>&#160;<span class="preprocessor">#define DIVPA0_H            (0x0010u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48374d296639072e922b8648c3bf264a"> 7395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA1_H            (0x0020u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0e112ffda6e1ad3b07c8dadc02c0d3f"> 7396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA2_H            (0x0040u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;</div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a493cf0e2906a5d96d8472be780db4554"> 7399</a></span>&#160;<span class="preprocessor">#define DIVM_0              (0x0000u)    </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93ef77fc30258f320665c894475da389"> 7400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_1              (0x0001u)    </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a5a893c141dec43db5088c4472ab8c4"> 7401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_2              (0x0002u)    </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a650bb6b309d4597a57fac6240eb197e8"> 7402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_3              (0x0003u)    </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a045625153ccda5ac59a7763c4abf05dc"> 7403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_4              (0x0004u)    </span><span class="comment">/* MCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4388d2490bc43f7f5e21b019da0b5390"> 7404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_5              (0x0005u)    </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cda538dd8e4dddb5dea6db6a4a95935"> 7405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_6              (0x0006u)    </span><span class="comment">/* MCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae81796d59dc1f56cb6c324d38f90aa65"> 7406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_7              (0x0007u)    </span><span class="comment">/* MCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22aef947d8ad2de6a046550da4fe1e60"> 7407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__1             (0x0000u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6cc7777c096b72d1e247c0a01c6127e"> 7408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__2             (0x0001u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c"> 7409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__4             (0x0002u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81e20620264b0962b2bd17c91bc28047"> 7410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__8             (0x0003u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd224fb15d2ba3f1d0efd990fd379d46"> 7411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__16            (0x0004u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa06702f082d3a19a92afc03c7cfc02cd"> 7412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__32            (0x0005u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ee871cb6611578014d4d8630ec1e84"> 7414</a></span>&#160;<span class="preprocessor">#define DIVS_0              (0x0000u)    </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae27b5aeb7918fcd60dbd876560f50827"> 7415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_1              (0x0010u)    </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80622b3d880944ec119252938b03f6a8"> 7416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_2              (0x0020u)    </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0d4e200e4678c65037f15b4179ff2f5"> 7417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_3              (0x0030u)    </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af886ecb240932a240798f6c734f6b4dc"> 7418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_4              (0x0040u)    </span><span class="comment">/* SMCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79676fc61530c1dc8f907e1c35f97337"> 7419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_5              (0x0050u)    </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad46107c88dab442531c8a23c25308c26"> 7420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_6              (0x0060u)    </span><span class="comment">/* SMCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15f2b301d26bd2ea1a5655011b1171f3"> 7421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_7              (0x0070u)    </span><span class="comment">/* SMCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a045fc358f5c9223afe48681113460b94"> 7422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__1             (0x0000u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaeaef6a7aee4c91577816759ca78c6b2"> 7423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__2             (0x0010u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df"> 7424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__4             (0x0020u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf9ea8e3d103825d9176da45aa30bd6d"> 7425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__8             (0x0030u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accc9056a7c1e603c839156605b7f5572"> 7426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__16            (0x0040u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1973dc28967666728421be7ac09eb0a9"> 7427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__32            (0x0050u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec9c8ac9067beef3ae76e33efd64c7d"> 7429</a></span>&#160;<span class="preprocessor">#define DIVA_0              (0x0000u)    </span><span class="comment">/* ACLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab873013fc2a9cef3487d2eb49fc48e14"> 7430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_1              (0x0100u)    </span><span class="comment">/* ACLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcd5687d63c284e9e147c40b09f00961"> 7431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_2              (0x0200u)    </span><span class="comment">/* ACLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad745323e830b6cc76f49123d305a8117"> 7432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_3              (0x0300u)    </span><span class="comment">/* ACLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a709c0852560b6eb4024097c98e051493"> 7433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_4              (0x0400u)    </span><span class="comment">/* ACLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f272989547429dd284f892751a79451"> 7434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_5              (0x0500u)    </span><span class="comment">/* ACLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca2c958b0f76af6a675ec63892abcbc2"> 7435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_6              (0x0600u)    </span><span class="comment">/* ACLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa53b82a6c09c5ab60b38c87669698e93"> 7436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_7              (0x0700u)    </span><span class="comment">/* ACLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca535fb8ffb0262a7cec8b96a14e177b"> 7437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__1             (0x0000u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f1e9e927da65fb3ce0df2bfa0404f21"> 7438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__2             (0x0100u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad88b16c2b9dbe85c1e2dfdae1acc992"> 7439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__4             (0x0200u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a636c6870572b18dbfb94fba68e1938c8"> 7440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__8             (0x0300u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d7181364fec6250e79535be80a38c05"> 7441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__16            (0x0400u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4010f24306ace195dfecdd422569d533"> 7442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__32            (0x0500u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a038e3c49f5b93023fc2b19a3f176b9a2"> 7444</a></span>&#160;<span class="preprocessor">#define DIVPA_0             (0x0000u)    </span><span class="comment">/* ACLK from Pin Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3da5e2fb341ed0d105b9ff64ffdef58f"> 7445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_1             (0x1000u)    </span><span class="comment">/* ACLK from Pin Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f565d78afaceb6cf84907de7543a83b"> 7446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_2             (0x2000u)    </span><span class="comment">/* ACLK from Pin Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb8c799020e8826cbe68697ef718d50d"> 7447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_3             (0x3000u)    </span><span class="comment">/* ACLK from Pin Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee0615afaa68680bc2924f7ed090c46b"> 7448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_4             (0x4000u)    </span><span class="comment">/* ACLK from Pin Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2e31d12d0e9022221a7b2693c3f4728"> 7449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_5             (0x5000u)    </span><span class="comment">/* ACLK from Pin Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36dedb84af8cf66b409fab739572e862"> 7450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_6             (0x6000u)    </span><span class="comment">/* ACLK from Pin Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a427675148de9068d5cb009a1e89ce63c"> 7451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_7             (0x7000u)    </span><span class="comment">/* ACLK from Pin Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82a2b9be71df43cd1b3b643b319dfda5"> 7452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__1            (0x0000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a487c1c338fb22d660369f5141e195da7"> 7453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__2            (0x1000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5f4a758021c209f45fa071637512bdc"> 7454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__4            (0x2000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a45e0832775770a1f3871f4ddea474"> 7455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__8            (0x3000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca2e249ac4941db4d91a025dc90883b"> 7456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__16           (0x4000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae863a37c43530af57239925d70cb87c9"> 7457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__32           (0x5000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa335c7bb1d6559033be57c84b6b5c020"> 7460</a></span>&#160;<span class="preprocessor">#define XT1OFF              (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabec0a0c3b4b38654b80baaf321475f6"> 7461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF            (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb735abef7b97c2987cdaadd915cafd4"> 7462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP0               (0x0004u)   </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab327561d830a98a319a66fa3444c5f66"> 7463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP1               (0x0008u)   </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59239ba4dc54670cbd115a8ad1592003"> 7464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS           (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0ff81b5f5230ddce2bd32a979d5ed3c"> 7465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS                 (0x0020u)   </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f84f837002240e227fc2979048e5a92"> 7466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0           (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91a4c57f7a16bd1c3823a19918409f54"> 7467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1           (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052f8b7f8b9dca30943b9523ddee3981"> 7468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFF              (0x0100u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab27088dda733b5c4fbb469a3a9398da9"> 7472</a></span>&#160;<span class="preprocessor">#define XT2BYPASS           (0x1000u)    </span><span class="comment">/* XT2 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac80958960a899f64e8f4ad988ed2147"> 7474</a></span>&#160;<span class="preprocessor">#define XT2DRIVE0           (0x4000u)    </span><span class="comment">/* XT2 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd0506fa93d26035d1fa7341c1e05d81"> 7475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE1           (0x8000u)    </span><span class="comment">/* XT2 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a266e0f564121b5c3a184253c771e5ca5"> 7478</a></span>&#160;<span class="preprocessor">#define XT1OFF_L            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fa79db79aa5b8b209de4eabe10ee2c5"> 7479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF_L          (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac04c17744b890df92f410cd989d1dd90"> 7480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP0_L             (0x0004u)   </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a614a49190e72cd91524db16fce7d336b"> 7481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP1_L             (0x0008u)   </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6052d620f31261cdddaaf16f9e8734d7"> 7482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS_L         (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a42fcc76c654b04e5e0eff51d368c1f"> 7483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS_L               (0x0020u)   </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab43beb999df22250be921c8e89caf4ba"> 7484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0_L         (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7b0849ee859d589ad9d87610b17e8cf"> 7485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1_L         (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;</div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a798bd21dc8d41ad56f79488aebbb54b2"> 7492</a></span>&#160;<span class="preprocessor">#define XT2OFF_H            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0442a2e664bb8bc176023654b883104b"> 7496</a></span>&#160;<span class="preprocessor">#define XT2BYPASS_H         (0x0010u)    </span><span class="comment">/* XT2 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6311c0433e0d4eeb5ce0689759115633"> 7498</a></span>&#160;<span class="preprocessor">#define XT2DRIVE0_H         (0x0040u)    </span><span class="comment">/* XT2 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7fba49e8e72d21a638e04d25e2d991c"> 7499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE1_H         (0x0080u)    </span><span class="comment">/* XT2 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e1ab7354b6b42d7f8aa219af529dbda"> 7501</a></span>&#160;<span class="preprocessor">#define XCAP_0              (0x0000u)    </span><span class="comment">/* XIN/XOUT Cap 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0c275c45d19c84f5edf7d7148935d95"> 7502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_1              (0x0004u)    </span><span class="comment">/* XIN/XOUT Cap 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a589aa43c062ec99964795c11ffe8bf38"> 7503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_2              (0x0008u)    </span><span class="comment">/* XIN/XOUT Cap 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87d2ff960bbfa72c9551a76a8bc867d0"> 7504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_3              (0x000Cu)    </span><span class="comment">/* XIN/XOUT Cap 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab0e8b7a54689d412262465614e716b"> 7505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_0          (0x0000u)    </span><span class="comment">/* XT1 Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ec43e66327a4474e0347213aa9e44c8"> 7506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_1          (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed5a033cf2823cbbec61f82a2ed22621"> 7507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_2          (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e4896183b159c1975a44f13e8d43c47"> 7508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_3          (0x00C0u)    </span><span class="comment">/* XT1 Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a5d1da5cace8eed8ed6176a6e54bf79"> 7509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_0          (0x0000u)    </span><span class="comment">/* XT2 Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab230934769bd4d78a016e5a5d3c4dc11"> 7510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_1          (0x4000u)    </span><span class="comment">/* XT2 Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0431062a8884bba3510ad96807a16c2"> 7511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_2          (0x8000u)    </span><span class="comment">/* XT2 Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f5c6fea12b574bc23b0c21ac002f5a0"> 7512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2DRIVE_3          (0xC000u)    </span><span class="comment">/* XT2 Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a696e593b2c57d55e71e36e64816a65fb"> 7515</a></span>&#160;<span class="preprocessor">#define DCOFFG              (0x0001u)    </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24c40c9144ddecdf6504f58d0842743d"> 7516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1LFOFFG           (0x0002u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aaaa4b6d0c8785ddd571fd6701cb049"> 7517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1HFOFFG           (0x0004u)    </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a341a38a370737208b3048c45e588ca72"> 7518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG             (0x0008u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;</div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cad145d6e33b6508bbc696eabf295c9"> 7533</a></span>&#160;<span class="preprocessor">#define DCOFFG_L            (0x0001u)    </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94ab3c790a1a1374aad2175f89e411e3"> 7534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1LFOFFG_L         (0x0002u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88abc94d81db5eaa00127e1bed2ab623"> 7535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1HFOFFG_L         (0x0004u)    </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83dd048ffa91cd3000cd52ced9b7f5a3"> 7536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG_L           (0x0008u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;</div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022012321f1f5b0f3315d398c1d54b66"> 7551</a></span>&#160;<span class="preprocessor">#define ACLKREQEN           (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d9611b1a541e083a480d589829c714d"> 7552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN           (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace5ddc929dd8a38d5ef2d2597ba90f2d"> 7553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN          (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a422623b5602e1ec82e0648ed52d120f3"> 7554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODOSCREQEN         (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;</div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae22485a246b41f2fc6752bcd5791d9e2"> 7569</a></span>&#160;<span class="preprocessor">#define ACLKREQEN_L         (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a02e2f924a69feec195c3d284556c95"> 7570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN_L         (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f8cddabd6540d26c998d040178695f"> 7571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN_L        (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ddc89f519a5114f46aaa53b2d2c56a2"> 7572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODOSCREQEN_L       (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="comment">* UNIFIED CLOCK SYSTEM FOR Radio Devices</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_UCS_RF__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor">#define OFS_UCSCTL0           (0x0000u)  </span><span class="comment">/* UCS Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL0_L          OFS_UCSCTL0</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL0_H          OFS_UCSCTL0+1</span></div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1           (0x0002u)  </span><span class="comment">/* UCS Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1_L          OFS_UCSCTL1</span></div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL1_H          OFS_UCSCTL1+1</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2           (0x0004u)  </span><span class="comment">/* UCS Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2_L          OFS_UCSCTL2</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL2_H          OFS_UCSCTL2+1</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3           (0x0006u)  </span><span class="comment">/* UCS Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3_L          OFS_UCSCTL3</span></div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL3_H          OFS_UCSCTL3+1</span></div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4           (0x0008u)  </span><span class="comment">/* UCS Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4_L          OFS_UCSCTL4</span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL4_H          OFS_UCSCTL4+1</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5           (0x000Au)  </span><span class="comment">/* UCS Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5_L          OFS_UCSCTL5</span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL5_H          OFS_UCSCTL5+1</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6           (0x000Cu)  </span><span class="comment">/* UCS Control Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6_L          OFS_UCSCTL6</span></div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL6_H          OFS_UCSCTL6+1</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7           (0x000Eu)  </span><span class="comment">/* UCS Control Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7_L          OFS_UCSCTL7</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL7_H          OFS_UCSCTL7+1</span></div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8           (0x0010u)  </span><span class="comment">/* UCS Control Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8_L          OFS_UCSCTL8</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCSCTL8_H          OFS_UCSCTL8+1</span></div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define MOD0                (0x0008u)    </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD1                (0x0010u)    </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD2                (0x0020u)    </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD3                (0x0040u)    </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD4                (0x0080u)    </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO0                (0x0100u)    </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO1                (0x0200u)    </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO2                (0x0400u)    </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO3                (0x0800u)    </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO4                (0x1000u)    </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;</div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define MOD0_L              (0x0008u)    </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD1_L              (0x0010u)    </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD2_L              (0x0020u)    </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD3_L              (0x0040u)    </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MOD4_L              (0x0080u)    </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;</div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)    /* RESERVED */</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define DCO0_H              (0x0001u)    </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO1_H              (0x0002u)    </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO2_H              (0x0004u)    </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO3_H              (0x0008u)    </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCO4_H              (0x0010u)    </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;</div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define DISMOD              (0x0001u)    </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define DCORSEL0            (0x0010u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL1            (0x0020u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL2            (0x0040u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;</div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">#define DISMOD_L            (0x0001u)    </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0002u)    /* RESERVED */</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)    /* RESERVED */</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">#define DCORSEL0_L          (0x0010u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL1_L          (0x0020u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL2_L          (0x0040u)    </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;</div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define DCORSEL_0           (0x0000u)    </span><span class="comment">/* DCO RSEL 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_1           (0x0010u)    </span><span class="comment">/* DCO RSEL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_2           (0x0020u)    </span><span class="comment">/* DCO RSEL 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_3           (0x0030u)    </span><span class="comment">/* DCO RSEL 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_4           (0x0040u)    </span><span class="comment">/* DCO RSEL 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_5           (0x0050u)    </span><span class="comment">/* DCO RSEL 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_6           (0x0060u)    </span><span class="comment">/* DCO RSEL 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCORSEL_7           (0x0070u)    </span><span class="comment">/* DCO RSEL 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define FLLN0               (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN1               (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN2               (0x0004u)    </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN3               (0x0008u)    </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN4               (0x0010u)    </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN5               (0x0020u)    </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN6               (0x0040u)    </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN7               (0x0080u)    </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN8               (0x0100u)    </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN9               (0x0200u)    </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define FLLD0               (0x1000u)    </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD1               (0x2000u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD2               (0x4000u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;</div>
<div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define FLLN0_L             (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN1_L             (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN2_L             (0x0004u)    </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN3_L             (0x0008u)    </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN4_L             (0x0010u)    </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN5_L             (0x0020u)    </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN6_L             (0x0040u)    </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN7_L             (0x0080u)    </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;</div>
<div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">#define FLLN8_H             (0x0001u)    </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLN9_H             (0x0002u)    </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define FLLD0_H             (0x0010u)    </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD1_H             (0x0020u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD2_H             (0x0040u)    </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;</div>
<div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define FLLD_0             (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_1             (0x1000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_2             (0x2000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_3             (0x3000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_4             (0x4000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_5             (0x5000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_6             (0x6000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD_7             (0x7000u)    </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__1            (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__2            (0x1000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__4            (0x2000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__8            (0x3000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__16           (0x4000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLD__32           (0x5000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define FLLREFDIV0          (0x0001u)    </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV1          (0x0002u)    </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV2          (0x0004u)    </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define SELREF0             (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF1             (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF2             (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;</div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define FLLREFDIV0_L        (0x0001u)    </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV1_L        (0x0002u)    </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV2_L        (0x0004u)    </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define SELREF0_L           (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF1_L           (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF2_L           (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;</div>
<div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define FLLREFDIV_0         (0x0000u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_1         (0x0001u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_2         (0x0002u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_3         (0x0003u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_4         (0x0004u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_5         (0x0005u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_6         (0x0006u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV_7         (0x0007u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__1        (0x0000u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__2        (0x0001u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__4        (0x0002u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__8        (0x0003u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__12       (0x0004u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLLREFDIV__16       (0x0005u)    </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_0            (0x0000u)    </span><span class="comment">/* FLL Reference Clock Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_1            (0x0010u)    </span><span class="comment">/* FLL Reference Clock Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_2            (0x0020u)    </span><span class="comment">/* FLL Reference Clock Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_3            (0x0030u)    </span><span class="comment">/* FLL Reference Clock Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_4            (0x0040u)    </span><span class="comment">/* FLL Reference Clock Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_5            (0x0050u)    </span><span class="comment">/* FLL Reference Clock Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_6            (0x0060u)    </span><span class="comment">/* FLL Reference Clock Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF_7            (0x0070u)    </span><span class="comment">/* FLL Reference Clock Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__XT1CLK      (0x0000u)    </span><span class="comment">/* Multiply Selected Loop Freq. By XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__REFOCLK     (0x0020u)    </span><span class="comment">/* Multiply Selected Loop Freq. By REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELREF__XT2CLK      (0x0050u)    </span><span class="comment">/* Multiply Selected Loop Freq. By XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define SELM0               (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1               (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2               (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define SELS0               (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1               (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2               (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define SELA0               (0x0100u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1               (0x0200u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2               (0x0400u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;</div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define SELM0_L             (0x0001u)   </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM1_L             (0x0002u)   </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM2_L             (0x0004u)   </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define SELS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;</div>
<div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define SELA0_H             (0x0001u)   </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA1_H             (0x0002u)   </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA2_H             (0x0004u)   </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;</div>
<div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define SELM_0              (0x0000u)   </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_1              (0x0001u)   </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_2              (0x0002u)   </span><span class="comment">/* MCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_3              (0x0003u)   </span><span class="comment">/* MCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_4              (0x0004u)   </span><span class="comment">/* MCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_5              (0x0005u)   </span><span class="comment">/* MCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_6              (0x0006u)   </span><span class="comment">/* MCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM_7              (0x0007u)   </span><span class="comment">/* MCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT1CLK        (0x0000u)   </span><span class="comment">/* MCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__VLOCLK        (0x0001u)   </span><span class="comment">/* MCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__REFOCLK       (0x0002u)   </span><span class="comment">/* MCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLK        (0x0003u)   </span><span class="comment">/* MCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__DCOCLKDIV     (0x0004u)   </span><span class="comment">/* MCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELM__XT2CLK        (0x0005u)   </span><span class="comment">/* MCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define SELS_0              (0x0000u)   </span><span class="comment">/* SMCLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_1              (0x0010u)   </span><span class="comment">/* SMCLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_2              (0x0020u)   </span><span class="comment">/* SMCLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_3              (0x0030u)   </span><span class="comment">/* SMCLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_4              (0x0040u)   </span><span class="comment">/* SMCLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_5              (0x0050u)   </span><span class="comment">/* SMCLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_6              (0x0060u)   </span><span class="comment">/* SMCLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS_7              (0x0070u)   </span><span class="comment">/* SMCLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT1CLK        (0x0000u)   </span><span class="comment">/* SMCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__VLOCLK        (0x0010u)   </span><span class="comment">/* SMCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__REFOCLK       (0x0020u)   </span><span class="comment">/* SMCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLK        (0x0030u)   </span><span class="comment">/* SMCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__DCOCLKDIV     (0x0040u)   </span><span class="comment">/* SMCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELS__XT2CLK        (0x0050u)   </span><span class="comment">/* SMCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define SELA_0              (0x0000u)   </span><span class="comment">/* ACLK Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_1              (0x0100u)   </span><span class="comment">/* ACLK Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_2              (0x0200u)   </span><span class="comment">/* ACLK Source Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_3              (0x0300u)   </span><span class="comment">/* ACLK Source Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_4              (0x0400u)   </span><span class="comment">/* ACLK Source Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_5              (0x0500u)   </span><span class="comment">/* ACLK Source Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_6              (0x0600u)   </span><span class="comment">/* ACLK Source Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA_7              (0x0700u)   </span><span class="comment">/* ACLK Source Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT1CLK        (0x0000u)   </span><span class="comment">/* ACLK Source Select XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__VLOCLK        (0x0100u)   </span><span class="comment">/* ACLK Source Select VLOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__REFOCLK       (0x0200u)   </span><span class="comment">/* ACLK Source Select REFOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__DCOCLK        (0x0300u)   </span><span class="comment">/* ACLK Source Select DCOCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__DCOCLKDIV     (0x0400u)   </span><span class="comment">/* ACLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SELA__XT2CLK        (0x0500u)   </span><span class="comment">/* ACLK Source Select XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define DIVM0               (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1               (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2               (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define DIVS0               (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1               (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2               (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define DIVA0               (0x0100u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1               (0x0200u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2               (0x0400u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor">#define DIVPA0              (0x1000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA1              (0x2000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA2              (0x4000u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;</div>
<div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define DIVM0_L             (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1_L             (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2_L             (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define DIVS0_L             (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1_L             (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2_L             (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;</div>
<div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)    /* RESERVED */</span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define DIVA0_H             (0x0001u)   </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA1_H             (0x0002u)   </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA2_H             (0x0004u)   </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define DIVPA0_H            (0x0010u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA1_H            (0x0020u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA2_H            (0x0040u)   </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;</div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define DIVM_0              (0x0000u)    </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_1              (0x0001u)    </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_2              (0x0002u)    </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_3              (0x0003u)    </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_4              (0x0004u)    </span><span class="comment">/* MCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_5              (0x0005u)    </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_6              (0x0006u)    </span><span class="comment">/* MCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_7              (0x0007u)    </span><span class="comment">/* MCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__1             (0x0000u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__2             (0x0001u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__4             (0x0002u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__8             (0x0003u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__16            (0x0004u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__32            (0x0005u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define DIVS_0              (0x0000u)    </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_1              (0x0010u)    </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_2              (0x0020u)    </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_3              (0x0030u)    </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_4              (0x0040u)    </span><span class="comment">/* SMCLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_5              (0x0050u)    </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_6              (0x0060u)    </span><span class="comment">/* SMCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_7              (0x0070u)    </span><span class="comment">/* SMCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__1             (0x0000u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__2             (0x0010u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__4             (0x0020u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__8             (0x0030u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__16            (0x0040u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__32            (0x0050u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define DIVA_0              (0x0000u)    </span><span class="comment">/* ACLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_1              (0x0100u)    </span><span class="comment">/* ACLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_2              (0x0200u)    </span><span class="comment">/* ACLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_3              (0x0300u)    </span><span class="comment">/* ACLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_4              (0x0400u)    </span><span class="comment">/* ACLK Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_5              (0x0500u)    </span><span class="comment">/* ACLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_6              (0x0600u)    </span><span class="comment">/* ACLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA_7              (0x0700u)    </span><span class="comment">/* ACLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__1             (0x0000u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__2             (0x0100u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__4             (0x0200u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__8             (0x0300u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__16            (0x0400u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVA__32            (0x0500u)    </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define DIVPA_0             (0x0000u)    </span><span class="comment">/* ACLK from Pin Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_1             (0x1000u)    </span><span class="comment">/* ACLK from Pin Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_2             (0x2000u)    </span><span class="comment">/* ACLK from Pin Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_3             (0x3000u)    </span><span class="comment">/* ACLK from Pin Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_4             (0x4000u)    </span><span class="comment">/* ACLK from Pin Source Divider 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_5             (0x5000u)    </span><span class="comment">/* ACLK from Pin Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_6             (0x6000u)    </span><span class="comment">/* ACLK from Pin Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA_7             (0x7000u)    </span><span class="comment">/* ACLK from Pin Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__1            (0x0000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__2            (0x1000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__4            (0x2000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__8            (0x3000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__16           (0x4000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVPA__32           (0x5000u)    </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="preprocessor">#define XT1OFF              (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF            (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP0               (0x0004u)    </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP1               (0x0008u)    </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS           (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS                 (0x0020u)    </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0           (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1           (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFF              (0x0100u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;</div>
<div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define XT1OFF_L            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKOFF_L          (0x0002u)    </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP0_L             (0x0004u)    </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP1_L             (0x0008u)    </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1BYPASS_L         (0x0010u)    </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XTS_L               (0x0020u)    </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE0_L         (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE1_L         (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;</div>
<div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define XT2OFF_H            (0x0001u)    </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;</div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define XCAP_0              (0x0000u)    </span><span class="comment">/* XIN/XOUT Cap 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_1              (0x0004u)    </span><span class="comment">/* XIN/XOUT Cap 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_2              (0x0008u)    </span><span class="comment">/* XIN/XOUT Cap 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XCAP_3              (0x000Cu)    </span><span class="comment">/* XIN/XOUT Cap 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_0          (0x0000u)    </span><span class="comment">/* XT1 Drive Level mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_1          (0x0040u)    </span><span class="comment">/* XT1 Drive Level mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_2          (0x0080u)    </span><span class="comment">/* XT1 Drive Level mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1DRIVE_3          (0x00C0u)    </span><span class="comment">/* XT1 Drive Level mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define DCOFFG              (0x0001u)    </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1LFOFFG           (0x0002u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1HFOFFG           (0x0004u)    </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG             (0x0008u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;</div>
<div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define DCOFFG_L            (0x0001u)    </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1LFOFFG_L         (0x0002u)    </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT1HFOFFG_L         (0x0004u)    </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XT2OFFG_L           (0x0008u)    </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;</div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div>
<div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define ACLKREQEN           (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN           (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN          (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODOSCREQEN         (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;</div>
<div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div>
<div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define ACLKREQEN_L         (0x0001u)    </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCLKREQEN_L         (0x0002u)    </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMCLKREQEN_L        (0x0004u)    </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MODOSCREQEN_L       (0x0008u)    </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)    /* RESERVED */</span></div>
<div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)    /* RESERVED */</span></div>
<div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)    /* RESERVED */</span></div>
<div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)    /* RESERVED */</span></div>
<div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)    /* RESERVED */</span></div>
<div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)    /* RESERVED */</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)    /* RESERVED */</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)    /* RESERVED */</span></div>
<div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)    /* RESERVED */</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;</div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment">* USB</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_USB__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="comment">/* USB Configuration Registers */</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define OFS_USBKEYID          (0x0000u)    </span><span class="comment">/* USB Controller key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBKEYID_L         OFS_USBKEYID</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBKEYID_H         OFS_USBKEYID+1</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBCNF            (0x0002u)    </span><span class="comment">/* USB Module  configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBCNF_L           OFS_USBCNF</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBCNF_H           OFS_USBCNF+1</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPHYCTL         (0x0004u)    </span><span class="comment">/* USB PHY control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPHYCTL_L        OFS_USBPHYCTL</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPHYCTL_H        OFS_USBPHYCTL+1</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPWRCTL         (0x0008u)    </span><span class="comment">/* USB Power control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPWRCTL_L        OFS_USBPWRCTL</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPWRCTL_H        OFS_USBPWRCTL+1</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLCTL         (0x0010u)    </span><span class="comment">/* USB PLL control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLCTL_L        OFS_USBPLLCTL</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLCTL_H        OFS_USBPLLCTL+1</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLDIVB        (0x0012u)    </span><span class="comment">/* USB PLL Clock Divider Buffer control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLDIVB_L       OFS_USBPLLDIVB</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLDIVB_H       OFS_USBPLLDIVB+1</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLIR          (0x0014u)    </span><span class="comment">/* USB PLL Interrupt control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLIR_L         OFS_USBPLLIR</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBPLLIR_H         OFS_USBPLLIR+1</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">#define USBKEYPID      USBKEYID    </span><span class="comment">/* Legacy Definition: USB Controller key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBKEY         (0x9628u)    </span><span class="comment">/* USB Control Register key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="comment">/* USBCNF Control Bits */</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define USB_EN              (0x0001u)  </span><span class="comment">/* USB - Module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUR_EN              (0x0002u)  </span><span class="comment">/* USB - PUR pin enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUR_IN              (0x0004u)  </span><span class="comment">/* USB - PUR pin input value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BLKRDY              (0x0008u)  </span><span class="comment">/* USB - Block ready signal for DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FNTEN               (0x0010u)  </span><span class="comment">/* USB - Frame Number receive Trigger enable for DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* USB -  */</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;</div>
<div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="comment">/* USBCNF Control Bits */</span></div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define USB_EN_L            (0x0001u)  </span><span class="comment">/* USB - Module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUR_EN_L            (0x0002u)  </span><span class="comment">/* USB - PUR pin enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUR_IN_L            (0x0004u)  </span><span class="comment">/* USB - PUR pin input value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BLKRDY_L            (0x0008u)  </span><span class="comment">/* USB - Block ready signal for DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FNTEN_L             (0x0010u)  </span><span class="comment">/* USB - Frame Number receive Trigger enable for DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* USB -  */</span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;</div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/* USBPHYCTL Control Bits */</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define PUOUT0              (0x0001u)  </span><span class="comment">/* USB - USB Port Output Signal Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOUT1              (0x0002u)  </span><span class="comment">/* USB - USB Port Output Signal Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN0               (0x0004u)  </span><span class="comment">/* USB - PU0/DP Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN1               (0x0008u)  </span><span class="comment">/* USB - PU1/DM Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">#define PUOPE               (0x0020u)  </span><span class="comment">/* USB - USB Port Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define PUSEL               (0x0080u)  </span><span class="comment">/* USB - USB Port Function Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIPE               (0x0100u)  </span><span class="comment">/* USB - PHY Single Ended Input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* USB -  */</span></div>
<div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;</div>
<div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="comment">/* USBPHYCTL Control Bits */</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define PUOUT0_L            (0x0001u)  </span><span class="comment">/* USB - USB Port Output Signal Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUOUT1_L            (0x0002u)  </span><span class="comment">/* USB - USB Port Output Signal Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN0_L             (0x0004u)  </span><span class="comment">/* USB - PU0/DP Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PUIN1_L             (0x0008u)  </span><span class="comment">/* USB - PU1/DM Input Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define PUOPE_L             (0x0020u)  </span><span class="comment">/* USB - USB Port Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define PUSEL_L             (0x0080u)  </span><span class="comment">/* USB - USB Port Function Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* USB -  */</span></div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;</div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="comment">/* USBPHYCTL Control Bits */</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define PUIPE_H             (0x0001u)  </span><span class="comment">/* USB - PHY Single Ended Input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="comment">//#define RESERVED            (0x0100u)  /* USB -  */</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="comment">//#define RESERVED            (0x0200u)  /* USB -  */</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;</div>
<div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define PUDIR               (0x0020u)  </span><span class="comment">/* USB - Legacy Definition: USB Port Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PSEIEN              (0x0100u)  </span><span class="comment">/* USB - Legacy Definition: PHY Single Ended Input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="comment">/* USBPWRCTL Control Bits */</span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define VUOVLIFG            (0x0001u)  </span><span class="comment">/* USB - VUSB Overload Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIFG             (0x0002u)  </span><span class="comment">/* USB - VBUS &quot;Coming ON&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIFG            (0x0004u)  </span><span class="comment">/* USB - VBUS &quot;Going OFF&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBBGVBV            (0x0008u)  </span><span class="comment">/* USB - USB Bandgap and VBUS valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDETEN            (0x0010u)  </span><span class="comment">/* USB - VBUS on/off events enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OVLAOFF             (0x0020u)  </span><span class="comment">/* USB - LDO overload auto off enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLDOAON             (0x0040u)  </span><span class="comment">/* USB - Secondary LDO auto on enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define VUOVLIE             (0x0100u)  </span><span class="comment">/* USB - Overload indication Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIE              (0x0200u)  </span><span class="comment">/* USB - VBUS &quot;Coming ON&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIE             (0x0400u)  </span><span class="comment">/* USB - VBUS &quot;Going OFF&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VUSBEN              (0x0800u)  </span><span class="comment">/* USB - LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLDOEN              (0x1000u)  </span><span class="comment">/* USB - Secondary LDO Enable (1.8V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;</div>
<div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="comment">/* USBPWRCTL Control Bits */</span></div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define VUOVLIFG_L          (0x0001u)  </span><span class="comment">/* USB - VUSB Overload Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIFG_L           (0x0002u)  </span><span class="comment">/* USB - VBUS &quot;Coming ON&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIFG_L          (0x0004u)  </span><span class="comment">/* USB - VBUS &quot;Going OFF&quot; Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBBGVBV_L          (0x0008u)  </span><span class="comment">/* USB - USB Bandgap and VBUS valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDETEN_L          (0x0010u)  </span><span class="comment">/* USB - VBUS on/off events enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OVLAOFF_L           (0x0020u)  </span><span class="comment">/* USB - LDO overload auto off enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLDOAON_L           (0x0040u)  </span><span class="comment">/* USB - Secondary LDO auto on enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;</div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment">/* USBPWRCTL Control Bits */</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define VUOVLIE_H           (0x0001u)  </span><span class="comment">/* USB - Overload indication Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBONIE_H            (0x0002u)  </span><span class="comment">/* USB - VBUS &quot;Coming ON&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VBOFFIE_H           (0x0004u)  </span><span class="comment">/* USB - VBUS &quot;Going OFF&quot; Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VUSBEN_H            (0x0008u)  </span><span class="comment">/* USB - LDO Enable (3.3V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SLDOEN_H            (0x0010u)  </span><span class="comment">/* USB - Secondary LDO Enable (1.8V) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;</div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="comment">/* USBPLLCTL Control Bits */</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define UCLKSEL0            (0x0040u)  </span><span class="comment">/* USB - Module Clock Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL1            (0x0080u)  </span><span class="comment">/* USB - Module Clock Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPLLEN              (0x0100u)  </span><span class="comment">/* USB - PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPFDEN              (0x0200u)  </span><span class="comment">/* USB - Phase Freq. Discriminator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;</div>
<div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="comment">/* USBPLLCTL Control Bits */</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define UCLKSEL0_L          (0x0040u)  </span><span class="comment">/* USB - Module Clock Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL1_L          (0x0080u)  </span><span class="comment">/* USB - Module Clock Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;</div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="comment">/* USBPLLCTL Control Bits */</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="comment">//#define RESERVED            (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="comment">//#define RESERVED            (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">//#define RESERVED            (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define UPLLEN_H            (0x0001u)  </span><span class="comment">/* USB - PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPFDEN_H            (0x0002u)  </span><span class="comment">/* USB - Phase Freq. Discriminator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0400u)  /* USB -  */</span></div>
<div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;</div>
<div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define UCLKSEL_0           (0x0000u)  </span><span class="comment">/* USB - Module Clock Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL_1           (0x0040u)  </span><span class="comment">/* USB - Module Clock Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL_2           (0x0080u)  </span><span class="comment">/* USB - Module Clock Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL_3           (0x00C0u)  </span><span class="comment">/* USB - Module Clock Select: 3 (Reserved) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor">#define UCLKSEL__PLLCLK     (0x0000u)  </span><span class="comment">/* USB - Module Clock Select: PLLCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL__XT1CLK     (0x0040u)  </span><span class="comment">/* USB - Module Clock Select: XT1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCLKSEL__XT2CLK     (0x0080u)  </span><span class="comment">/* USB - Module Clock Select: XT2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">/* USBPLLDIVB Control Bits */</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define UPMB0               (0x0001u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB1               (0x0002u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB2               (0x0004u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB3               (0x0008u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB4               (0x0010u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB5               (0x0020u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define UPQB0               (0x0100u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPQB1               (0x0200u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPQB2               (0x0400u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;</div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="comment">/* USBPLLDIVB Control Bits */</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define UPMB0_L             (0x0001u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB1_L             (0x0002u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB2_L             (0x0004u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB3_L             (0x0008u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB4_L             (0x0010u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPMB5_L             (0x0020u)  </span><span class="comment">/* USB - PLL feedback divider buffer Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;</div>
<div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="comment">/* USBPLLDIVB Control Bits */</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor">#define UPQB0_H             (0x0001u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPQB1_H             (0x0002u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPQB2_H             (0x0004u)  </span><span class="comment">/* USB - PLL prescale divider buffer Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;</div>
<div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor">#define USBPLL_SETCLK_1_5      (UPMB0*31 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.5 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_1_6      (UPMB0*29 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.6 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_1_7778   (UPMB0*26 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.7778 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_1_8432   (UPMB0*25 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.8432 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_1_8461   (UPMB0*25 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.8461 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_1_92     (UPMB0*24 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 1.92 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_2_0      (UPMB0*23 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 2.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_2_4      (UPMB0*19 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 2.4 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_2_6667   (UPMB0*17 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 2.6667 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_3_0      (UPMB0*15 | UPQB0*0)  </span><span class="comment">/* USB - PLL Set for 3.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_3_2      (UPMB0*29 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 3.2 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_3_5556   (UPMB0*26 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 3.5556 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_3_579545 (UPMB0*26 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 3.579546 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_3_84     (UPMB0*24 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 3.84 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_0      (UPMB0*23 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_1739   (UPMB0*22 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.1739 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_1943   (UPMB0*22 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.1943 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_332    (UPMB0*21 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.332 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_3636   (UPMB0*21 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.3636 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_5      (UPMB0*31 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 4.5 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_4_8      (UPMB0*19 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 4.8 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_5_33     (UPMB0*17 | UPQB0*1)  </span><span class="comment">/* USB - PLL Set for 5.33 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_5_76     (UPMB0*24 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 5.76 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_6_0      (UPMB0*23 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 6.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_6_4      (UPMB0*29 | UPQB0*3)  </span><span class="comment">/* USB - PLL Set for 6.4 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_7_2      (UPMB0*19 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 7.2 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_7_68     (UPMB0*24 | UPQB0*3)  </span><span class="comment">/* USB - PLL Set for 7.68 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_8_0      (UPMB0*17 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 8.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_9_0      (UPMB0*15 | UPQB0*2)  </span><span class="comment">/* USB - PLL Set for 9.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_9_6      (UPMB0*19 | UPQB0*3)  </span><span class="comment">/* USB - PLL Set for 9.6 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_10_66    (UPMB0*17 | UPQB0*3)  </span><span class="comment">/* USB - PLL Set for 10.66 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_12_0     (UPMB0*15 | UPQB0*3)  </span><span class="comment">/* USB - PLL Set for 12.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_12_8     (UPMB0*29 | UPQB0*5)  </span><span class="comment">/* USB - PLL Set for 12.8 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_14_4     (UPMB0*19 | UPQB0*4)  </span><span class="comment">/* USB - PLL Set for 14.4 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_16_0     (UPMB0*17 | UPQB0*4)  </span><span class="comment">/* USB - PLL Set for 16.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_16_9344  (UPMB0*16 | UPQB0*4)  </span><span class="comment">/* USB - PLL Set for 16.9344 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_16_94118 (UPMB0*16 | UPQB0*4)  </span><span class="comment">/* USB - PLL Set for 16.94118 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_18_0     (UPMB0*15 | UPQB0*4)  </span><span class="comment">/* USB - PLL Set for 18.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_19_2     (UPMB0*19 | UPQB0*5)  </span><span class="comment">/* USB - PLL Set for 19.2 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_24_0     (UPMB0*15 | UPQB0*5)  </span><span class="comment">/* USB - PLL Set for 24.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_25_6     (UPMB0*29 | UPQB0*7)  </span><span class="comment">/* USB - PLL Set for 25.6 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_26_0     (UPMB0*23 | UPQB0*6)  </span><span class="comment">/* USB - PLL Set for 26.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBPLL_SETCLK_32_0     (UPMB0*23 | UPQB0*7)  </span><span class="comment">/* USB - PLL Set for 32.0 MHz input clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="comment">/* USBPLLIR Control Bits */</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define USBOOLIFG           (0x0001u)  </span><span class="comment">/* USB - PLL out of lock Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBLOSIFG           (0x0002u)  </span><span class="comment">/* USB - PLL loss of signal Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBOORIFG           (0x0004u)  </span><span class="comment">/* USB - PLL out of range Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define USBOOLIE            (0x0100u)  </span><span class="comment">/* USB - PLL out of lock Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBLOSIE            (0x0200u)  </span><span class="comment">/* USB - PLL loss of signal Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBOORIE            (0x0400u)  </span><span class="comment">/* USB - PLL out of range Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;</div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment">/* USBPLLIR Control Bits */</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define USBOOLIFG_L         (0x0001u)  </span><span class="comment">/* USB - PLL out of lock Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBLOSIFG_L         (0x0002u)  </span><span class="comment">/* USB - PLL loss of signal Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBOORIFG_L         (0x0004u)  </span><span class="comment">/* USB - PLL out of range Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;</div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="comment">/* USBPLLIR Control Bits */</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="comment">//#define RESERVED            (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment">//#define RESERVED            (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="comment">//#define RESERVED            (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">//#define RESERVED            (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="comment">//#define RESERVED            (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">#define USBOOLIE_H          (0x0001u)  </span><span class="comment">/* USB - PLL out of lock Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBLOSIE_H          (0x0002u)  </span><span class="comment">/* USB - PLL loss of signal Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBOORIE_H          (0x0004u)  </span><span class="comment">/* USB - PLL out of range Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED            (0x0800u)  /* USB -  */</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="comment">//#define RESERVED            (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">//#define RESERVED            (0x2000u)  /* USB -  */</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="comment">//#define RESERVED            (0x4000u)  /* USB -  */</span></div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment">//#define RESERVED            (0x8000u)  /* USB -  */</span></div>
<div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;</div>
<div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment">/* USB Control Registers */</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor">#define OFS_USBIEPCNF_0       (0x0020u)    </span><span class="comment">/* USB Input endpoint_0: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNT_0       (0x0021u)    </span><span class="comment">/* USB Input endpoint_0: Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_0       (0x0022u)    </span><span class="comment">/* USB Output endpoint_0: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNT_0       (0x0023u)    </span><span class="comment">/* USB Output endpoint_0: byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPIE          (0x002Eu)    </span><span class="comment">/* USB Input endpoint interrupt enable flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPIE          (0x002Fu)    </span><span class="comment">/* USB Output endpoint interrupt enable flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPIFG         (0x0030u)    </span><span class="comment">/* USB Input endpoint interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPIFG         (0x0031u)    </span><span class="comment">/* USB Output endpoint interrupt flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBVECINT         (0x0032u)    </span><span class="comment">/* USB Vector interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBVECINT_L        OFS_USBVECINT</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBVECINT_H        OFS_USBVECINT+1</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBMAINT          (0x0036u)    </span><span class="comment">/* USB maintenance register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBMAINT_L         OFS_USBMAINT</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBMAINT_H         OFS_USBMAINT+1</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBTSREG          (0x0038u)    </span><span class="comment">/* USB Time Stamp register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBTSREG_L         OFS_USBTSREG</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBTSREG_H         OFS_USBTSREG+1</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBFN             (0x003Au)    </span><span class="comment">/* USB Frame number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBFN_L            OFS_USBFN</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBFN_H            OFS_USBFN+1</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBCTL            (0x003Cu)    </span><span class="comment">/* USB control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIE             (0x003Du)    </span><span class="comment">/* USB interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIFG            (0x003Eu)    </span><span class="comment">/* USB interrupt flag register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBFUNADR         (0x003Fu)    </span><span class="comment">/* USB Function address register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define USBIV          USBVECINT   </span><span class="comment">/* USB Vector interrupt register (alternate define) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="comment">/* USBIEPCNF_0 Control Bits */</span></div>
<div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="comment">/* USBOEPCNF_0 Control Bits */</span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="comment">//#define RESERVED       (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="comment">//#define RESERVED       (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define USBIIE         (0x0004u)  </span><span class="comment">/* USB - Transaction Interrupt indication enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STALL          (0x0008u)  </span><span class="comment">/* USB - Stall Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define TOGGLE         (0x0020u)  </span><span class="comment">/* USB - Toggle Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define UBME           (0x0080u)  </span><span class="comment">/* USB - UBM In-Endpoint Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="comment">/* USBIEPBCNT_0 Control Bits */</span></div>
<div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="comment">/* USBOEPBCNT_0 Control Bits */</span></div>
<div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define CNT0           (0x0001u)  </span><span class="comment">/* USB - Byte Count Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNT1           (0x0001u)  </span><span class="comment">/* USB - Byte Count Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNT2           (0x0004u)  </span><span class="comment">/* USB - Byte Count Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNT3           (0x0008u)  </span><span class="comment">/* USB - Byte Count Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="comment">//#define RESERVED       (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define NAK            (0x0080u)  </span><span class="comment">/* USB - No Acknowledge Status Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment">/* USBMAINT Control Bits */</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">#define UTIFG          (0x0001u)  </span><span class="comment">/* USB - Timer Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTIE           (0x0002u)  </span><span class="comment">/* USB - Timer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="comment">//#define RESERVED       (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="comment">//#define RESERVED       (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define TSGEN          (0x0100u)  </span><span class="comment">/* USB - Time Stamp Generator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL0        (0x0200u)  </span><span class="comment">/* USB - Time Stamp Event Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL1        (0x0400u)  </span><span class="comment">/* USB - Time Stamp Event Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSE3           (0x0800u)  </span><span class="comment">/* USB - Time Stamp Event #3 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor">#define UTSEL0         (0x2000u)  </span><span class="comment">/* USB - Timer Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL1         (0x4000u)  </span><span class="comment">/* USB - Timer Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL2         (0x8000u)  </span><span class="comment">/* USB - Timer Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="comment">/* USBMAINT Control Bits */</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define UTIFG_L             (0x0001u)  </span><span class="comment">/* USB - Timer Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTIE_L              (0x0002u)  </span><span class="comment">/* USB - Timer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">//#define RESERVED       (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="comment">//#define RESERVED       (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">//#define RESERVED       (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;</div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="comment">/* USBMAINT Control Bits */</span></div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment">//#define RESERVED       (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">//#define RESERVED       (0x0020u)  /* USB -  */</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="comment">//#define RESERVED       (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define TSGEN_H             (0x0001u)  </span><span class="comment">/* USB - Time Stamp Generator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL0_H           (0x0002u)  </span><span class="comment">/* USB - Time Stamp Event Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL1_H           (0x0004u)  </span><span class="comment">/* USB - Time Stamp Event Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSE3_H              (0x0008u)  </span><span class="comment">/* USB - Time Stamp Event #3 Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x1000u)  /* USB -  */</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define UTSEL0_H            (0x0020u)  </span><span class="comment">/* USB - Timer Select Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL1_H            (0x0040u)  </span><span class="comment">/* USB - Timer Select Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL2_H            (0x0080u)  </span><span class="comment">/* USB - Timer Select Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define TSESEL_0       (0x0000u)  </span><span class="comment">/* USB - Time Stamp Event Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL_1       (0x0200u)  </span><span class="comment">/* USB - Time Stamp Event Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL_2       (0x0400u)  </span><span class="comment">/* USB - Time Stamp Event Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSESEL_3       (0x0600u)  </span><span class="comment">/* USB - Time Stamp Event Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define UTSEL_0        (0x0000u)  </span><span class="comment">/* USB - Timer Select: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_1        (0x2000u)  </span><span class="comment">/* USB - Timer Select: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_2        (0x4000u)  </span><span class="comment">/* USB - Timer Select: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_3        (0x6000u)  </span><span class="comment">/* USB - Timer Select: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_4        (0x8000u)  </span><span class="comment">/* USB - Timer Select: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_5        (0xA000u)  </span><span class="comment">/* USB - Timer Select: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_6        (0xC000u)  </span><span class="comment">/* USB - Timer Select: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UTSEL_7        (0xE000u)  </span><span class="comment">/* USB - Timer Select: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="comment">/* USBCTL Control Bits */</span></div>
<div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define DIR            (0x0001u)  </span><span class="comment">/* USB - Data Response Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="comment">//#define RESERVED       (0x0004u)  /* USB -  */</span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define FRSTE          (0x0010u)  </span><span class="comment">/* USB - Function Reset Connection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RWUP           (0x0020u)  </span><span class="comment">/* USB - Device Remote Wakeup Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FEN            (0x0040u)  </span><span class="comment">/* USB - Function Enable Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0080u)  /* USB -  */</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;</div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="comment">/* USBIE Control Bits */</span></div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define STPOWIE        (0x0001u)  </span><span class="comment">/* USB - Setup Overwrite Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define SETUPIE        (0x0004u)  </span><span class="comment">/* USB - Setup Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define RESRIE         (0x0020u)  </span><span class="comment">/* USB - Function Resume Request Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SUSRIE         (0x0040u)  </span><span class="comment">/* USB - Function Suspend Request Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RSTRIE         (0x0080u)  </span><span class="comment">/* USB - Function Reset Request Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="comment">/* USBIFG Control Bits */</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define STPOWIFG       (0x0001u)  </span><span class="comment">/* USB - Setup Overwrite Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0002u)  /* USB -  */</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define SETUPIFG       (0x0004u)  </span><span class="comment">/* USB - Setup Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0008u)  /* USB -  */</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="comment">//#define RESERVED       (0x0010u)  /* USB -  */</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define RESRIFG        (0x0020u)  </span><span class="comment">/* USB - Function Resume Request Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SUSRIFG        (0x0040u)  </span><span class="comment">/* USB - Function Suspend Request Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RSTRIFG        (0x0080u)  </span><span class="comment">/* USB - Function Reset Request Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="comment">//values of USBVECINT when USB-interrupt occured</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define     USBVECINT_NONE                     0x00</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PWR_DROP                 0x02</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PLL_LOCK                 0x04</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PLL_SIGNAL               0x06</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PLL_RANGE                0x08</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PWR_VBUSOn               0x0A</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_PWR_VBUSOff              0x0C</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_USB_TIMESTAMP            0x10</span></div>
<div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT0          0x12</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT0         0x14</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_RSTR                     0x16</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_SUSR                     0x18</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_RESR                     0x1A</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_SETUP_PACKET_RECEIVED    0x20</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_STPOW_PACKET_RECEIVED    0x22</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT1          0x24</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT2          0x26</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT3          0x28</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT4          0x2A</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT5          0x2C</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT6          0x2E</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_INPUT_ENDPOINT7          0x30</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT1         0x32</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT2         0x34</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT3         0x36</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT4         0x38</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT5         0x3A</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT6         0x3C</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define     USBVECINT_OUTPUT_ENDPOINT7         0x3E</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;</div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">/* USB Operation Registers */</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">/* ========================================================================= */</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;</div>
<div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define OFS_USBIEPSIZXY_7     (0x23FFu)    </span><span class="comment">/* Input Endpoint_7: X/Y-buffer size  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_7      (0x23FEu)    </span><span class="comment">/* Input Endpoint_7: Y-byte count  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_7      (0x23FDu)    </span><span class="comment">/* Input Endpoint_7: Y-buffer base addr.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23FCu)   /* Not used  */</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="comment">//#define    Spare_O    (0x23FBu)   /* Not used  */</span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_7      (0x23FAu)    </span><span class="comment">/* Input Endpoint_7: X-byte count  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_7      (0x23F9u)    </span><span class="comment">/* Input Endpoint_7: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_7       (0x23F8u)    </span><span class="comment">/* Input Endpoint_7: Configuration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_6     (0x23F7u)    </span><span class="comment">/* Input Endpoint_6: X/Y-buffer size  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_6      (0x23F6u)    </span><span class="comment">/* Input Endpoint_6: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_6      (0x23F5u)    </span><span class="comment">/* Input Endpoint_6: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23F4u)   /* Not used  */</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="comment">//#define    Spare_O    (0x23F3u)   /* Not used  */</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_6      (0x23F2u)    </span><span class="comment">/* Input Endpoint_6: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_6      (0x23F1u)    </span><span class="comment">/* Input Endpoint_6: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_6       (0x23F0u)    </span><span class="comment">/* Input Endpoint_6: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_5     (0x23EFu)    </span><span class="comment">/* Input Endpoint_5: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_5      (0x23EEu)    </span><span class="comment">/* Input Endpoint_5: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_5      (0x23EDu)    </span><span class="comment">/* Input Endpoint_5: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23ECu)   /* Not used */</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="comment">//#define    Spare_O    (0x23EBu)   /* Not used */</span></div>
<div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_5      (0x23EAu)    </span><span class="comment">/* Input Endpoint_5: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_5      (0x23E9u)    </span><span class="comment">/* Input Endpoint_5: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_5       (0x23E8u)    </span><span class="comment">/* Input Endpoint_5: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_4     (0x23E7u)    </span><span class="comment">/* Input Endpoint_4: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_4      (0x23E6u)    </span><span class="comment">/* Input Endpoint_4: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_4      (0x23E5u)    </span><span class="comment">/* Input Endpoint_4: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23E4u)   /* Not used */</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="comment">//#define    Spare_O    (0x23E3u)   /* Not used */</span></div>
<div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_4      (0x23E2u)    </span><span class="comment">/* Input Endpoint_4: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_4      (0x23E1u)    </span><span class="comment">/* Input Endpoint_4: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_4       (0x23E0u)    </span><span class="comment">/* Input Endpoint_4: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_3     (0x23DFu)    </span><span class="comment">/* Input Endpoint_3: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_3      (0x23DEu)    </span><span class="comment">/* Input Endpoint_3: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_3      (0x23DDu)    </span><span class="comment">/* Input Endpoint_3: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23DCu)   /* Not used */</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="comment">//#define    Spare_O    (0x23DBu)   /* Not used */</span></div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_3      (0x23DAu)    </span><span class="comment">/* Input Endpoint_3: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_3      (0x23D9u)    </span><span class="comment">/* Input Endpoint_3: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_3       (0x23D8u)    </span><span class="comment">/* Input Endpoint_3: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_2     (0x23D7u)    </span><span class="comment">/* Input Endpoint_2: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_2      (0x23D6u)    </span><span class="comment">/* Input Endpoint_2: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_2      (0x23D5u)    </span><span class="comment">/* Input Endpoint_2: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23D4u)   /* Not used */</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="comment">//#define    Spare_O    (0x23D3u)   /* Not used */</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_2      (0x23D2u)    </span><span class="comment">/* Input Endpoint_2: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_2      (0x23D1u)    </span><span class="comment">/* Input Endpoint_2: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_2       (0x23D0u)    </span><span class="comment">/* Input Endpoint_2: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPSIZXY_1     (0x23CFu)    </span><span class="comment">/* Input Endpoint_1: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBCTY_1      (0x23CEu)    </span><span class="comment">/* Input Endpoint_1: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAY_1      (0x23CDu)    </span><span class="comment">/* Input Endpoint_1: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23CCu)   /* Not used */</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="comment">//#define    Spare_O    (0x23CBu)   /* Not used */</span></div>
<div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">#define OFS_USBIEPBCTX_1      (0x23CAu)    </span><span class="comment">/* Input Endpoint_1: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPBBAX_1      (0x23C9u)    </span><span class="comment">/* Input Endpoint_1: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEPCNF_1       (0x23C8u)    </span><span class="comment">/* Input Endpoint_1: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor"></span><span class="comment">//#define       (0x23C7)_O   /* */</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="comment">//#define     RESERVED_O      (0x1C00u)    /* */</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="comment">//#define       (0x23C0)_O   /* */</span></div>
<div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define OFS_USBOEPSIZXY_7     (0x23BFu)    </span><span class="comment">/* Output Endpoint_7: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_7      (0x23BEu)    </span><span class="comment">/* Output Endpoint_7: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_7      (0x23BDu)    </span><span class="comment">/* Output Endpoint_7: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23BCu)   /* Not used */</span></div>
<div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">//#define    Spare_O    (0x23BBu)   /* Not used */</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_7      (0x23BAu)    </span><span class="comment">/* Output Endpoint_7: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_7      (0x23B9u)    </span><span class="comment">/* Output Endpoint_7: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_7       (0x23B8u)   </span><span class="comment">/* Output Endpoint_7: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_6     (0x23B7u)    </span><span class="comment">/* Output Endpoint_6: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_6      (0x23B6u)    </span><span class="comment">/* Output Endpoint_6: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_6      (0x23B5u)    </span><span class="comment">/* Output Endpoint_6: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23B4u)   /* Not used */</span></div>
<div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="comment">//#define    Spare_O    (0x23B3u)   /* Not used */</span></div>
<div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_6      (0x23B2u)    </span><span class="comment">/* Output Endpoint_6: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_6      (0x23B1u)    </span><span class="comment">/* Output Endpoint_6: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_6       (0x23B0u)    </span><span class="comment">/* Output Endpoint_6: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_5     (0x23AFu)    </span><span class="comment">/* Output Endpoint_5: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_5      (0x23AEu)    </span><span class="comment">/* Output Endpoint_5: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_5      (0x23ADu)    </span><span class="comment">/* Output Endpoint_5: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23ACu)   /* Not used */</span></div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="comment">//#define    Spare_O    (0x23ABu)   /* Not used */</span></div>
<div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_5      (0x23AAu)    </span><span class="comment">/* Output Endpoint_5: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_5      (0x23A9u)    </span><span class="comment">/* Output Endpoint_5: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_5       (0x23A8u)    </span><span class="comment">/* Output Endpoint_5: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_4     (0x23A7u)    </span><span class="comment">/* Output Endpoint_4: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_4      (0x23A6u)    </span><span class="comment">/* Output Endpoint_4: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_4      (0x23A5u)    </span><span class="comment">/* Output Endpoint_4: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x23A4u)   /* Not used */</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="comment">//#define    Spare_O    (0x23A3u)   /* Not used */</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_4      (0x23A2u)    </span><span class="comment">/* Output Endpoint_4: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_4      (0x23A1u)    </span><span class="comment">/* Output Endpoint_4: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_4       (0x23A0u)    </span><span class="comment">/* Output Endpoint_4: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_3     (0x239Fu)    </span><span class="comment">/* Output Endpoint_3: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_3      (0x239Eu)    </span><span class="comment">/* Output Endpoint_3: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_3      (0x239Du)    </span><span class="comment">/* Output Endpoint_3: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x239Cu)   /* Not used */</span></div>
<div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="comment">//#define    Spare_O    (0x239Bu)   /* Not used */</span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_3      (0x239Au)    </span><span class="comment">/* Output Endpoint_3: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_3      (0x2399u)    </span><span class="comment">/* Output Endpoint_3: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_3       (0x2398u)    </span><span class="comment">/* Output Endpoint_3: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_2     (0x2397u)    </span><span class="comment">/* Output Endpoint_2: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_2      (0x2396u)    </span><span class="comment">/* Output Endpoint_2: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_2      (0x2395u)    </span><span class="comment">/* Output Endpoint_2: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x2394u)   /* Not used */</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="comment">//#define    Spare_O    (0x2393u)   /* Not used */</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_2      (0x2392u)    </span><span class="comment">/* Output Endpoint_2: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_2      (0x2391u)    </span><span class="comment">/* Output Endpoint_2: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_2       (0x2390u)    </span><span class="comment">/* Output Endpoint_2: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPSIZXY_1     (0x238Fu)    </span><span class="comment">/* Output Endpoint_1: X/Y-buffer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBCTY_1      (0x238Eu)    </span><span class="comment">/* Output Endpoint_1: Y-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAY_1      (0x238Du)    </span><span class="comment">/* Output Endpoint_1: Y-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor"></span><span class="comment">//#define    Spare_O    (0x238Cu)   /* Not used */</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">//#define    Spare_O    (0x238Bu)   /* Not used */</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define OFS_USBOEPBCTX_1      (0x238Au)    </span><span class="comment">/* Output Endpoint_1: X-byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPBBAX_1      (0x2389u)    </span><span class="comment">/* Output Endpoint_1: X-buffer base addr. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEPCNF_1       (0x2388u)    </span><span class="comment">/* Output Endpoint_1: Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBSUBLK          (0x2380u)    </span><span class="comment">/* Setup Packet Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBIEP0BUF        (0x2378u)    </span><span class="comment">/* Input endpoint_0 buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBOEP0BUF        (0x2370u)    </span><span class="comment">/* Output endpoint_0 buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_USBTOPBUFF        (0x236Fu)    </span><span class="comment">/* Top of buffer space */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor"></span><span class="comment">//         (1904 Bytes)               /* Buffer space */</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define OFS_USBSTABUFF        (0x1C00u)    </span><span class="comment">/* Start of buffer space */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="comment">/* USBIEPCNF_n Control Bits */</span></div>
<div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">/* USBOEPCNF_n Control Bits */</span></div>
<div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="comment">//#define RESERVED       (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="comment">//#define RESERVED       (0x0001u)  /* USB -  */</span></div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define DBUF           (0x0010u)  </span><span class="comment">/* USB - Double Buffer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor"></span><span class="comment">//#define RESERVED       (0x0040u)  /* USB -  */</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;</div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="comment">/* USBIEPBCNT_n Control Bits */</span></div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="comment">/* USBOEPBCNT_n Control Bits */</span></div>
<div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define CNT4           (0x0010u)  </span><span class="comment">/* USB - Byte Count Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNT5           (0x0020u)  </span><span class="comment">/* USB - Byte Count Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CNT6           (0x0040u)  </span><span class="comment">/* USB - Byte Count Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="comment">* USCI Ax</span></div>
<div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_USCI_Ax__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Ax Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_L        OFS_UCAxCTLW0</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_H        OFS_UCAxCTLW0+1</span></div>
<div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL1            UCAxCTLW0_L  </span><span class="comment">/* USCI Ax Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL0            UCAxCTLW0_H  </span><span class="comment">/* USCI Ax Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW           (0x0006u)  </span><span class="comment">/* USCI Ax Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_L          OFS_UCAxBRW</span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_H          OFS_UCAxBRW+1</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0           (0x0006u)</span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1           (0x0007u)</span></div>
<div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR0             UCAxBRW_L </span><span class="comment">/* USCI Ax Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR1             UCAxBRW_H </span><span class="comment">/* USCI Ax Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2209c2f9030e2cfa108e8341eeb2c7a"> 8840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTL          (0x0008u)  </span><span class="comment">/* USCI Ax Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4839785657c752372f7f0794647008ee"> 8841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTAT          (0x000Au)  </span><span class="comment">/* USCI Ax Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Ax Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Ax Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxABCTL         (0x0010u)  </span><span class="comment">/* USCI Ax LIN Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL         (0x0012u)  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_L        OFS_UCAxIRCTL</span></div>
<div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_H        OFS_UCAxIRCTL+1</span></div>
<div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRTCTL        (0x0012u)</span></div>
<div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRRCTL        (0x0013u)</span></div>
<div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRTCTL          UCAxIRCTL_L  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRRCTL          UCAxIRCTL_H  </span><span class="comment">/* USCI Ax IrDA Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150"> 8852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL          (0x001Cu)  </span><span class="comment">/* USCI Ax Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfeb9fabf573d7ddb97ec53ab5325422"> 8853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL_L         OFS_UCAxICTL</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d0ed58a6dfedfda922239ceb140f251"> 8854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL_H         OFS_UCAxICTL+1</span></div>
<div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE            (0x001Cu)</span></div>
<div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG           (0x001Du)</span></div>
<div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af42ec6752c4d84906c1aedf8f3f8a71e"> 8857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIE              UCAxICTL_L  </span><span class="comment">/* USCI Ax Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13005d30f82a07f30b3815746ed49807"> 8858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIFG             UCAxICTL_H  </span><span class="comment">/* USCI Ax Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV            (0x001Eu)  </span><span class="comment">/* USCI Ax Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_L   OFS_UCAxCTLW0__SPI</span></div>
<div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_H   OFS_UCAxCTLW0__SPI+1</span></div>
<div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_L     OFS_UCAxBRW__SPI</span></div>
<div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_H     OFS_UCAxBRW__SPI+1</span></div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2ed6a2e1d41b7c760744143521771c6"> 8871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTL__SPI     (0x0008u)</span></div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a593aca120d20e0ef9c3ccdcd477e7987"> 8872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTAT__SPI     (0x000Au)</span></div>
<div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222"> 8875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL__SPI     (0x001Cu)</span></div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb7ab0a93f43ceecee906a9f5729a89b"> 8876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL__SPI_L    OFS_UCAxICTL__SPI</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a215e8441c6e56b6e37f949f17de19742"> 8877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxICTL__SPI_H    OFS_UCAxICTL__SPI+1</span></div>
<div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__SPI       (0x001Cu)</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__SPI      (0x001Du)</span></div>
<div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV__SPI       (0x001Eu)</span></div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="comment">* USCI Bx</span></div>
<div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_USCI_Bx__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_L   OFS_UCBxCTLW0__SPI</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_H   OFS_UCBxCTLW0__SPI+1</span></div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_L     OFS_UCBxBRW__SPI</span></div>
<div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_H     OFS_UCBxBRW__SPI+1</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad44a9ac84f9614ceb22101195d48911"> 8898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTAT__SPI     (0x000Au)</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731"> 8901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL__SPI     (0x001Cu)</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae07cf125398f0f6fff05367950cb7344"> 8902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL__SPI_L    OFS_UCBxICTL__SPI</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bed3a2107d82165c5924cdf1a7ad8e4"> 8903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL__SPI_H    OFS_UCBxICTL__SPI+1</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI       (0x001Cu)</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI      (0x001Du)</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV__SPI       (0x001Eu)</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Bx Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_L        OFS_UCBxCTLW0</span></div>
<div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_H        OFS_UCBxCTLW0+1</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL1            UCBxCTLW0_L  </span><span class="comment">/* USCI Bx Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL0            UCBxCTLW0_H  </span><span class="comment">/* USCI Bx Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW           (0x0006u)  </span><span class="comment">/* USCI Bx Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_L          OFS_UCBxBRW</span></div>
<div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_H          OFS_UCBxBRW+1</span></div>
<div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0           (0x0006u)</span></div>
<div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1           (0x0007u)</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR0             UCBxBRW_L </span><span class="comment">/* USCI Bx Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR1             UCBxBRW_H </span><span class="comment">/* USCI Bx Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0c0893987c537e1b809754dd43e34d9"> 8922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTAT          (0x000Au)  </span><span class="comment">/* USCI Bx Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Bx Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Bx Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2"> 8925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA         (0x0010u)  </span><span class="comment">/* USCI Bx I2C Own Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2c39f4dcc359ebf018fc4e079b3aa1c"> 8926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA_L        OFS_UCBxI2COA</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36f68d80836220b7b9e3ed4cf6123d5a"> 8927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA_H        OFS_UCBxI2COA+1</span></div>
<div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA         (0x0012u)  </span><span class="comment">/* USCI Bx I2C Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_L        OFS_UCBxI2CSA</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_H        OFS_UCBxI2CSA+1</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3"> 8931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL          (0x001Cu)  </span><span class="comment">/* USCI Bx Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5da5a5cf2e59593093f0808e5758e55"> 8932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL_L         OFS_UCBxICTL</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a920df2bf75d02ba8b89b3bcbb71be0ea"> 8933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxICTL_H         OFS_UCBxICTL+1</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE            (0x001Cu)</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG           (0x001Du)</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacec46ae470cfd8f2f6f42b8f3975615"> 8936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxIE              UCBxICTL_L  </span><span class="comment">/* USCI Bx Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c077765d190477b08312f4e73a6f7b4"> 8937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxIFG             UCBxICTL_H  </span><span class="comment">/* USCI Bx Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV            (0x001Eu)  </span><span class="comment">/* USCI Bx Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if (defined(__MSP430_HAS_USCI_Ax__) || defined(__MSP430_HAS_USCI_Bx__))</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="comment">// UCAxCTL0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define UCPEN               (0x80)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR               (0x40)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB               (0x20)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT              (0x10)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB               (0x08)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1             (0x04)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0             (0x02)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC              (0x01)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="comment">// UCxxCTL0 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define UCCKPH              (0x80)    </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCKPL              (0x40)    </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMST               (0x08)    </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="comment">// UCBxCTL0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define UCA10               (0x80)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10             (0x40)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM                (0x20)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x10)    /* reserved */</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">#define UCMODE_0            (0x00)    </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_1            (0x02)    </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_2            (0x04)    </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_3            (0x06)    </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="comment">// UCAxCTL1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">#define UCSSEL1             (0x80)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0             (0x40)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE             (0x20)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE             (0x10)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM              (0x08)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR            (0x04)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK             (0x02)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST             (0x01)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="comment">// UCxxCTL1 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="comment">//#define res               (0x20)    /* reserved */</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="comment">//#define res               (0x10)    /* reserved */</span></div>
<div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="comment">//#define res               (0x08)    /* reserved */</span></div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">//#define res               (0x04)    /* reserved */</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;</div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="comment">// UCBxCTL1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="comment">//#define res               (0x20)    /* reserved */</span></div>
<div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define UCTR                (0x10)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK            (0x08)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP             (0x04)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT             (0x02)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_0            (0x00)    </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_1            (0x40)    </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_2            (0x80)    </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_3            (0xC0)    </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__UCLK        (0x00)    </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__ACLK        (0x40)    </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__SMCLK       (0x80)    </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="comment">/* UCAxMCTL Control Bits */</span></div>
<div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define UCBRF3              (0x80)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2              (0x40)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1              (0x20)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0              (0x10)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2              (0x08)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1              (0x04)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0              (0x02)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16              (0x01)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define UCBRF_0             (0x00)    </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_1             (0x10)    </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_2             (0x20)    </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_3             (0x30)    </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_4             (0x40)    </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_5             (0x50)    </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_6             (0x60)    </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_7             (0x70)    </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_8             (0x80)    </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_9             (0x90)    </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_10            (0xA0)    </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_11            (0xB0)    </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_12            (0xC0)    </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_13            (0xD0)    </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_14            (0xE0)    </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_15            (0xF0)    </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814c0b45d1f6fc0d1ce4ffb989ef4109"> 9026</a></span>&#160;<span class="preprocessor">#define UCBRS_0             (0x00)    </span><span class="comment">/* USCI Second Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcfe685f67a15683b1729540697fd430"> 9027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_1             (0x02)    </span><span class="comment">/* USCI Second Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae9529b17505fc526b793694453a755c"> 9028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_2             (0x04)    </span><span class="comment">/* USCI Second Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a695a424a15af787bf22d46aae6af4e"> 9029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_3             (0x06)    </span><span class="comment">/* USCI Second Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c5dd6e1c6869863e15dc3ab96f6ee0e"> 9030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_4             (0x08)    </span><span class="comment">/* USCI Second Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e04e49c1a7f3c15f228317f82c271ab"> 9031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_5             (0x0A)    </span><span class="comment">/* USCI Second Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1fc9e86d44fbbd9dbfb340a3e04a224"> 9032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_6             (0x0C)    </span><span class="comment">/* USCI Second Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26ab12c05ce35bd334c9076407468bcd"> 9033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS_7             (0x0E)    </span><span class="comment">/* USCI Second Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">/* UCAxSTAT Control Bits */</span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define UCLISTEN            (0x80)    </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCFE                (0x40)    </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOE                (0x20)    </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPE                (0x10)    </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRK               (0x08)    </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXERR             (0x04)    </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDR              (0x02)    </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBUSY              (0x01)    </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIDLE              (0x02)    </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="comment">/* UCBxSTAT Control Bits */</span></div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define UCSCLLOW            (0x40)    </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGC                (0x20)    </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBBUSY             (0x10)    </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="comment">/* UCAxIRTCTL Control Bits */</span></div>
<div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define UCIRTXPL5           (0x80)    </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4           (0x40)    </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3           (0x20)    </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2           (0x10)    </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1           (0x08)    </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0           (0x04)    </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK           (0x02)    </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN              (0x01)    </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">/* UCAxIRRCTL Control Bits */</span></div>
<div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define UCIRRXFL5           (0x80)    </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4           (0x40)    </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3           (0x20)    </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2           (0x10)    </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1           (0x08)    </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0           (0x04)    </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL            (0x02)    </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE            (0x01)    </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define UCDELIM1            (0x20)    </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDELIM0            (0x10)    </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTOE              (0x08)    </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBTOE              (0x04)    </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define UCABDEN             (0x01)    </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define UCGCEN              (0x8000u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define UCGCEN_H            (0x0080u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define UCSA9               (0x0200u)  </span><span class="comment">/* I2C Slave Address 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8               (0x0100u)  </span><span class="comment">/* I2C Slave Address 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA7               (0x0080u)  </span><span class="comment">/* I2C Slave Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6               (0x0040u)  </span><span class="comment">/* I2C Slave Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5               (0x0020u)  </span><span class="comment">/* I2C Slave Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4               (0x0010u)  </span><span class="comment">/* I2C Slave Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3               (0x0008u)  </span><span class="comment">/* I2C Slave Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2               (0x0004u)  </span><span class="comment">/* I2C Slave Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1               (0x0002u)  </span><span class="comment">/* I2C Slave Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0               (0x0001u)  </span><span class="comment">/* I2C Slave Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define UCSA7_L             (0x0080u)  </span><span class="comment">/* I2C Slave Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6_L             (0x0040u)  </span><span class="comment">/* I2C Slave Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5_L             (0x0020u)  </span><span class="comment">/* I2C Slave Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4_L             (0x0010u)  </span><span class="comment">/* I2C Slave Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3_L             (0x0008u)  </span><span class="comment">/* I2C Slave Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2_L             (0x0004u)  </span><span class="comment">/* I2C Slave Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1_L             (0x0002u)  </span><span class="comment">/* I2C Slave Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0_L             (0x0001u)  </span><span class="comment">/* I2C Slave Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define UCSA9_H             (0x0002u)  </span><span class="comment">/* I2C Slave Address 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8_H             (0x0001u)  </span><span class="comment">/* I2C Slave Address 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="comment">/* UCAxIE Control Bits */</span></div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define UCTXIE              (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE              (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="comment">/* UCAxIE Control Bits */</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define UCTXIE_L            (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE_L            (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">/* UCBxIE Control Bits */</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define UCNACKIE            (0x0020u)  </span><span class="comment">/* NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE              (0x0010u)  </span><span class="comment">/* Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE             (0x0008u)  </span><span class="comment">/* STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE              (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE              (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="comment">/* UCBxIE Control Bits */</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678cd44dfc3467185ec11e8301cd5fbf"> 9152</a></span>&#160;<span class="preprocessor">#define UCNACKIE_L          (0x0020u)  </span><span class="comment">/* NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b3a6045ac7205a60814a2330521f5ec"> 9153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE_L            (0x0010u)  </span><span class="comment">/* Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa9668ac2e61ba456b4414782f260635"> 9154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE_L           (0x0008u)  </span><span class="comment">/* STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7cdb15c2fc93cbdd908b1b2e6b3acf"> 9155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE_L           (0x0004u)  </span><span class="comment">/* START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65fb768d8a7060a605ae3093840d45e6"> 9156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE_L            (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5b51cf035e2e4e1985df32aeeb022b7"> 9157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE_L            (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="comment">/* UCAxIFG Control Bits */</span></div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/* UCAxIFG Control Bits */</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor">#define UCTXIFG_L           (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG_L           (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define UCNACKIFG           (0x0020u)  </span><span class="comment">/* NAK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG             (0x0010u)  </span><span class="comment">/* Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG            (0x0008u)  </span><span class="comment">/* STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c402809277e636c77a22f29c97736ef"> 9176</a></span>&#160;<span class="preprocessor">#define UCNACKIFG_L         (0x0020u)  </span><span class="comment">/* NAK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39f9c3ce6faaec983fd42668634854eb"> 9177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG_L           (0x0010u)  </span><span class="comment">/* Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f691255b56aec9aebb2b1afbb58b986"> 9178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG_L          (0x0008u)  </span><span class="comment">/* STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a470291e84760b788f16d79cf5f08fcba"> 9179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG_L          (0x0004u)  </span><span class="comment">/* START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d0427d0e5cf72b5dfdb7bea67f966e5"> 9180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG_L           (0x0002u)  </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2adac5df849d129e8a3ba9633aec248"> 9181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG_L           (0x0001u)  </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="comment">/* USCI Definitions */</span></div>
<div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="preprocessor">#define USCI_NONE           (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1377a640056f94dbbc03872478d2dd35"> 9185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UCRXIFG        (0x0002u)    </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54e0fdd7d1c9d92a3579ca6bfc807b18"> 9186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UCTXIFG        (0x0004u)    </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCALIFG    (0x0002u)    </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCNACKIFG  (0x0004u)    </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTTIFG   (0x0006u)    </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTPIFG   (0x0008u)    </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafa7fd3f28a878849528b7590ba6b03a"> 9191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG    (0x000Au)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbdd444514b867ce39ea944f51d3add9"> 9192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG    (0x000Cu)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="comment">* USCI Ax</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Ax__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0"> 9200</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Ax Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3"> 9201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_L        OFS_UCAxCTLW0</span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755"> 9202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0_H        OFS_UCAxCTLW0+1</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532"> 9203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249"> 9204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af396abaeff770866497e753364c379dd"> 9205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL1            UCAxCTLW0_L  </span><span class="comment">/* USCI Ax Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91"> 9206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxCTL0            UCAxCTLW0_H  </span><span class="comment">/* USCI Ax Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793"> 9207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1         (0x0002u)  </span><span class="comment">/* USCI Ax Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d"> 9208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_L        OFS_UCAxCTLW1</span></div>
<div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa"> 9209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW1_H        OFS_UCAxCTLW1+1</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709"> 9210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW           (0x0006u)  </span><span class="comment">/* USCI Ax Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750"> 9211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_L          OFS_UCAxBRW</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86"> 9212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW_H          OFS_UCAxBRW+1</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb"> 9213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0           (0x0006u)</span></div>
<div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206"> 9214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1           (0x0007u)</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944"> 9215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR0             UCAxBRW_L </span><span class="comment">/* USCI Ax Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d"> 9216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxBR1             UCAxBRW_H </span><span class="comment">/* USCI Ax Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c"> 9217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW         (0x0008u)  </span><span class="comment">/* USCI Ax Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc"> 9218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_L        OFS_UCAxMCTLW</span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1"> 9219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxMCTLW_H        OFS_UCAxMCTLW+1</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c"> 9220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW         (0x000Au)  </span><span class="comment">/* USCI Ax Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0"> 9221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Ax Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8"> 9222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_L        OFS_UCAxRXBUF</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c"> 9223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF_H        OFS_UCAxRXBUF+1</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762"> 9224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Ax Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d"> 9225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_L        OFS_UCAxTXBUF</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4"> 9226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF_H        OFS_UCAxTXBUF+1</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d"> 9227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxABCTL         (0x0010u)  </span><span class="comment">/* USCI Ax LIN Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba"> 9228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL         (0x0012u)  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2"> 9229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_L        OFS_UCAxIRCTL</span></div>
<div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487"> 9230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRCTL_H        OFS_UCAxIRCTL+1</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7"> 9231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRTCTL        (0x0012u)</span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009"> 9232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIRRCTL        (0x0013u)</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1"> 9233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRTCTL          UCAxIRCTL_L  </span><span class="comment">/* USCI Ax IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51"> 9234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCAxIRRCTL          UCAxIRCTL_H  </span><span class="comment">/* USCI Ax IrDA Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470"> 9235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE            (0x001Au)  </span><span class="comment">/* USCI Ax Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c"> 9236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_L           OFS_UCAxIE</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11"> 9237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE_H           OFS_UCAxIE+1</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0"> 9238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG           (0x001Cu)  </span><span class="comment">/* USCI Ax Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361"> 9239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_L          OFS_UCAxIFG</span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c"> 9240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG_H          OFS_UCAxIFG+1</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25"> 9241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART      (0x001Au)</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f"> 9242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_L     OFS_UCAxIE__UART</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733"> 9243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__UART_H     OFS_UCAxIE__UART+1</span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48"> 9244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART     (0x001Cu)</span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70"> 9245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_L    OFS_UCAxIFG__UART</span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e"> 9246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__UART_H    OFS_UCAxIFG__UART+1</span></div>
<div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b"> 9247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV            (0x001Eu)  </span><span class="comment">/* USCI Ax Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617"> 9249</a></span>&#160;<span class="preprocessor">#define OFS_UCAxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b"> 9250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_L   OFS_UCAxCTLW0__SPI</span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0"> 9251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTLW0__SPI_H   OFS_UCAxCTLW0__SPI+1</span></div>
<div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3"> 9252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937"> 9253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66"> 9254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917"> 9255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_L     OFS_UCAxBRW__SPI</span></div>
<div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3"> 9256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBRW__SPI_H     OFS_UCAxBRW__SPI+1</span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16"> 9257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804"> 9258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2"> 9259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxSTATW__SPI    (0x000Au)</span></div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9"> 9260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741"> 9261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_L   OFS_UCAxRXBUF__SPI</span></div>
<div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c"> 9262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxRXBUF__SPI_H   OFS_UCAxRXBUF__SPI+1</span></div>
<div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694"> 9263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c"> 9264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_L   OFS_UCAxTXBUF__SPI</span></div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47459defe879eb616497a9237fd33767"> 9265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxTXBUF__SPI_H   OFS_UCAxTXBUF__SPI+1</span></div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5"> 9266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIE__SPI       (0x001Au)</span></div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf"> 9267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIFG__SPI      (0x001Cu)</span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66"> 9268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCAxIV__SPI       (0x001Eu)</span></div>
<div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="comment">* USCI Bx</span></div>
<div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_EUSCI_Bx__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4"> 9276</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0__SPI    (0x0000u)</span></div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655"> 9277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_L   OFS_UCBxCTLW0__SPI</span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9"> 9278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0__SPI_H   OFS_UCBxCTLW0__SPI+1</span></div>
<div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2"> 9279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0__SPI     (0x0001u)</span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93"> 9280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1__SPI     (0x0000u)</span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b"> 9281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI      (0x0006u)</span></div>
<div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe"> 9282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_L     OFS_UCBxBRW__SPI</span></div>
<div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78"> 9283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW__SPI_H     OFS_UCBxBRW__SPI+1</span></div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9"> 9284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0__SPI      (0x0006u)</span></div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce"> 9285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1__SPI      (0x0007u)</span></div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05"> 9286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI    (0x0008u)</span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452"> 9287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_L   OFS_UCBxSTATW__SPI</span></div>
<div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e"> 9288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__SPI_H   OFS_UCBxSTATW__SPI+1</span></div>
<div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e"> 9289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI    (0x000Cu)</span></div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1"> 9290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_L   OFS_UCBxRXBUF__SPI</span></div>
<div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75"> 9291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF__SPI_H   OFS_UCBxRXBUF__SPI+1</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8"> 9292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI    (0x000Eu)</span></div>
<div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7"> 9293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_L   OFS_UCBxTXBUF__SPI</span></div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111"> 9294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF__SPI_H   OFS_UCBxTXBUF__SPI+1</span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e"> 9295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI       (0x002Au)</span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d"> 9296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_L      OFS_UCBxIE__SPI</span></div>
<div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467"> 9297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__SPI_H      OFS_UCBxIE__SPI+1</span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c"> 9298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI      (0x002Cu)</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb"> 9299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_L     OFS_UCBxIFG__SPI</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51"> 9300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__SPI_H     OFS_UCBxIFG__SPI+1</span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879"> 9301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV__SPI       (0x002Eu)</span></div>
<div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761"> 9303</a></span>&#160;<span class="preprocessor">#define OFS_UCBxCTLW0         (0x0000u)  </span><span class="comment">/* USCI Bx Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22"> 9304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_L        OFS_UCBxCTLW0</span></div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc"> 9305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW0_H        OFS_UCBxCTLW0+1</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627"> 9306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL0          (0x0001u)</span></div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5"> 9307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTL1          (0x0000u)</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655"> 9308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL1            UCBxCTLW0_L  </span><span class="comment">/* USCI Bx Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2"> 9309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxCTL0            UCBxCTLW0_H  </span><span class="comment">/* USCI Bx Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d"> 9310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1         (0x0002u)  </span><span class="comment">/* USCI Bx Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a"> 9311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_L        OFS_UCBxCTLW1</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd"> 9312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxCTLW1_H        OFS_UCBxCTLW1+1</span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06"> 9313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW           (0x0006u)  </span><span class="comment">/* USCI Bx Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3"> 9314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_L          OFS_UCBxBRW</span></div>
<div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4"> 9315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBRW_H          OFS_UCBxBRW+1</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9"> 9316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR0           (0x0006u)</span></div>
<div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795"> 9317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBR1           (0x0007u)</span></div>
<div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee"> 9318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR0             UCBxBRW_L </span><span class="comment">/* USCI Bx Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe"> 9319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBR1             UCBxBRW_H </span><span class="comment">/* USCI Bx Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d"> 9320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW         (0x0008u)  </span><span class="comment">/* USCI Bx Status Word Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6"> 9321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_L        OFS_UCBxSTATW</span></div>
<div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f"> 9322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW_H        OFS_UCBxSTATW+1</span></div>
<div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8"> 9323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTATW__I2C    (0x0008u)</span></div>
<div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc"> 9324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxSTAT__I2C     (0x0008u)</span></div>
<div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776"> 9325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxBCNT__I2C     (0x0009u)</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303"> 9326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxSTAT            UCBxSTATW_L </span><span class="comment">/* USCI Bx Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254"> 9327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBxBCNT            UCBxSTATW_H </span><span class="comment">/* USCI Bx Byte Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0"> 9328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT         (0x000Au)  </span><span class="comment">/* USCI Bx Byte Counter Threshold Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d"> 9329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_L        OFS_UCBxTBCNT</span></div>
<div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f"> 9330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTBCNT_H        OFS_UCBxTBCNT+1</span></div>
<div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9"> 9331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF         (0x000Cu)  </span><span class="comment">/* USCI Bx Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0"> 9332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_L        OFS_UCBxRXBUF</span></div>
<div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417"> 9333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxRXBUF_H        OFS_UCBxRXBUF+1</span></div>
<div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7"> 9334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF         (0x000Eu)  </span><span class="comment">/* USCI Bx Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211"> 9335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_L        OFS_UCBxTXBUF</span></div>
<div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287"> 9336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxTXBUF_H        OFS_UCBxTXBUF+1</span></div>
<div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83"> 9337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0        (0x0014u)  </span><span class="comment">/* USCI Bx I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898"> 9338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_L       OFS_UCBxI2COA0</span></div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8"> 9339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA0_H       OFS_UCBxI2COA0+1</span></div>
<div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813"> 9340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1        (0x0016u)  </span><span class="comment">/* USCI Bx I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6"> 9341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_L       OFS_UCBxI2COA1</span></div>
<div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b"> 9342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA1_H       OFS_UCBxI2COA1+1</span></div>
<div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2"> 9343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2        (0x0018u)  </span><span class="comment">/* USCI Bx I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448"> 9344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_L       OFS_UCBxI2COA2</span></div>
<div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474"> 9345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA2_H       OFS_UCBxI2COA2+1</span></div>
<div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab"> 9346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3        (0x001Au)  </span><span class="comment">/* USCI Bx I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232"> 9347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_L       OFS_UCBxI2COA3</span></div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955"> 9348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2COA3_H       OFS_UCBxI2COA3+1</span></div>
<div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c"> 9349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX         (0x001Cu)  </span><span class="comment">/* USCI Bx Received Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318"> 9350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_L        OFS_UCBxADDRX</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4"> 9351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDRX_H        OFS_UCBxADDRX+1</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555"> 9352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK       (0x001Eu)  </span><span class="comment">/* USCI Bx Address Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599"> 9353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_L      OFS_UCBxADDMASK</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711"> 9354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxADDMASK_H      OFS_UCBxADDMASK+1</span></div>
<div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962"> 9355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA         (0x0020u)  </span><span class="comment">/* USCI Bx I2C Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3"> 9356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_L        OFS_UCBxI2CSA</span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b"> 9357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxI2CSA_H        OFS_UCBxI2CSA+1</span></div>
<div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82"> 9358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE            (0x002Au)  </span><span class="comment">/* USCI Bx Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348"> 9359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_L           OFS_UCBxIE</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741"> 9360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE_H           OFS_UCBxIE+1</span></div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9"> 9361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG           (0x002Cu)  </span><span class="comment">/* USCI Bx Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467"> 9362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_L          OFS_UCBxIFG</span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9"> 9363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG_H          OFS_UCBxIFG+1</span></div>
<div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9"> 9364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C       (0x002Au)</span></div>
<div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df"> 9365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_L      OFS_UCBxIE__I2C</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94"> 9366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIE__I2C_H      OFS_UCBxIE__I2C+1</span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7"> 9367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C      (0x002Cu)</span></div>
<div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad"> 9368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_L     OFS_UCBxIFG__I2C</span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f"> 9369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIFG__I2C_H     OFS_UCBxIFG__I2C+1</span></div>
<div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545"> 9370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_UCBxIV            (0x002Eu)  </span><span class="comment">/* USCI Bx Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#if (defined(__MSP430_HAS_EUSCI_Ax__) || defined(__MSP430_HAS_EUSCI_Bx__))</span></div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"> 9376</a></span>&#160;<span class="preprocessor">#define UCPEN               (0x8000u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219"> 9377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR               (0x4000u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934"> 9378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB               (0x2000u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4"> 9379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT              (0x1000u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356"> 9380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB               (0x0800u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3"> 9381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1             (0x0400u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54"> 9382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0             (0x0200u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5"> 9383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC              (0x0100u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629"> 9384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL1             (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196"> 9385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0             (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96"> 9386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE             (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc"> 9387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE             (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2"> 9388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM              (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def"> 9389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR            (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a"> 9390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK             (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0"> 9391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST             (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e"> 9394</a></span>&#160;<span class="preprocessor">#define UCSSEL1_L           (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2"> 9395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0_L           (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a"> 9396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE_L           (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c"> 9397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE_L           (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d"> 9398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM_L            (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927"> 9399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR_L          (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528"> 9400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK_L           (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2"> 9401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST_L           (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110"> 9404</a></span>&#160;<span class="preprocessor">#define UCPEN_H             (0x0080u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81"> 9405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR_H             (0x0040u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3"> 9406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB_H             (0x0020u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4"> 9407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT_H            (0x0010u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116"> 9408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB_H             (0x0008u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2"> 9409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1_H           (0x0004u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4"> 9410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0_H           (0x0002u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59"> 9411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC_H            (0x0001u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="comment">// UCxxCTLW0 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd"> 9414</a></span>&#160;<span class="preprocessor">#define UCCKPH              (0x8000u)    </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517"> 9415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCKPL              (0x4000u)    </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870"> 9416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMST               (0x0800u)    </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x0020u)    /* reserved */</span></div>
<div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="comment">//#define res               (0x0010u)    /* reserved */</span></div>
<div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="comment">//#define res               (0x0008u)    /* reserved */</span></div>
<div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="comment">//#define res               (0x0004u)    /* reserved */</span></div>
<div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7"> 9421</a></span>&#160;<span class="preprocessor">#define UCSTEM             (0x0002u)    </span><span class="comment">/* USCI STE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75"> 9424</a></span>&#160;<span class="preprocessor">#define UCA10               (0x8000u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b"> 9425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10             (0x4000u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07"> 9426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM                (0x2000u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a"> 9429</a></span>&#160;<span class="preprocessor">#define UCTXACK             (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd"> 9430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR                (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4"> 9431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK            (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97"> 9432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP             (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02"> 9433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT             (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868"> 9438</a></span>&#160;<span class="preprocessor">#define UCTXACK_L           (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2"> 9439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR_L              (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2"> 9440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK_L          (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774"> 9441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP_L           (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb"> 9442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT_L           (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4"> 9445</a></span>&#160;<span class="preprocessor">#define UCA10_H             (0x0080u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6"> 9446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10_H           (0x0040u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f"> 9447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM_H              (0x0020u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;</div>
<div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228"> 9451</a></span>&#160;<span class="preprocessor">#define UCMODE_0            (0x0000u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08"> 9452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_1            (0x0200u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e"> 9453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_2            (0x0400u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837"> 9454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_3            (0x0600u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056"> 9456</a></span>&#160;<span class="preprocessor">#define UCSSEL_0            (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629"> 9457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_1            (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303"> 9458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_2            (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165"> 9459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_3            (0x00C0u)    </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585"> 9460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__UCLK        (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925"> 9461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__ACLK        (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216"> 9462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__SMCLK       (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245"> 9473</a></span>&#160;<span class="preprocessor">#define UCETXINT            (0x0100u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4"> 9474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO1             (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb"> 9475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0             (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900"> 9476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK           (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d"> 9477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK             (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04500b38737a54221405205c552680dd"> 9478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1             (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c"> 9479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0             (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628"> 9480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2"> 9481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392"> 9484</a></span>&#160;<span class="preprocessor">#define UCCLTO1_L           (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660"> 9485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0_L           (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c"> 9486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK_L         (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef"> 9487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK_L           (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e"> 9488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1_L           (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6"> 9489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0_L           (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15"> 9490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf"> 9491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1"> 9494</a></span>&#160;<span class="preprocessor">#define UCETXINT_H          (0x0001u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b"> 9496</a></span>&#160;<span class="preprocessor">#define UCGLIT_0            (0x0000u)    </span><span class="comment">/* USCI Deglitch time: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa"> 9497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_1            (0x0001u)    </span><span class="comment">/* USCI Deglitch time: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28"> 9498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_2            (0x0002u)    </span><span class="comment">/* USCI Deglitch time: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d"> 9499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_3            (0x0003u)    </span><span class="comment">/* USCI Deglitch time: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a435325b518f7a4c0822549764d414564"> 9501</a></span>&#160;<span class="preprocessor">#define UCASTP_0            (0x0000u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1"> 9502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_1            (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df"> 9503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_2            (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc"> 9504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_3            (0x000Cu)    </span><span class="comment">/* USCI Automatic Stop condition generation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4"> 9506</a></span>&#160;<span class="preprocessor">#define UCCLTO_0            (0x0000u)    </span><span class="comment">/* USCI Clock low timeout: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a"> 9507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_1            (0x0040u)    </span><span class="comment">/* USCI Clock low timeout: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac"> 9508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_2            (0x0080u)    </span><span class="comment">/* USCI Clock low timeout: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60"> 9509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_3            (0x00C0u)    </span><span class="comment">/* USCI Clock low timeout: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef"> 9512</a></span>&#160;<span class="preprocessor">#define UCBRS7              (0x8000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c"> 9513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6              (0x4000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5"> 9514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5              (0x2000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0"> 9515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4              (0x1000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b"> 9516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3              (0x0800u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff"> 9517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2              (0x0400u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500"> 9518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1              (0x0200u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88"> 9519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0              (0x0100u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60"> 9520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF3              (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d"> 9521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2              (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17208d428772ae7445f645966181217a"> 9522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1              (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c"> 9523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0              (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276"> 9524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16              (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd"> 9527</a></span>&#160;<span class="preprocessor">#define UCBRF3_L            (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9"> 9528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2_L            (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de"> 9529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1_L            (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec"> 9530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0_L            (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f"> 9531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16_L            (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd"> 9534</a></span>&#160;<span class="preprocessor">#define UCBRS7_H            (0x0080u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a"> 9535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6_H            (0x0040u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b"> 9536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5_H            (0x0020u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864"> 9537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4_H            (0x0010u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456"> 9538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3_H            (0x0008u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba"> 9539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2_H            (0x0004u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a"> 9540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1_H            (0x0002u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da"> 9541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0_H            (0x0001u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9"> 9543</a></span>&#160;<span class="preprocessor">#define UCBRF_0             (0x00)    </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538"> 9544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_1             (0x10)    </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a"> 9545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_2             (0x20)    </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22"> 9546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_3             (0x30)    </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc"> 9547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_4             (0x40)    </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b"> 9548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_5             (0x50)    </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785"> 9549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_6             (0x60)    </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf"> 9550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_7             (0x70)    </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4"> 9551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_8             (0x80)    </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1"> 9552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_9             (0x90)    </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959"> 9553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_10            (0xA0)    </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c"> 9554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_11            (0xB0)    </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d"> 9555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_12            (0xC0)    </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836"> 9556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_13            (0xD0)    </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267"> 9557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_14            (0xE0)    </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6"> 9558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_15            (0xF0)    </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="comment">/* UCAxSTATW Control Bits */</span></div>
<div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5"> 9561</a></span>&#160;<span class="preprocessor">#define UCLISTEN            (0x0080u)  </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5"> 9562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCFE                (0x0040u)  </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8"> 9563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOE                (0x0020u)  </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57"> 9564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPE                (0x0010u)  </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a"> 9565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRK               (0x0008u)  </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f"> 9566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXERR             (0x0004u)  </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb"> 9567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDR              (0x0002u)  </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67"> 9568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBUSY              (0x0001u)  </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83c683af4314d47842847c90c289f449"> 9569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIDLE              (0x0002u)  </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="comment">/* UCBxSTATW I2C Control Bits */</span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c"> 9572</a></span>&#160;<span class="preprocessor">#define UCBCNT7             (0x8000u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0"> 9573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT6             (0x4000u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93"> 9574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT5             (0x2000u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613"> 9575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT4             (0x1000u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105"> 9576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT3             (0x0800u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425"> 9577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT2             (0x0400u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71"> 9578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT1             (0x0200u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458"> 9579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT0             (0x0100u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89"> 9580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSCLLOW            (0x0040u)  </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7"> 9581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGC                (0x0020u)  </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa"> 9582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBBUSY             (0x0010u)  </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="comment">/* UCBxTBCNT I2C Control Bits */</span></div>
<div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d"> 9585</a></span>&#160;<span class="preprocessor">#define UCTBCNT7            (0x0080u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef"> 9586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT6            (0x0040u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61"> 9587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT5            (0x0020u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1"> 9588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT4            (0x0010u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5"> 9589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT3            (0x0008u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd"> 9590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT2            (0x0004u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce"> 9591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT1            (0x0002u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c"> 9592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT0            (0x0001u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e"> 9595</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5           (0x8000u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647"> 9596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4           (0x4000u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493"> 9597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3           (0x2000u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b"> 9598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2           (0x1000u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2"> 9599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1           (0x0800u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7"> 9600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0           (0x0400u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3"> 9601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL            (0x0200u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71"> 9602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE            (0x0100u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862"> 9603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL5           (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4"> 9604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4           (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2"> 9605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3           (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82"> 9606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2           (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e"> 9607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1           (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965"> 9608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0           (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79"> 9609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK           (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0"> 9610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN              (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed"> 9613</a></span>&#160;<span class="preprocessor">#define UCIRTXPL5_L         (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e"> 9614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4_L         (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d"> 9615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3_L         (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b"> 9616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2_L         (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f"> 9617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1_L         (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8"> 9618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0_L         (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb"> 9619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK_L         (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3"> 9620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN_L            (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c"> 9623</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5_H         (0x0080u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158"> 9624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4_H         (0x0040u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d"> 9625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3_H         (0x0020u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94"> 9626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2_H         (0x0010u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443"> 9627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1_H         (0x0008u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094"> 9628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0_H         (0x0004u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6"> 9629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL_H          (0x0002u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa"> 9630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE_H          (0x0001u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div>
<div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div>
<div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div>
<div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20"> 9635</a></span>&#160;<span class="preprocessor">#define UCDELIM1            (0x20)    </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9"> 9636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDELIM0            (0x10)    </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b"> 9637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTOE              (0x08)    </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045"> 9638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBTOE              (0x04)    </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f"> 9640</a></span>&#160;<span class="preprocessor">#define UCABDEN             (0x01)    </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19"> 9643</a></span>&#160;<span class="preprocessor">#define UCGCEN              (0x8000u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e"> 9667</a></span>&#160;<span class="preprocessor">#define UCGCEN_H            (0x0080u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76"> 9673</a></span>&#160;<span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8"> 9674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8"> 9675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f"> 9676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a"> 9677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000"> 9678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63"> 9679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36"> 9680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5"> 9681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27"> 9682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a"> 9683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58"> 9686</a></span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51"> 9687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027"> 9688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e"> 9689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09"> 9690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3"> 9691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328"> 9692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f"> 9693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229"> 9696</a></span>&#160;<span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4"> 9697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43"> 9698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e"> 9701</a></span>&#160;<span class="preprocessor">#define UCADDRX9            (0x0200u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c"> 9702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8            (0x0100u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a"> 9703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX7            (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8"> 9704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6            (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6"> 9705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5            (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464"> 9706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4            (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3"> 9707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3            (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461"> 9708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2            (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51"> 9709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1            (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e"> 9710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0            (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60"> 9713</a></span>&#160;<span class="preprocessor">#define UCADDRX7_L          (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c"> 9714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6_L          (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331"> 9715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5_L          (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24"> 9716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4_L          (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86"> 9717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3_L          (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c"> 9718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2_L          (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4"> 9719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1_L          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae"> 9720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0_L          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443"> 9723</a></span>&#160;<span class="preprocessor">#define UCADDRX9_H          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388"> 9724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8_H          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8"> 9727</a></span>&#160;<span class="preprocessor">#define UCADDMASK9            (0x0200u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a"> 9728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8            (0x0100u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956"> 9729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK7            (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb"> 9730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6            (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8"> 9731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5            (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6"> 9732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4            (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e"> 9733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3            (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584"> 9734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2            (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341"> 9735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1            (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1"> 9736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0            (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22"> 9739</a></span>&#160;<span class="preprocessor">#define UCADDMASK7_L        (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2"> 9740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6_L        (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f"> 9741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5_L        (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8"> 9742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4_L        (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c"> 9743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3_L        (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9"> 9744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2_L        (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e"> 9745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1_L        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645"> 9746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0_L        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471"> 9749</a></span>&#160;<span class="preprocessor">#define UCADDMASK9_H        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601"> 9750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8_H        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b"> 9753</a></span>&#160;<span class="preprocessor">#define UCSA9               (0x0200u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587"> 9754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8               (0x0100u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4785e47a3bd98904891307075358506b"> 9755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA7               (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6"> 9756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6               (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1"> 9757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5               (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d"> 9758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4               (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae"> 9759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3               (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa"> 9760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2               (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda"> 9761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1               (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10"> 9762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0               (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a"> 9765</a></span>&#160;<span class="preprocessor">#define UCSA7_L             (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63"> 9766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6_L             (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a"> 9767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5_L             (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a903b4f417728853b35198686a347d495"> 9768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4_L             (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2"> 9769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3_L             (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c"> 9770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2_L             (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991"> 9771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1_L             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b"> 9772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0_L             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a"> 9775</a></span>&#160;<span class="preprocessor">#define UCSA9_H             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b"> 9776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8_H             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="comment">/* UCAxIE UART Control Bits */</span></div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f"> 9779</a></span>&#160;<span class="preprocessor">#define UCTXCPTIE           (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Enalble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7"> 9781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE              (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13"> 9782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE              (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="comment">/* UCAxIE/UCBxIE SPI Control Bits */</span></div>
<div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;</div>
<div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="comment">/* UCBxIE I2C Control Bits */</span></div>
<div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1"> 9787</a></span>&#160;<span class="preprocessor">#define UCBIT9IE            (0x4000u)  </span><span class="comment">/* I2C Bit 9 Position Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1642445ea92106e134418b532f51e731"> 9788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE3             (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a727801517f9df1011f147058fc242c48"> 9789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE3             (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16"> 9790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE2             (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd"> 9791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE2             (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca"> 9792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE1             (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2"> 9793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE1             (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28"> 9794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIE            (0x0080u)  </span><span class="comment">/* I2C Clock Low Timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6"> 9795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIE            (0x0040u)  </span><span class="comment">/* I2C Automatic stop assertion interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3"> 9796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIE            (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30"> 9797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE              (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56"> 9798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE             (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d"> 9799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa41617538d722931e262fcf255ead024"> 9800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE0             (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b"> 9801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE0             (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="comment">/* UCAxIFG UART Control Bits */</span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba"> 9804</a></span>&#160;<span class="preprocessor">#define UCTXCPTIFG          (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="comment">/* UCAxIFG/UCBxIFG SPI Control Bits */</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87"> 9810</a></span>&#160;<span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* SPI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8"> 9811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* SPI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c"> 9814</a></span>&#160;<span class="preprocessor">#define UCBIT9IFG           (0x4000u)  </span><span class="comment">/* I2C Bit 9 Possition Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca"> 9815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG3            (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407"> 9816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG3            (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9"> 9817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG2            (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df"> 9818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG2            (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee"> 9819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG1            (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79"> 9820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG1            (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff"> 9821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIFG           (0x0080u)  </span><span class="comment">/* I2C Clock low Timeout interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307"> 9822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIFG           (0x0040u)  </span><span class="comment">/* I2C Byte counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206"> 9823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIFG           (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767"> 9824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG             (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460"> 9825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG            (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf"> 9826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344"> 9827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG0            (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a"> 9828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG0            (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="comment">/* USCI UART Definitions */</span></div>
<div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939"> 9831</a></span>&#160;<span class="preprocessor">#define USCI_NONE            (0x0000u)   </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4774554e16714f447f43e917413e73af"> 9832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCRXIFG    (0x0002u)   </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1"> 9833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXIFG    (0x0004u)   </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b004407145f98a46a558de25541f881"> 9834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCSTTIFG   (0x0006u)   </span><span class="comment">/* USCI UCSTTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165"> 9835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXCPTIFG (0x0008u)   </span><span class="comment">/* USCI UCTXCPTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="comment">/* USCI SPI Definitions */</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103"> 9838</a></span>&#160;<span class="preprocessor">#define USCI_SPI_UCRXIFG    (0x0002u)    </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a"> 9839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_SPI_UCTXIFG    (0x0004u)    </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="comment">/* USCI I2C Definitions */</span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805"> 9842</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCALIFG    (0x0002u)    </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f"> 9843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCNACKIFG  (0x0004u)    </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b"> 9844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTTIFG   (0x0006u)    </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac"> 9845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTPIFG   (0x0008u)    </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a"> 9846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG3   (0x000Au)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada"> 9847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG3   (0x000Cu)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d"> 9848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG2   (0x000Eu)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1"> 9849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG2   (0x0010u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3"> 9850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG1   (0x0012u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e8c573d21174018d886085aad486686"> 9851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG1   (0x0014u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240"> 9852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG0   (0x0016u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e"> 9853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG0   (0x0018u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144"> 9854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBCNTIFG  (0x001Au)    </span><span class="comment">/* USCI I2C Mode: UCBCNTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582"> 9855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCCLTOIFG  (0x001Cu)    </span><span class="comment">/* USCI I2C Mode: UCCLTOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010"> 9856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBIT9IFG  (0x001Eu)    </span><span class="comment">/* USCI I2C Mode: UCBIT9IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor"></span><span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="comment">* WATCHDOG TIMER A</span></div>
<div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#ifdef  __MSP430_HAS_WDT_A__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d"> 9864</a></span>&#160;<span class="preprocessor">#define OFS_WDTCTL            (0x000Cu)  </span><span class="comment">/* Watchdog Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad65c94424e3031e60d3b49463ff4f466"> 9865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_L           OFS_WDTCTL</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d5bf66992071a3ca73295768e6e3b58"> 9866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFS_WDTCTL_H           OFS_WDTCTL+1</span></div>
<div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor"></span><span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div>
<div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36"> 9869</a></span>&#160;<span class="preprocessor">#define WDTIS0              (0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd"> 9870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1              (0x0002u)  </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401"> 9871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2              (0x0004u)  </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94"> 9872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL            (0x0008u)  </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f"> 9873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL            (0x0010u)  </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706"> 9874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0            (0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fa491348630f0b0001a24ec9a0d2df6"> 9875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1            (0x0040u)  </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4"> 9876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD             (0x0080u)  </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div>
<div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a114d6cf83a00f06631ef737d9924a9a4"> 9879</a></span>&#160;<span class="preprocessor">#define WDTIS0_L            (0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadb79f695639192192b31748b58d4f00"> 9880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1_L            (0x0002u)  </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb4754dce12bd3d0beb711f1ed586597"> 9881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS2_L            (0x0004u)  </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acabd203a418fdb3b55f4d39936e0ef00"> 9882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL_L          (0x0008u)  </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbf5c47b2c1b495728a47fca4cf218c7"> 9883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL_L          (0x0010u)  </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f120130540cb8b5a16b7308905618b"> 9884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL0_L          (0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcb1db0be8f682de13462aaab6828a66"> 9885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL1_L          (0x0040u)  </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae608f8908c8b88d33c871e8eb1f08809"> 9886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD_L           (0x0080u)  </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86"> 9888</a></span>&#160;<span class="preprocessor">#define WDTPW               (0x5A00u)</span></div>
<div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce"> 9890</a></span>&#160;<span class="preprocessor">#define WDTIS_0           (0*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad419fd7daba845f5a844bb312128942d"> 9891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_1           (1*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f7c07569badf9caaa17c92878b60f79"> 9892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_2           (2*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa486b8fb8a6c389a281ad295be2112e"> 9893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_3           (3*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc674820fbf1a5caf571a0f1f1e561d1"> 9894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_4           (4*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad436e5db9e5d4644d0fea5e9e8974121"> 9895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_5           (5*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59cdc6b85521efbc5670a68a322f9c59"> 9896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_6           (6*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71542fd9695a3cfec3db23112cf9c73d"> 9897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS_7           (7*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace554c323bb109ac5eeb11331face467"> 9898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__2G         (0*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e20ac12d3387bea286e5727221231f6"> 9899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__128M       (1*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a112e314dca55be7d8a165b98035695ed"> 9900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192K      (2*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd6f768026df1be247dce267b9acf01f"> 9901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512K       (3*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4e447b7eb99626de9023dfd45a7ff24"> 9902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__32K        (4*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0441912e98d06ff722fa49df8497d118"> 9903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__8192       (5*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd332ff8ac6ea6470703013eefd5d94"> 9904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__512        (6*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2be71b51892d0d8df2970df699f4d45f"> 9905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS__64         (7*0x0001u)  </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8"> 9907</a></span>&#160;<span class="preprocessor">#define WDTSSEL_0         (0*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3823c38958f53abb4cdcae9ad063471"> 9908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_1         (1*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b0f69147bc04a806056d23711d3e883"> 9909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_2         (2*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae34548009de80f955195f27ecf843dea"> 9910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL_3         (3*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a85cee2c94cc958d2b37b8944d071e2"> 9911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__SMCLK    (0*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a894b918149fa06ef63d0a4ca835287f3"> 9912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__ACLK     (1*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38"> 9913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL__VLO      (2*0x0020u)  </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div>
<div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04"> 9917</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b"> 9918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b"> 9919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc"> 9920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6"> 9922</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0)                </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e"> 9923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb"> 9924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859"> 9925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor"></span><span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div>
<div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0"> 9928</a></span>&#160;<span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL+WDTIS2)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3"> 9929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS2+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206"> 9930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS2+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef"> 9931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce"> 9933</a></span>&#160;<span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)                         </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698"> 9934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0)                  </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08"> 9935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1)                  </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928"> 9936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">* TLV Descriptors</span></div>
<div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec"> 9943</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_TLV__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90ebe81c73e5c54216ddfd624972a1e9"> 9944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BASE __MSP430_BASEADDRESS_TLV__</span></div>
<div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca"> 9946</a></span>&#160;<span class="preprocessor">#define TLV_START             (0x1A08u)    </span><span class="comment">/* Start Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d"> 9947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_END               (0x1AFFu)    </span><span class="comment">/* End Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfce44c423e1a442442325211403dbd2"> 9949</a></span>&#160;<span class="preprocessor">#define TLV_LDTAG             (0x01)      </span><span class="comment">/*  Legacy descriptor (1xx, 2xx, 4xx families) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece20c9fedfc40f829fba7bbe11c4772"> 9950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_PDTAG             (0x02)      </span><span class="comment">/*  Peripheral discovery descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5e3f9b2bccb75bad5652c44e395dac"> 9951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved3         (0x03)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4741ab60ec343caf1f262d2aa942f43f"> 9952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved4         (0x04)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7"> 9953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_BLANK             (0x05)      </span><span class="comment">/*  Blank descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae44afc4b678039295dddb989012aa0c8"> 9954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved6         (0x06)      </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22a9fa59a7d8e3727234864bcb82c316"> 9955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_Reserved7         (0x07)      </span><span class="comment">/*  Serial Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaec1507ca60b9cefdd050d3d8760778"> 9956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIERECORD         (0x08)      </span><span class="comment">/*  Die Record  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74b01a17793b5bde9e6e16001996e3b4"> 9957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADCCAL            (0x11)      </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a705977844312a275696f04a03d0f8342"> 9958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC12CAL          (0x11)      </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee14810940aa9ee4f2543886d1cb2253"> 9959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_REFCAL            (0x12)      </span><span class="comment">/*  REF calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a437b56896ac8bbd6a752a8a41c9af769"> 9960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_ADC10CAL          (0x13)      </span><span class="comment">/*  ADC10 calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4673c48d6981b108694ce0085ca04170"> 9961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TIMERDCAL         (0x15)      </span><span class="comment">/*  TIMER_D calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace35a875a10e42a450af150d7ee54788"> 9962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEXT            (0xFE)      </span><span class="comment">/*  Tag extender */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a5e6daa859fbdab835deb50cc02d935"> 9963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_TAGEND            (0xFF)      </span><span class="comment">/*  Tag End of Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="comment">* Interrupt Vectors (offset from 0xFF80)</span></div>
<div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;</div>
<div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;</div>
<div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="comment">* End of Modules</span></div>
<div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">#pragma language=default</span></div>
<div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef __msp430F5XX_F6XXGENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
