{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 23:04:22 2022 " "Info: Processing started: Wed Nov 23 23:04:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_goncharov -c timer_goncharov " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timer_goncharov -c timer_goncharov" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_divider " "Info: Found entity 1: mod_divider" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decf.v" { { "Info" "ISGN_ENTITY_NAME" "1 decF " "Info: Found entity 1: decF" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_1 " "Info: Found entity 1: ALTPLL_1" {  } { { "ALTPLL_1.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_mod.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_mod " "Info: Found entity 1: timer_mod" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Info: Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/baud_rate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Info: Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decF decF:inst6 " "Info: Elaborating entity \"decF\" for hierarchy \"decF:inst6\"" {  } { { "timer.bdf" "inst6" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 96 584 712 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decF.v(5) " "Warning (10270): Verilog HDL Case Statement warning at decF.v(5): incomplete case statement has no default case item" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decF.v(4) " "Warning (10240): Verilog HDL Always Construct warning at decF.v(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decF.v(4) " "Info (10041): Inferred latch for \"out\[0\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decF.v(4) " "Info (10041): Inferred latch for \"out\[1\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decF.v(4) " "Info (10041): Inferred latch for \"out\[2\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decF.v(4) " "Info (10041): Inferred latch for \"out\[3\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decF.v(4) " "Info (10041): Inferred latch for \"out\[4\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decF.v(4) " "Info (10041): Inferred latch for \"out\[5\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decF.v(4) " "Info (10041): Inferred latch for \"out\[6\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decF.v(4) " "Info (10041): Inferred latch for \"out\[7\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_divider mod_divider:inst3 " "Info: Elaborating entity \"mod_divider\" for hierarchy \"mod_divider:inst3\"" {  } { { "timer.bdf" "inst3" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 64 416 568 160 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(10) " "Warning (10230): Verilog HDL assignment warning at divider.v(10): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(11) " "Warning (10230): Verilog HDL assignment warning at divider.v(11): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_mod timer_mod:inst " "Info: Elaborating entity \"timer_mod\" for hierarchy \"timer_mod:inst\"" {  } { { "timer.bdf" "inst" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 104 288 408 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate baud_rate:inst9 " "Info: Elaborating entity \"baud_rate\" for hierarchy \"baud_rate:inst9\"" {  } { { "timer.bdf" "inst9" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 120 96 192 216 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_1 ALTPLL_1:inst1 " "Info: Elaborating entity \"ALTPLL_1\" for hierarchy \"ALTPLL_1:inst1\"" {  } { { "timer.bdf" "inst1" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 72 -240 32 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_1:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_1:inst1\|altpll:altpll_component\"" {  } { { "ALTPLL_1.v" "altpll_component" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_1:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_1:inst1\|altpll:altpll_component\"" {  } { { "ALTPLL_1.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_1:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_1:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Info: Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALTPLL_1.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_divider:inst3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_divider:inst3\|Mod0\"" {  } { { "divider.v" "Mod0" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_divider:inst3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_divider:inst3\|Div0\"" {  } { { "divider.v" "Div0" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_divider:inst4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_divider:inst4\|Mod0\"" {  } { { "divider.v" "Mod0" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_divider:inst4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_divider:inst4\|Div0\"" {  } { { "divider.v" "Div0" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mod_divider:inst3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"mod_divider:inst3\|lpm_divide:Mod0\"" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mod_divider:inst3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"mod_divider:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_46m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_46m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_46m " "Info: Found entity 1: lpm_divide_46m" {  } { { "db/lpm_divide_46m.tdf" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/db/lpm_divide_46m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m0f " "Info: Found entity 1: alt_u_div_m0f" {  } { { "db/alt_u_div_m0f.tdf" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/db/alt_u_div_m0f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mod_divider:inst3\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"mod_divider:inst3\|lpm_divide:Div0\"" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mod_divider:inst3\|lpm_divide:Div0 " "Info: Instantiated megafunction \"mod_divider:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1em.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1em " "Info: Found entity 1: lpm_divide_1em" {  } { { "db/lpm_divide_1em.tdf" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/db/lpm_divide_1em.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[6\] " "Warning: LATCH primitive \"decF:inst5\|out\[6\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[5\] " "Warning: LATCH primitive \"decF:inst5\|out\[5\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[4\] " "Warning: LATCH primitive \"decF:inst5\|out\[4\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[3\] " "Warning: LATCH primitive \"decF:inst5\|out\[3\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[2\] " "Warning: LATCH primitive \"decF:inst5\|out\[2\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[1\] " "Warning: LATCH primitive \"decF:inst5\|out\[1\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst5\|out\[0\] " "Warning: LATCH primitive \"decF:inst5\|out\[0\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[6\] " "Warning: LATCH primitive \"decF:inst7\|out\[6\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[5\] " "Warning: LATCH primitive \"decF:inst7\|out\[5\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[4\] " "Warning: LATCH primitive \"decF:inst7\|out\[4\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[3\] " "Warning: LATCH primitive \"decF:inst7\|out\[3\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[2\] " "Warning: LATCH primitive \"decF:inst7\|out\[2\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[1\] " "Warning: LATCH primitive \"decF:inst7\|out\[1\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decF:inst7\|out\[0\] " "Warning: LATCH primitive \"decF:inst7\|out\[0\]\" is permanently enabled" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[6\] " "Warning: Latch decF:inst6\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[5\] " "Warning: Latch decF:inst6\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[4\] " "Warning: Latch decF:inst6\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[3\] " "Warning: Latch decF:inst6\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[2\] " "Warning: Latch decF:inst6\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[1\] " "Warning: Latch decF:inst6\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst6\|out\[0\] " "Warning: Latch decF:inst6\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|sec\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|sec\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[6\] " "Warning: Latch decF:inst8\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[5\] " "Warning: Latch decF:inst8\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[4\] " "Warning: Latch decF:inst8\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[3\] " "Warning: Latch decF:inst8\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[2\] " "Warning: Latch decF:inst8\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[1\] " "Warning: Latch decF:inst8\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decF:inst8\|out\[0\] " "Warning: Latch decF:inst8\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA timer_mod:inst\|min\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal timer_mod:inst\|min\[1\]" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Warning (13410): Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 120 712 888 136 "HEX4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Warning (13410): Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 24 712 888 40 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[7\] VCC " "Warning (13410): Pin \"HEX6\[7\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 312 712 888 328 "HEX6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[7\] VCC " "Warning (13410): Pin \"HEX7\[7\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 216 712 888 232 "HEX7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Info: Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Info: Implemented 207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 23:04:23 2022 " "Info: Processing ended: Wed Nov 23 23:04:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
