Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.158 sec.
INFO-FLOW: Workspace D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls opened at Tue May 20 20:59:48 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.185 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7)
Execute     set_top train_step 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1)
Execute     set_part xc7a100tcsg324-1 
Execute       create_platform xc7a100tcsg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 2.432 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.585 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.652 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.212 seconds; current allocated memory: 264.383 MB.
Execute       set_directive_top train_step -name=train_step 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../src/forward_fw.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/forward_fw.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../src/forward_fw.cpp -foptimization-record-file=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.cpp.clang.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/clang.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5569] unexpected pragma parameter 'depth' (d:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp:8:32)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/.systemc_flag -fix-errors D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.887 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/all.directive.json -fix-errors D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.156 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.534 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.342 seconds; current allocated memory: 267.281 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.g.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.214 sec.
Execute       run_link_or_opt -opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.194 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.136 sec.
Execute       run_link_or_opt -opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_step -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_step -reflow-float-conversion -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.968 sec.
Execute       run_link_or_opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_step 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_step -mllvm -hls-db-dir -mllvm D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,806 Compile/Link D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,806 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 762 Unroll/Inline (step 1) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 299 Unroll/Inline (step 2) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 254 Unroll/Inline (step 3) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 232 Unroll/Inline (step 4) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 234 Array/Struct (step 1) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 234 Array/Struct (step 2) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 242 Array/Struct (step 3) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 250 Array/Struct (step 4) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 272 Array/Struct (step 5) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 256 Performance (step 1) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,506 Performance (step 2) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,506 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,506 Performance (step 3) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,506 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,506 Performance (step 4) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,506 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,610 HW Transforms (step 1) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,610 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,433 HW Transforms (step 2) D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,433 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.232 sec.
INFO: [HLS 214-178] Inlining function 'signum(ap_fixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'forwardHidden(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (../src/forward_fw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'signum(ap_fixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'forwardOutput(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' (../src/forward_fw.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'forwardHidden(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'train_step(unsigned char const*, unsigned char const*, int, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'forwardOutput(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'train_step(unsigned char const*, unsigned char const*, int, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'updateHidden(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'train_step(unsigned char const*, unsigned char const*, int, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'updateOutput(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'train_step(unsigned char const*, unsigned char const*, int, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' (../src/forward_fw.cpp:105:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_pos' (../src/forward_fw.cpp:65:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_neg' (../src/forward_fw.cpp:65:34)
INFO: [HLS 214-241] Aggregating maxi variable 'W2' with compact=none mode in 8-bits (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-241] Aggregating maxi variable 'W1' with compact=none mode in 8-bits (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_118_1> at ../src/forward_fw.cpp:118:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at ../src/forward_fw.cpp:28:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_45_1> at ../src/forward_fw.cpp:45:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_1> at ../src/forward_fw.cpp:64:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_85_1> at ../src/forward_fw.cpp:85:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:87:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:66:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:47:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:31:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (../src/forward_fw.cpp:87:26) in function 'train_step' completely with a factor of 32 (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_2' (../src/forward_fw.cpp:66:26) in function 'train_step' completely with a factor of 64 (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (../src/forward_fw.cpp:47:26) in function 'train_step' completely with a factor of 32 (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (../src/forward_fw.cpp:31:26) in function 'train_step' completely with a factor of 64 (../src/forward_fw.cpp:105:0)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 8 in loop 'VITIS_LOOP_28_1'(../src/forward_fw.cpp:28:22) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/forward_fw.cpp:28:22)
INFO: [HLS 214-115] Multiple burst reads of length 320 and bit width 8 in loop 'VITIS_LOOP_45_1'(../src/forward_fw.cpp:45:22) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/forward_fw.cpp:45:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.301 seconds; current allocated memory: 269.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 269.973 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top train_step -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.0.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.242 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 278.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.1.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.2.prechk.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 280.332 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.g.1.bc to D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.1.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.408 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.1.tmp.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'train_step' (../src/forward_fw.cpp:7:22)...188 expression(s) balanced.
Command         transform done; 0.185 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 308.027 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.2.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 2.548 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.3.bc -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.249 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.798 seconds; current allocated memory: 381.074 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.784 sec.
Command     elaborate done; 22.448 sec.
Execute     ap_eval exec zip -j D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'train_step' ...
Execute       ap_set_top_model train_step 
Execute       get_model_list train_step -filter all-wo-channel -topdown 
Execute       preproc_iomode -model train_step 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       preproc_iomode -model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list train_step -filter all-wo-channel 
INFO-FLOW: Model list for configure: train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_118_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_118_1 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_28_11 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_28_11 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_45_12 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_45_12 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_64_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_64_1 
INFO-FLOW: Configuring Module : train_step_Pipeline_VITIS_LOOP_85_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       apply_spec_resource_limit train_step_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Configuring Module : train_step ...
Execute       set_default_model train_step 
Execute       apply_spec_resource_limit train_step 
INFO-FLOW: Model list for preprocess: train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_118_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_118_1 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_28_11 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_28_11 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_45_12 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_45_12 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_64_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_64_1 
INFO-FLOW: Preprocessing Module: train_step_Pipeline_VITIS_LOOP_85_1 ...
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       cdfg_preprocess -model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_85_1 
INFO-FLOW: Preprocessing Module: train_step ...
Execute       set_default_model train_step 
Execute       cdfg_preprocess -model train_step 
Execute       rtl_gen_preprocess train_step 
INFO-FLOW: Model list for synthesis: train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_118_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_118_1.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_118_1 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_118_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.bind.adb -f 
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_118_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:128) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:128).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 72, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.734 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.774 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_28_1.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_1 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_62', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:129) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:129).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 39, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.565 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.753 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_45_1.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_1 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 381.074 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_28_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_28_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_28_11' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:32->../src/forward_fw.cpp:132) on port 'WEIGHTS' (../src/forward_fw.cpp:32->../src/forward_fw.cpp:132).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 72, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.868 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 384.395 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_28_11.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_28_11 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_28_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 384.852 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.bind.adb -f 
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_28_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_45_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_45_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
WARNING: [HLS 200-880] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_45_12' (loop 'VITIS_LOOP_45_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) and bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:48->../src/forward_fw.cpp:133) on port 'WEIGHTS' (../src/forward_fw.cpp:48->../src/forward_fw.cpp:133).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 39, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.539 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.71 seconds; current allocated memory: 386.391 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_45_12.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_45_12 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_45_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 386.688 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.bind.adb -f 
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_45_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_64_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_new_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_64_1' (loop 'VITIS_LOOP_64_1'): Unable to schedule bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 1089, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.574 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.68 seconds; current allocated memory: 402.438 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.264 sec.
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_64_1.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_64_1 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_64_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.592 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 408.301 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.246 sec.
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.bind.adb -f 
Command       db_write done; 0.249 sec.
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_64_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       schedule -model train_step_Pipeline_VITIS_LOOP_85_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_new_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'train_step_Pipeline_VITIS_LOOP_85_1' (loop 'VITIS_LOOP_85_1'): Unable to schedule bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 545, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.884 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.435 seconds; current allocated memory: 414.254 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.sched.adb -f 
INFO-FLOW: Finish scheduling train_step_Pipeline_VITIS_LOOP_85_1.
Execute       set_default_model train_step_Pipeline_VITIS_LOOP_85_1 
Execute       bind -model train_step_Pipeline_VITIS_LOOP_85_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.169 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 416.527 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.127 sec.
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.bind.adb -f 
Command       db_write done; 0.113 sec.
INFO-FLOW: Finish binding train_step_Pipeline_VITIS_LOOP_85_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model train_step 
Execute       schedule -model train_step 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 419.090 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.verbose.sched.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.sched.adb -f 
INFO-FLOW: Finish scheduling train_step.
Execute       set_default_model train_step 
Execute       bind -model train_step 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 419.820 MB.
Execute       syn_report -verbosereport -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.verbose.bind.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.bind.adb -f 
INFO-FLOW: Finish binding train_step.
Execute       get_model_list train_step -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_118_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_28_11 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_45_12 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_64_1 
Execute       rtl_gen_preprocess train_step_Pipeline_VITIS_LOOP_85_1 
Execute       rtl_gen_preprocess train_step 
INFO-FLOW: Model list for RTL generation: train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_118_1 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_118_1' pipeline 'VITIS_LOOP_118_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 421.930 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_118_1 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_118_1 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_118_1 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_118_1 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_118_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_118_1_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_118_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_118_1_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_118_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_118_1 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.adb 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_118_1 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_118_1 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_28_1 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_1/m_axi_WEIGHTS_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_10_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_28_1'.
Command       create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 429.262 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_28_1 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_1 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_28_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_28_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_28_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_28_1 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.adb 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_28_1 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_28_1 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_45_1 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_45_1' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_1/m_axi_WEIGHTS_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_10_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_45_1'.
Command       create_rtl_model done; 0.364 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 438.211 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_45_1 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_1 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_45_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_45_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_45_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_45_1 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.adb 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_45_1 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_45_1 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_28_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_28_11 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_28_11' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_28_11/m_axi_WEIGHTS_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_10_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_28_11'.
Command       create_rtl_model done; 0.658 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 447.672 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_28_11 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_28_11 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_28_11 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_11 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_28_11 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_28_11_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_28_11 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_28_11_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_28_11 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_28_11 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.adb 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_28_11 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_28_11 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_45_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_45_12 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_45_12' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'train_step_Pipeline_VITIS_LOOP_45_12/m_axi_WEIGHTS_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_10_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_45_12'.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.812 seconds; current allocated memory: 456.035 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_45_12 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_45_12 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_45_12 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_12 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_45_12 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_45_12_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_45_12 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_45_12_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_45_12 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_45_12 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.adb 
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_45_12 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_45_12 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_64_1 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_64_1' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_2s_8s_9_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_64_1'.
Command       create_rtl_model done; 1.502 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 484.965 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_64_1 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_64_1 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_64_1 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_64_1 
Command       gen_rtl done; 0.14 sec.
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_64_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_64_1_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_64_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_64_1_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_64_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.302 sec.
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_64_1 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.adb 
Command       db_write done; 0.29 sec.
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_64_1 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_64_1 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step_Pipeline_VITIS_LOOP_85_1 -top_prefix train_step_ -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'train_step_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_2s_8s_9_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step_Pipeline_VITIS_LOOP_85_1'.
Command       create_rtl_model done; 0.608 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.291 seconds; current allocated memory: 511.793 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step_train_step_Pipeline_VITIS_LOOP_85_1 
Execute       gen_rtl train_step_Pipeline_VITIS_LOOP_85_1 -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step_train_step_Pipeline_VITIS_LOOP_85_1 
Execute       syn_report -csynth -model train_step_Pipeline_VITIS_LOOP_85_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_85_1_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step_Pipeline_VITIS_LOOP_85_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_Pipeline_VITIS_LOOP_85_1_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step_Pipeline_VITIS_LOOP_85_1 -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Command       syn_report done; 0.157 sec.
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_85_1 -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.adb 
Command       db_write done; 0.157 sec.
Execute       db_write -model train_step_Pipeline_VITIS_LOOP_85_1 -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step_Pipeline_VITIS_LOOP_85_1 -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model train_step -top_prefix  -sub_prefix train_step_ -mg_file D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/img_pos' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/img_neg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/sample_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/W1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/W2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'train_step' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'sample_idx' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'W1' and 'W2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step'.
INFO: [RTMG 210-278] Implementing memory 'train_step_in_pos_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'train_step_hidden_pos_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'train_step_out_pos_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.458 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 526.363 MB.
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       gen_rtl train_step -istop -style xilinx -f -lang vhdl -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/vhdl/train_step 
Execute       gen_rtl train_step -istop -style xilinx -f -lang vlog -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/verilog/train_step 
Execute       syn_report -csynth -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_csynth.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -rtlxml -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/train_step_csynth.xml 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -verbosereport -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.verbose.rpt 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       db_write -model train_step -f -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.adb 
Execute       db_write -model train_step -bindview -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info train_step -p D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step 
Execute       export_constraint_db -f -tool general -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.constraint.tcl 
Execute       syn_report -designview -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.design.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -csynthDesign -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth.rpt -MHOut D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a100t-csg324-1 
Execute           ap_family_info -name xc7a100t-csg324-1 -data names 
Execute           ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute       syn_report -wcfg -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model train_step -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.protoinst 
Execute       sc_get_clocks train_step 
Execute       sc_get_portdomain train_step 
INFO-FLOW: Model list for RTL component generation: train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_118_1] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.compgen.tcl 
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_28_1] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component train_step_mul_8s_2s_10_1_1.
INFO-FLOW: Append model train_step_mul_8s_2s_10_1_1
INFO-FLOW: Found component train_step_mac_muladd_8s_2s_10s_10_4_1.
INFO-FLOW: Append model train_step_mac_muladd_8s_2s_10s_10_4_1
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_45_1] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_28_11] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_45_12] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.compgen.tcl 
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_64_1] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.compgen.tcl 
INFO-FLOW: Found component train_step_mac_muladd_3s_2s_8s_9_4_1.
INFO-FLOW: Append model train_step_mac_muladd_3s_2s_8s_9_4_1
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step_Pipeline_VITIS_LOOP_85_1] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
INFO-FLOW: Found component train_step_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [train_step] ... 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.tcl 
INFO-FLOW: Found component train_step_in_pos_RAM_AUTO_1R1W.
INFO-FLOW: Append model train_step_in_pos_RAM_AUTO_1R1W
INFO-FLOW: Found component train_step_hidden_pos_RAM_AUTO_1R1W.
INFO-FLOW: Append model train_step_hidden_pos_RAM_AUTO_1R1W
INFO-FLOW: Found component train_step_out_pos_RAM_AUTO_1R1W.
INFO-FLOW: Append model train_step_out_pos_RAM_AUTO_1R1W
INFO-FLOW: Found component train_step_WEIGHTS_m_axi.
INFO-FLOW: Append model train_step_WEIGHTS_m_axi
INFO-FLOW: Found component train_step_CTRL_s_axi.
INFO-FLOW: Append model train_step_CTRL_s_axi
INFO-FLOW: Found component train_step_control_s_axi.
INFO-FLOW: Append model train_step_control_s_axi
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_118_1
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_28_11
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_45_12
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_64_1
INFO-FLOW: Append model train_step_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: Append model train_step
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: train_step_flow_control_loop_pipe_sequential_init train_step_mul_8s_2s_10_1_1 train_step_mac_muladd_8s_2s_10s_10_4_1 train_step_flow_control_loop_pipe_sequential_init train_step_flow_control_loop_pipe_sequential_init train_step_flow_control_loop_pipe_sequential_init train_step_flow_control_loop_pipe_sequential_init train_step_mac_muladd_3s_2s_8s_9_4_1 train_step_flow_control_loop_pipe_sequential_init train_step_flow_control_loop_pipe_sequential_init train_step_in_pos_RAM_AUTO_1R1W train_step_hidden_pos_RAM_AUTO_1R1W train_step_out_pos_RAM_AUTO_1R1W train_step_WEIGHTS_m_axi train_step_CTRL_s_axi train_step_control_s_axi train_step_Pipeline_VITIS_LOOP_118_1 train_step_Pipeline_VITIS_LOOP_28_1 train_step_Pipeline_VITIS_LOOP_45_1 train_step_Pipeline_VITIS_LOOP_28_11 train_step_Pipeline_VITIS_LOOP_45_12 train_step_Pipeline_VITIS_LOOP_64_1 train_step_Pipeline_VITIS_LOOP_85_1 train_step
INFO-FLOW: Generating D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_mul_8s_2s_10_1_1
INFO-FLOW: To file: write model train_step_mac_muladd_8s_2s_10s_10_4_1
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_mac_muladd_3s_2s_8s_9_4_1
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model train_step_in_pos_RAM_AUTO_1R1W
INFO-FLOW: To file: write model train_step_hidden_pos_RAM_AUTO_1R1W
INFO-FLOW: To file: write model train_step_out_pos_RAM_AUTO_1R1W
INFO-FLOW: To file: write model train_step_WEIGHTS_m_axi
INFO-FLOW: To file: write model train_step_CTRL_s_axi
INFO-FLOW: To file: write model train_step_control_s_axi
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_118_1
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_28_11
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_45_12
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_64_1
INFO-FLOW: To file: write model train_step_Pipeline_VITIS_LOOP_85_1
INFO-FLOW: To file: write model train_step
INFO-FLOW: Generating D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/vhdl' dstVlogDir='D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/vlog' tclDir='D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db' modelList='train_step_flow_control_loop_pipe_sequential_init
train_step_mul_8s_2s_10_1_1
train_step_mac_muladd_8s_2s_10s_10_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_mac_muladd_3s_2s_8s_9_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_in_pos_RAM_AUTO_1R1W
train_step_hidden_pos_RAM_AUTO_1R1W
train_step_out_pos_RAM_AUTO_1R1W
train_step_WEIGHTS_m_axi
train_step_CTRL_s_axi
train_step_control_s_axi
train_step_Pipeline_VITIS_LOOP_118_1
train_step_Pipeline_VITIS_LOOP_28_1
train_step_Pipeline_VITIS_LOOP_45_1
train_step_Pipeline_VITIS_LOOP_28_11
train_step_Pipeline_VITIS_LOOP_45_12
train_step_Pipeline_VITIS_LOOP_64_1
train_step_Pipeline_VITIS_LOOP_85_1
train_step
' expOnly='0'
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.compgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 536.621 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='train_step_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='train_step_flow_control_loop_pipe_sequential_init
train_step_mul_8s_2s_10_1_1
train_step_mac_muladd_8s_2s_10s_10_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_mac_muladd_3s_2s_8s_9_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_in_pos_RAM_AUTO_1R1W
train_step_hidden_pos_RAM_AUTO_1R1W
train_step_out_pos_RAM_AUTO_1R1W
train_step_WEIGHTS_m_axi
train_step_CTRL_s_axi
train_step_control_s_axi
train_step_Pipeline_VITIS_LOOP_118_1
train_step_Pipeline_VITIS_LOOP_28_1
train_step_Pipeline_VITIS_LOOP_45_1
train_step_Pipeline_VITIS_LOOP_28_11
train_step_Pipeline_VITIS_LOOP_45_12
train_step_Pipeline_VITIS_LOOP_64_1
train_step_Pipeline_VITIS_LOOP_85_1
train_step
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.constraint.tcl 
Execute       sc_get_clocks train_step 
Execute       source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME WEIGHTS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME WEIGHTS DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST train_step MODULE2INSTS {train_step train_step train_step_Pipeline_VITIS_LOOP_118_1 grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826 train_step_Pipeline_VITIS_LOOP_28_1 grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838 train_step_Pipeline_VITIS_LOOP_45_1 grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912 train_step_Pipeline_VITIS_LOOP_28_11 grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954 train_step_Pipeline_VITIS_LOOP_45_12 grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028 train_step_Pipeline_VITIS_LOOP_64_1 grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070 train_step_Pipeline_VITIS_LOOP_85_1 grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143} INST2MODULE {train_step train_step grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826 train_step_Pipeline_VITIS_LOOP_118_1 grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838 train_step_Pipeline_VITIS_LOOP_28_1 grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912 train_step_Pipeline_VITIS_LOOP_45_1 grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954 train_step_Pipeline_VITIS_LOOP_28_11 grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028 train_step_Pipeline_VITIS_LOOP_45_12 grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070 train_step_Pipeline_VITIS_LOOP_64_1 grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143 train_step_Pipeline_VITIS_LOOP_85_1} INSTDATA {train_step {DEPTH 1 CHILDREN {grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826 grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838 grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912 grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954 grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028 grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070 grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143}} grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070 {DEPTH 2 CHILDREN {}} grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143 {DEPTH 2 CHILDREN {}}} MODULEDATA {train_step_Pipeline_VITIS_LOOP_118_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_fu_110_p2 SOURCE ../src/forward_fw.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_118_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_116_p2 SOURCE ../src/forward_fw.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_fu_141_p3 SOURCE ../src/forward_fw.cpp:119 VARIABLE select_ln119 LOOP VITIS_LOOP_118_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln120_fu_158_p3 SOURCE ../src/forward_fw.cpp:120 VARIABLE select_ln120 LOOP VITIS_LOOP_118_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_868_p2 SOURCE ../src/forward_fw.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_874_p2 SOURCE ../src/forward_fw.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U37 SOURCE ../src/forward_fw.cpp:32 VARIABLE sum LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U5 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U6 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_1 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U38 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_2 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U7 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U39 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_4 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U8 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_5 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U40 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_6 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U9 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U41 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_8 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U10 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_9 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U42 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_10 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U11 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_11 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U43 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_12 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U12 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_13 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U44 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_14 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U13 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_15 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U45 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_16 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U14 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_17 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U46 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_18 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U15 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_19 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U47 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_20 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U16 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_21 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U48 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_22 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U17 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_23 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U49 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_24 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U18 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_25 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U50 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_26 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U19 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_27 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U51 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U20 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_29 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U52 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_30 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U21 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_31 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U53 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U22 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_33 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U54 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_34 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U23 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_35 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U55 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_36 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U24 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_37 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U56 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_38 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U25 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_39 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U57 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_40 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U26 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_41 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U58 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_42 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U27 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_43 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U59 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_44 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U28 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_45 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U60 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_46 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U29 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_47 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U61 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_48 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U30 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_49 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U62 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_50 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U31 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_51 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U63 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_52 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U32 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_53 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U64 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_54 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U33 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_55 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U65 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_56 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U34 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_57 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U66 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_58 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U35 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_59 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U67 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_60 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U36 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_61 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U68 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_62 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U37 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U38 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_2 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_945_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U39 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_4 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U40 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_5 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_6_fu_983_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_6 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U41 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_8 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U42 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_9 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_10_fu_1021_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_10 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U43 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_11 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U44 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_12 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_13_fu_1062_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_13 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_14_fu_1072_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_14 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U45 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_16 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U46 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_17 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_18_fu_1127_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_18 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U47 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_19 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U48 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_20 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_21_fu_1165_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_21 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U49 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_23 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U50 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_24 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_25_fu_1203_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_25 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U51 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_26 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U52 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_27 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_28_fu_1244_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_29_fu_1254_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_29 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U53 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U54 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_33 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_34_fu_1309_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_34 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U55 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_35 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U56 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_36 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_37_fu_1350_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_37 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_38_fu_1360_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_38 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U57 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_39 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U58 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_40 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_41_fu_1398_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_41 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U59 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_42 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U60 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_43 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_44_fu_1439_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_44 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_45_fu_1449_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_45 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U61 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_47 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U62 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_48 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_49_fu_1487_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_49 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U63 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_50 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U64 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_51 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_52_fu_1525_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_52 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U65 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_54 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U66 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_55 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_56_fu_1563_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_56 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U67 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_57 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U68 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_58 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_59_fu_1582_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_59 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_60_fu_1592_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_60 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_fu_1645_p3 SOURCE ../src/forward_fw.cpp:7 VARIABLE select_ln7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 32 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_45_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_484_p2 SOURCE ../src/forward_fw.cpp:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_490_p2 SOURCE ../src/forward_fw.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U154 SOURCE ../src/forward_fw.cpp:48 VARIABLE sum LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U138 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U139 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U155 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_2 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U140 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_3 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U156 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_4 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U141 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_5 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U157 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_6 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U142 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U158 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_8 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U143 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_9 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U159 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_10 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U144 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_11 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U160 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_12 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U145 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_13 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U161 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_14 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U146 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_15 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U162 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_16 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U147 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_17 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U163 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_18 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U148 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_19 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U164 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_20 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U149 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_21 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U165 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_22 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U150 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_23 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U166 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_24 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U151 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_25 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U167 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_26 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U152 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_27 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U168 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_28 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U153 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_29 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U169 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_30 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U154 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U155 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_561_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_3 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U156 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U157 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_5 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_6_fu_602_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_6 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_7_fu_612_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U158 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_8 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U159 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_9 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_10_fu_650_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_10 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U160 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_11 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U161 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_12 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_13_fu_691_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_13 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_14_fu_701_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_14 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U162 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_16 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U163 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_17 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_18_fu_739_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_18 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U164 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_19 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U165 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_20 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_21_fu_777_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_21 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U166 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_23 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U167 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_24 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_25_fu_815_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_25 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U168 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_26 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U169 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_27 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_28_fu_834_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_28 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_29_fu_844_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_29 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_fu_888_p3 SOURCE ../src/forward_fw.cpp:7 VARIABLE select_ln7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_28_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_868_p2 SOURCE ../src/forward_fw.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_874_p2 SOURCE ../src/forward_fw.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U237 SOURCE ../src/forward_fw.cpp:32 VARIABLE sum LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U205 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U206 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_1 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U238 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_2 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U207 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U239 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_4 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U208 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_5 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U240 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_6 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U209 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U241 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_8 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U210 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_9 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U242 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_10 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U211 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_11 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U243 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_12 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U212 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_13 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U244 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_14 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U213 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_15 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U245 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_16 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U214 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_17 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U246 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_18 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U215 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_19 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U247 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_20 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U216 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_21 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U248 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_22 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U217 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_23 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U249 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_24 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U218 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_25 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U250 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_26 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U219 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_27 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U251 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U220 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_29 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U252 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_30 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U221 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_31 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U253 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U222 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_33 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U254 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_34 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U223 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_35 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U255 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_36 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U224 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_37 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U256 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_38 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U225 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_39 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U257 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_40 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U226 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_41 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U258 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_42 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U227 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_43 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U259 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_44 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U228 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_45 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U260 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_46 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U229 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_47 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U261 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_48 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U230 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_49 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U262 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_50 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U231 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_51 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U263 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_52 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U232 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_53 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U264 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_54 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U233 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_55 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U265 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_56 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U234 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_57 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U266 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_58 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U235 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_59 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U267 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_60 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U236 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_61 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U268 SOURCE ../src/forward_fw.cpp:32 VARIABLE mul_ln32_62 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U237 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U238 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_945_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_2 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U239 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_3 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U240 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_4 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_5_fu_983_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_5 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U241 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U242 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_8 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_9_fu_1021_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_9 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U243 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_10 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U244 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_11 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_12_fu_1062_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_12 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_13_fu_1072_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_13 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U245 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_15 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U246 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_16 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_17_fu_1127_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_17 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U247 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_18 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U248 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_19 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_20_fu_1165_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_20 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U249 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_22 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U250 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_23 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_24_fu_1203_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_24 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U251 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_25 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U252 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_26 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_27_fu_1244_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_27 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_28_fu_1254_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U253 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_31 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U254 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_32 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_33_fu_1309_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_33 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U255 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_34 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U256 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_35 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_36_fu_1350_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_36 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_37_fu_1360_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_37 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U257 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_38 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U258 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_39 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_40_fu_1398_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_40 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U259 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_41 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U260 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_42 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_43_fu_1439_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_43 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_44_fu_1449_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_44 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U261 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_46 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U262 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_47 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_48_fu_1487_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_48 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U263 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_49 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U264 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_50 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_51_fu_1525_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_51 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U265 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_53 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U266 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_54 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_55_fu_1563_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_55 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U267 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_56 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U268 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_57 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_58_fu_1582_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_58 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_59_fu_1592_p2 SOURCE ../src/forward_fw.cpp:32 VARIABLE add_ln32_59 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_fu_1645_p3 SOURCE ../src/forward_fw.cpp:7 VARIABLE select_ln7 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 32 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_45_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_484_p2 SOURCE ../src/forward_fw.cpp:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_490_p2 SOURCE ../src/forward_fw.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U352 SOURCE ../src/forward_fw.cpp:48 VARIABLE sum LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U336 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U337 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U353 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_2 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U338 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_3 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U354 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_4 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U339 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_5 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U355 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_6 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U340 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U356 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_8 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U341 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_9 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U357 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_10 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U342 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_11 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U358 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_12 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U343 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_13 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U359 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_14 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U344 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_15 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U360 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_16 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U345 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_17 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U361 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_18 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U346 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_19 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U362 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_20 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U347 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_21 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U363 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_22 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U348 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_23 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U364 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_24 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U349 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_25 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U365 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_26 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U350 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_27 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U366 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_28 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_2s_10_1_1_U351 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_29 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U367 SOURCE ../src/forward_fw.cpp:48 VARIABLE mul_ln48_30 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U352 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U353 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_561_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U354 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_3 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U355 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_5_fu_602_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_5 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_6_fu_612_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_6 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U356 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U357 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_8 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_9_fu_650_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_9 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U358 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_10 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U359 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_11 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_12_fu_691_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_12 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_13_fu_701_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_13 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U360 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_15 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U361 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_16 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_17_fu_739_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_17 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U362 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_18 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U363 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_19 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_20_fu_777_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_20 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U364 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_22 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U365 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_23 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_24_fu_815_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_24 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U366 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_25 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_2s_10s_10_4_1_U367 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_26 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_27_fu_834_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_27 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_28_fu_844_p2 SOURCE ../src/forward_fw.cpp:48 VARIABLE add_ln48_28 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln7_fu_888_p3 SOURCE ../src/forward_fw.cpp:7 VARIABLE select_ln7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_64_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_2418_p2 SOURCE ../src/forward_fw.cpp:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_2424_p2 SOURCE ../src/forward_fw.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME delta_fu_2471_p2 SOURCE ../src/forward_fw.cpp:65 VARIABLE delta LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_2452_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U403 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U403 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_2 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U403 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_fu_2496_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_2504_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U404 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_1 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U404 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_4 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U404 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_1_fu_2525_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_1 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_2533_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U405 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_2 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U405 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_6 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U405 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_65 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_2_fu_2554_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_2 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_2562_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U406 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_3 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U406 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_8 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U406 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_66 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_3_fu_2583_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_3 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_4_fu_2591_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_4 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U407 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_4 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U407 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_10 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U407 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_67 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_4_fu_2612_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_4 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_5_fu_2620_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_5 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U408 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_5 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U408 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_12 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U408 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_68 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_5_fu_2641_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_5 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_6_fu_2649_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_6 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U409 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_6 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U409 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_14 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U409 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_69 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_6_fu_2670_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_6 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_7_fu_2678_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_7 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U410 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_7 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U410 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_16 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U410 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_70 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_7_fu_2699_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_7 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_8_fu_2707_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_8 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U411 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_8 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U411 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_18 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U411 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_71 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_8_fu_2728_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_8 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_9_fu_2736_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_9 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U412 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_9 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U412 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_20 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U412 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_72 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_9_fu_2757_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_9 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_10_fu_2765_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_10 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U413 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_10 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U413 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_22 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U413 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_73 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_10_fu_2786_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_10 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_11_fu_2794_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_11 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U414 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_11 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U414 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_24 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U414 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_74 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_11_fu_2815_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_11 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_12_fu_2823_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_12 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U415 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_12 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U415 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_26 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U415 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_75 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_12_fu_2844_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_12 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_13_fu_2852_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_13 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U416 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_13 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U416 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_28 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U416 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_76 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_13_fu_2873_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_13 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_14_fu_2881_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_14 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U417 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_14 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U417 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_30 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U417 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_77 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_14_fu_2902_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_14 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_15_fu_2910_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_15 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U418 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_15 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U418 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_32 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U418 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_78 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_15_fu_2931_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_15 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_16_fu_2939_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_16 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U419 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_16 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U419 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_34 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U419 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_79 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_16_fu_2960_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_16 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_17_fu_2968_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_17 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U420 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_17 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U420 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_36 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U420 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_80 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_17_fu_2989_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_17 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_18_fu_2997_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_18 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U421 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_18 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U421 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_38 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U421 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_81 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_18_fu_3018_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_18 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_19_fu_3026_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_19 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U422 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_19 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U422 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_40 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U422 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_82 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_19_fu_3047_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_19 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_20_fu_3055_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_20 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U423 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_20 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U423 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_42 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U423 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_83 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_20_fu_3076_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_20 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_21_fu_3084_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_21 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U424 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_21 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U424 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_44 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U424 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_84 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_21_fu_3105_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_21 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_22_fu_3113_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_22 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U425 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_22 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U425 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_46 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U425 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_85 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_22_fu_3134_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_22 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_23_fu_3142_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_23 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U426 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_23 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U426 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_48 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U426 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_86 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_23_fu_3163_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_23 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_24_fu_3171_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_24 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U427 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_24 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U427 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_50 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U427 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_87 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_24_fu_3192_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_24 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_25_fu_3200_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_25 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U428 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_25 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U428 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_52 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U428 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_88 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_25_fu_3221_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_25 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_26_fu_3229_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_26 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U429 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_26 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U429 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_54 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U429 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_89 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_26_fu_3250_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_26 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_27_fu_3258_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_27 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U430 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_27 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U430 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_56 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U430 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_90 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_27_fu_3279_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_27 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_28_fu_3287_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_28 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U431 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_28 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U431 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_58 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U431 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_91 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_28_fu_3308_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_28 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_29_fu_3316_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_29 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U432 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_29 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U432 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_60 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U432 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_92 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_29_fu_3337_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_29 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_30_fu_3345_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_30 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U433 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_30 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U433 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_62 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U433 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_93 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_30_fu_3366_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_30 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_31_fu_3374_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_31 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U434 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_31 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U434 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U434 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_94 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_31_fu_3395_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_31 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_32_fu_3403_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_32 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U435 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_32 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U435 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_66 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U435 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_95 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_32_fu_3424_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_32 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_33_fu_3432_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_33 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U436 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_33 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U436 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_68 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U436 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_96 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_33_fu_3453_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_33 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_34_fu_3461_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_34 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U437 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_34 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U437 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_70 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U437 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_97 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_34_fu_3482_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_34 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_35_fu_3490_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_35 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U438 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_35 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U438 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_72 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U438 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_98 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_35_fu_3511_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_35 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_36_fu_3519_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_36 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U439 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_36 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U439 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_74 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U439 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_99 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_36_fu_3540_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_36 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_37_fu_3548_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_37 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U440 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_37 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U440 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_76 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U440 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_100 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_37_fu_3569_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_37 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_38_fu_3577_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_38 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U441 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_38 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U441 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_78 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U441 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_101 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_38_fu_3598_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_38 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_39_fu_3606_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_39 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U442 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_39 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U442 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_80 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U442 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_102 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_39_fu_3627_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_39 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_40_fu_3635_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_40 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U443 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_40 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U443 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_82 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U443 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_103 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_40_fu_3656_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_40 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_41_fu_3664_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_41 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U444 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_41 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U444 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_84 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U444 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_104 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_41_fu_3685_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_41 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_42_fu_3693_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_42 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U445 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_42 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U445 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_86 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U445 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_105 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_42_fu_3714_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_42 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_43_fu_3722_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_43 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U446 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_43 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U446 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_88 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U446 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_106 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_43_fu_3743_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_43 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_44_fu_3751_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_44 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U447 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_44 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U447 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_90 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U447 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_107 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_44_fu_3772_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_44 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_45_fu_3780_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_45 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U448 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_45 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U448 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_92 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U448 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_108 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_45_fu_3801_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_45 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_46_fu_3809_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_46 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U449 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_46 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U449 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_94 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U449 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_109 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_46_fu_3830_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_46 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_47_fu_3838_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_47 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U450 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_47 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U450 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_96 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U450 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_110 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_47_fu_3859_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_47 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_48_fu_3867_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_48 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U451 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_48 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U451 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_98 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U451 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_111 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_48_fu_3888_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_48 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_49_fu_3896_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_49 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U452 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_49 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U452 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_100 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U452 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_112 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_49_fu_3917_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_49 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_50_fu_3925_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_50 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U453 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_50 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U453 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_102 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U453 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_113 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_50_fu_3946_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_50 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_51_fu_3954_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_51 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U454 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_51 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U454 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_104 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U454 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_114 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_51_fu_3975_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_51 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_52_fu_3983_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_52 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U455 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_52 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U455 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_106 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U455 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_115 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_52_fu_4004_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_52 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_53_fu_4012_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_53 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U456 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_53 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U456 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_108 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U456 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_116 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_53_fu_4033_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_53 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_54_fu_4041_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_54 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U457 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_54 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U457 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_110 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U457 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_117 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_54_fu_4062_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_54 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_55_fu_4070_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_55 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U458 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_55 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U458 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_112 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U458 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_118 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_55_fu_4179_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_55 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_56_fu_4081_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_56 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U459 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_56 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U459 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_114 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U459 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_119 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_56_fu_4197_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_56 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_57_fu_4092_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_57 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U460 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_57 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U460 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_116 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U460 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_120 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_57_fu_4215_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_57 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_58_fu_4103_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_58 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U461 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_58 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U461 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_118 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U461 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_121 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_58_fu_4233_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_58 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_59_fu_4114_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_59 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U462 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_59 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U462 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_120 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U462 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_122 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_59_fu_4251_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_59 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_60_fu_4125_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_60 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U463 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_60 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U463 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_122 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U463 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_123 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_60_fu_4269_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_60 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_61_fu_4136_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_61 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U464 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_61 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U464 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_124 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U464 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_124 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_61_fu_4287_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_61 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_62_fu_4147_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_62 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U465 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_62 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U465 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_126 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U465 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_125 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_62_fu_4305_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_62 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_63_fu_4158_p2 SOURCE ../src/forward_fw.cpp:67 VARIABLE add_ln67_63 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U466 SOURCE ../src/forward_fw.cpp:68 VARIABLE mul_ln68_63 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U466 SOURCE ../src/forward_fw.cpp:68 VARIABLE sext_ln68_128 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U466 SOURCE ../src/forward_fw.cpp:68 VARIABLE w_new_126 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_63_fu_4323_p3 SOURCE ../src/forward_fw.cpp:70 VARIABLE select_ln70_63 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 64 BRAM 0 URAM 0}} train_step_Pipeline_VITIS_LOOP_85_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_1268_p2 SOURCE ../src/forward_fw.cpp:85 VARIABLE icmp_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1274_p2 SOURCE ../src/forward_fw.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME delta_fu_1317_p2 SOURCE ../src/forward_fw.cpp:86 VARIABLE delta LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1298_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U536 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U536 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U536 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_fu_1342_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_1350_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U537 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U537 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_4 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U537 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_1_fu_1371_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_1 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_1379_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U538 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U538 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_6 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U538 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_2_fu_1400_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_2 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_3_fu_1408_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_3 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U539 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_3 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U539 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_8 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U539 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_3 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_3_fu_1429_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_3 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_4_fu_1437_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U540 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_4 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U540 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_10 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U540 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_4 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_4_fu_1458_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_4 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_5_fu_1466_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_5 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U541 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_5 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U541 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_12 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U541 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_5 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_5_fu_1487_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_5 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_6_fu_1495_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_6 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U542 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_6 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U542 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_14 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U542 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_6 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_6_fu_1516_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_6 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_7_fu_1524_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_7 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U543 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_7 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U543 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_16 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U543 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_7 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_7_fu_1545_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_7 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_8_fu_1553_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_8 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U544 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_8 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U544 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_18 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U544 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_8 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_8_fu_1574_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_8 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_9_fu_1582_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_9 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U545 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_9 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U545 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_20 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U545 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_9 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_9_fu_1603_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_9 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_10_fu_1611_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_10 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U546 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_10 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U546 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_22 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U546 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_10 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_10_fu_1632_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_10 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_11_fu_1640_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_11 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U547 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_11 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U547 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_24 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U547 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_11 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_11_fu_1661_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_11 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_12_fu_1669_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_12 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U548 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_12 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U548 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_26 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U548 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_12 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_12_fu_1690_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_12 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_13_fu_1698_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_13 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U549 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_13 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U549 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_28 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U549 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_13 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_13_fu_1719_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_13 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_14_fu_1727_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_14 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U550 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_14 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U550 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_30 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U550 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_14 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_14_fu_1748_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_14 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_15_fu_1756_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_15 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U551 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_15 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U551 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_32 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U551 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_15 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_15_fu_1777_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_15 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_16_fu_1785_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_16 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U552 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_16 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U552 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_34 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U552 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_16 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_16_fu_1806_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_16 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_17_fu_1814_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_17 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U553 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_17 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U553 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_36 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U553 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_17 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_17_fu_1835_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_17 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_18_fu_1843_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_18 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U554 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_18 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U554 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_38 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U554 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_18 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_18_fu_1864_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_18 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_19_fu_1872_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_19 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U555 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_19 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U555 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_40 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U555 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_19 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_19_fu_1893_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_19 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_20_fu_1901_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_20 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U556 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_20 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U556 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_42 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U556 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_20 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_20_fu_1922_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_20 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_21_fu_1930_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_21 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U557 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_21 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U557 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_44 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U557 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_21 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_21_fu_1951_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_21 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_22_fu_1959_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_22 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U558 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_22 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U558 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_46 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U558 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_22 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_22_fu_1980_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_22 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_23_fu_1988_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_23 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U559 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_23 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U559 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_48 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U559 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_23 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_23_fu_2097_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_23 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_24_fu_1999_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_24 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U560 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_24 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U560 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_50 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U560 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_24 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_24_fu_2115_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_24 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_25_fu_2010_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_25 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U561 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_25 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U561 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_52 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U561 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_25 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_25_fu_2133_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_25 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_26_fu_2021_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_26 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U562 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_26 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U562 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_54 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U562 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_26 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_26_fu_2151_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_26 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_27_fu_2032_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_27 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U563 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_27 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U563 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_56 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U563 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_27 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_27_fu_2169_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_27 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_28_fu_2043_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_28 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U564 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_28 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U564 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_58 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U564 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_28 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_28_fu_2187_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_28 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_29_fu_2054_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_29 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U565 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_29 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U565 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_60 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U565 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_29 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_29_fu_2205_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_29 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_30_fu_2065_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_30 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U566 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_30 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U566 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_62 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U566 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_30 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_30_fu_2223_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_30 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_31_fu_2076_p2 SOURCE ../src/forward_fw.cpp:88 VARIABLE add_ln88_31 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U567 SOURCE ../src/forward_fw.cpp:89 VARIABLE mul_ln89_31 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U567 SOURCE ../src/forward_fw.cpp:89 VARIABLE sext_ln89_64 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3s_2s_8s_9_4_1_U567 SOURCE ../src/forward_fw.cpp:89 VARIABLE w_new_31 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln90_31_fu_2241_p3 SOURCE ../src/forward_fw.cpp:90 VARIABLE select_ln90_31 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 32 BRAM 0 URAM 0}} train_step {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME in_pos_U SOURCE ../src/forward_fw.cpp:117 VARIABLE in_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME in_neg_U SOURCE ../src/forward_fw.cpp:117 VARIABLE in_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME hidden_pos_U SOURCE ../src/forward_fw.cpp:124 VARIABLE hidden_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME hidden_neg_U SOURCE ../src/forward_fw.cpp:124 VARIABLE hidden_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_pos_U SOURCE ../src/forward_fw.cpp:125 VARIABLE out_pos LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_neg_U SOURCE ../src/forward_fw.cpp:125 VARIABLE out_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 192 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.364 seconds; current allocated memory: 556.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for train_step.
INFO: [VLOG 209-307] Generating Verilog RTL for train_step.
Execute       syn_report -model train_step -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 41.225 sec.
Command   csynth_design done; 64.012 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.127 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.136 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.234 sec.
INFO-FLOW: Workspace D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls opened at Tue May 20 21:01:07 -0600 2025
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 2.286 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.397 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.664 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7)
Execute     set_top train_step 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1)
Execute     set_part xc7a100tcsg324-1 
Execute       create_platform xc7a100tcsg324-1 -board  
Command       create_platform done; 0.218 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.321 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.356 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/train_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_tb.cpp.clang.autosim-tb.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/train_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/train_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/train_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.535 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp -o D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/forward_fw.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.cpp.clang.autosim-tb.out.log 2> D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/forward_fw.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/forward_fw.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/forward_fw.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/./sim/autowrap/testbench/forward_fw.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.076 sec.
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.748 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.DependenceCheck.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 91.837 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 115.274 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.152 sec.
INFO-FLOW: Workspace D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls opened at Tue May 20 21:04:01 -0600 2025
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 1.817 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.921 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.092 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12)
Execute     add_files D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp 
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10)
Execute     add_files -tb D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7)
Execute     set_top train_step 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1)
Execute     set_part xc7a100tcsg324-1 
Execute       create_platform xc7a100tcsg324-1 -board  
Command       create_platform done; 0.17 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.278 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.304 sec.
Execute   apply_ini D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=train_step xml_exists=0
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to train_step
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=24 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='train_step_flow_control_loop_pipe_sequential_init
train_step_mul_8s_2s_10_1_1
train_step_mac_muladd_8s_2s_10s_10_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_mac_muladd_3s_2s_8s_9_4_1
train_step_flow_control_loop_pipe_sequential_init
train_step_flow_control_loop_pipe_sequential_init
train_step_in_pos_RAM_AUTO_1R1W
train_step_hidden_pos_RAM_AUTO_1R1W
train_step_out_pos_RAM_AUTO_1R1W
train_step_WEIGHTS_m_axi
train_step_CTRL_s_axi
train_step_control_s_axi
train_step_Pipeline_VITIS_LOOP_118_1
train_step_Pipeline_VITIS_LOOP_28_1
train_step_Pipeline_VITIS_LOOP_45_1
train_step_Pipeline_VITIS_LOOP_28_11
train_step_Pipeline_VITIS_LOOP_45_12
train_step_Pipeline_VITIS_LOOP_64_1
train_step_Pipeline_VITIS_LOOP_85_1
train_step
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.rtl_wrap.cfg.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.compgen.dataonly.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_118_1.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_28_11.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_45_12.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_64_1.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step_Pipeline_VITIS_LOOP_85_1.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.constraint.tcl 
Execute     sc_get_clocks train_step 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.constraint.tcl 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/train_step.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s train_step/train_step.zip 
INFO: [HLS 200-802] Generated output file train_step/train_step.zip
Command   export_design done; 16.337 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
