<p><b><sc_element sys_idtf  = "concept_reset_dominant_memory">Reset dominant memory</sc_element></b> is a basic digital logic gate for which the following rules hold:<br>
	• Outputs [C] and [D] are always opposite.<br>
	• If input [A] equals (1) then output [C] equals (1) and output [D] equals (0).<br>
	• If input [A] changes to (0) output [C] remains (1) until input [B] equals (1) then output [C]
	 equals (1) and output [D] equals (0).<br>
	• If input [B] equals (1) then output [D] equals (1) and output [C] equals (0).<br>
	• If input [B] changes to (0) output [D] remains (1) until input [A] equals (1), then output [D]
         equals (1) and output [C] equals (0).<br>
	• If inputs [A] and [B] are simultaneously equal to (1) then output [C] equals (0) and output
	 [D] equals (1).</p> 
