.include "macros.inc"
.section .init, "ax"  # 0x80003100 - 0x80005600

.global TRK_memset
TRK_memset:
/* 80003100 00000100  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80003104 00000104  7C 08 02 A6 */	mflr r0
/* 80003108 00000108  90 01 00 14 */	stw r0, 0x14(r1)
/* 8000310C 0000010C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80003110 00000110  7C 7F 1B 78 */	mr r31, r3
/* 80003114 00000114  48 0B AC DD */	bl TRK_fill_mem
/* 80003118 00000118  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8000311C 0000011C  7F E3 FB 78 */	mr r3, r31
/* 80003120 00000120  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80003124 00000124  7C 08 03 A6 */	mtlr r0
/* 80003128 00000128  38 21 00 10 */	addi r1, r1, 0x10
/* 8000312C 0000012C  4E 80 00 20 */	blr 

.global TRK_memcpy
TRK_memcpy:
/* 80003130 00000130  38 84 FF FF */	addi r4, r4, -1
/* 80003134 00000134  38 C3 FF FF */	addi r6, r3, -1
/* 80003138 00000138  38 A5 00 01 */	addi r5, r5, 1
/* 8000313C 0000013C  48 00 00 0C */	b lbl_80003148
lbl_80003140:
/* 80003140 00000140  8C 04 00 01 */	lbzu r0, 1(r4)
/* 80003144 00000144  9C 06 00 01 */	stbu r0, 1(r6)
lbl_80003148:
/* 80003148 00000148  34 A5 FF FF */	addic. r5, r5, -1
/* 8000314C 0000014C  40 82 FF F4 */	bne lbl_80003140
/* 80003150 00000150  4E 80 00 20 */	blr 

.section .text, "ax"  # 0x800056C0 - 0x80472F00
.global TRK_fill_mem
TRK_fill_mem:
/* 800BDDF0 000BAD30  28 05 00 20 */	cmplwi r5, 0x20
/* 800BDDF4 000BAD34  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 800BDDF8 000BAD38  38 C3 FF FF */	addi r6, r3, -1
/* 800BDDFC 000BAD3C  7C 87 23 78 */	mr r7, r4
/* 800BDE00 000BAD40  41 80 00 90 */	blt lbl_800BDE90
/* 800BDE04 000BAD44  7C C0 30 F8 */	nor r0, r6, r6
/* 800BDE08 000BAD48  54 03 07 BF */	clrlwi. r3, r0, 0x1e
/* 800BDE0C 000BAD4C  41 82 00 14 */	beq lbl_800BDE20
/* 800BDE10 000BAD50  7C A3 28 50 */	subf r5, r3, r5
lbl_800BDE14:
/* 800BDE14 000BAD54  34 63 FF FF */	addic. r3, r3, -1
/* 800BDE18 000BAD58  9C E6 00 01 */	stbu r7, 1(r6)
/* 800BDE1C 000BAD5C  40 82 FF F8 */	bne lbl_800BDE14
lbl_800BDE20:
/* 800BDE20 000BAD60  28 07 00 00 */	cmplwi r7, 0
/* 800BDE24 000BAD64  41 82 00 1C */	beq lbl_800BDE40
/* 800BDE28 000BAD68  54 E3 C0 0E */	slwi r3, r7, 0x18
/* 800BDE2C 000BAD6C  54 E0 80 1E */	slwi r0, r7, 0x10
/* 800BDE30 000BAD70  54 E4 40 2E */	slwi r4, r7, 8
/* 800BDE34 000BAD74  7C 60 03 78 */	or r0, r3, r0
/* 800BDE38 000BAD78  7C 80 03 78 */	or r0, r4, r0
/* 800BDE3C 000BAD7C  7C E7 03 78 */	or r7, r7, r0
lbl_800BDE40:
/* 800BDE40 000BAD80  54 A4 D9 7F */	rlwinm. r4, r5, 0x1b, 5, 0x1f
/* 800BDE44 000BAD84  38 66 FF FD */	addi r3, r6, -3
/* 800BDE48 000BAD88  41 82 00 2C */	beq lbl_800BDE74
lbl_800BDE4C:
/* 800BDE4C 000BAD8C  90 E3 00 04 */	stw r7, 4(r3)
/* 800BDE50 000BAD90  34 84 FF FF */	addic. r4, r4, -1
/* 800BDE54 000BAD94  90 E3 00 08 */	stw r7, 8(r3)
/* 800BDE58 000BAD98  90 E3 00 0C */	stw r7, 0xc(r3)
/* 800BDE5C 000BAD9C  90 E3 00 10 */	stw r7, 0x10(r3)
/* 800BDE60 000BADA0  90 E3 00 14 */	stw r7, 0x14(r3)
/* 800BDE64 000BADA4  90 E3 00 18 */	stw r7, 0x18(r3)
/* 800BDE68 000BADA8  90 E3 00 1C */	stw r7, 0x1c(r3)
/* 800BDE6C 000BADAC  94 E3 00 20 */	stwu r7, 0x20(r3)
/* 800BDE70 000BADB0  40 82 FF DC */	bne lbl_800BDE4C
lbl_800BDE74:
/* 800BDE74 000BADB4  54 A4 F7 7F */	rlwinm. r4, r5, 0x1e, 0x1d, 0x1f
/* 800BDE78 000BADB8  41 82 00 10 */	beq lbl_800BDE88
lbl_800BDE7C:
/* 800BDE7C 000BADBC  34 84 FF FF */	addic. r4, r4, -1
/* 800BDE80 000BADC0  94 E3 00 04 */	stwu r7, 4(r3)
/* 800BDE84 000BADC4  40 82 FF F8 */	bne lbl_800BDE7C
lbl_800BDE88:
/* 800BDE88 000BADC8  38 C3 00 03 */	addi r6, r3, 3
/* 800BDE8C 000BADCC  54 A5 07 BE */	clrlwi r5, r5, 0x1e
lbl_800BDE90:
/* 800BDE90 000BADD0  28 05 00 00 */	cmplwi r5, 0
/* 800BDE94 000BADD4  4D 82 00 20 */	beqlr 
lbl_800BDE98:
/* 800BDE98 000BADD8  34 A5 FF FF */	addic. r5, r5, -1
/* 800BDE9C 000BADDC  9C E6 00 01 */	stbu r7, 1(r6)
/* 800BDEA0 000BADE0  40 82 FF F8 */	bne lbl_800BDE98
/* 800BDEA4 000BADE4  4E 80 00 20 */	blr 
