#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017916bdd230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017916bdd3c0 .scope module, "tb_mux" "tb_mux" 3 1;
 .timescale 0 0;
v0000017916c70e20_0 .var "cntrl1", 0 0;
v0000017916c70ce0_0 .var "cntrl2", 0 0;
v0000017916c71000_0 .var "in1", 0 0;
v0000017916c70c40_0 .var "in2", 0 0;
v0000017916c70920_0 .var "in3", 0 0;
v0000017916c713c0_0 .var "in4", 0 0;
v0000017916c71280_0 .net "out", 0 0, v0000017916c71640_0;  1 drivers
S_0000017916bf2d20 .scope module, "MUX" "mux_g" 3 6, 4 1 0, S_0000017916bdd3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
    .port_info 5 /INPUT 1 "cntrl1";
    .port_info 6 /INPUT 1 "cntrl2";
v0000017916bf2eb0_0 .net "cntrl1", 0 0, v0000017916c70e20_0;  1 drivers
v0000017916bf2f50_0 .net "cntrl2", 0 0, v0000017916c70ce0_0;  1 drivers
v0000017916bf2ff0_0 .net "in1", 0 0, v0000017916c71000_0;  1 drivers
v0000017916c70d80_0 .net "in2", 0 0, v0000017916c70c40_0;  1 drivers
v0000017916c71320_0 .net "in3", 0 0, v0000017916c70920_0;  1 drivers
v0000017916c715a0_0 .net "in4", 0 0, v0000017916c713c0_0;  1 drivers
v0000017916c71640_0 .var "out", 0 0;
E_0000017916bdacc0/0 .event anyedge, v0000017916bf2f50_0, v0000017916bf2eb0_0, v0000017916c715a0_0, v0000017916c71320_0;
E_0000017916bdacc0/1 .event anyedge, v0000017916c70d80_0, v0000017916bf2ff0_0;
E_0000017916bdacc0 .event/or E_0000017916bdacc0/0, E_0000017916bdacc0/1;
    .scope S_0000017916bf2d20;
T_0 ;
    %wait E_0000017916bdacc0;
    %load/vec4 v0000017916bf2eb0_0;
    %load/vec4 v0000017916bf2f50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000017916bf2ff0_0;
    %assign/vec4 v0000017916c71640_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000017916c70d80_0;
    %assign/vec4 v0000017916c71640_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000017916c71320_0;
    %assign/vec4 v0000017916c71640_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000017916c715a0_0;
    %assign/vec4 v0000017916c71640_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017916bdd3c0;
T_1 ;
    %vpi_call/w 3 9 "$dumpfile", "tb_mux.vcd" {0 0 0};
    %vpi_call/w 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017916bdd3c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017916bdd3c0;
T_2 ;
    %vpi_call/w 3 14 "$monitor", "Time: %0t | in1: %h | in2: %h | in3: %h | in4: %h | cntrl1: %h | cntrl2: %h | out: %h", $time, v0000017916c71000_0, v0000017916c70c40_0, v0000017916c70920_0, v0000017916c713c0_0, v0000017916c70e20_0, v0000017916c70ce0_0, v0000017916c71280_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c71000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c713c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70ce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c71000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c713c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70ce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c71000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c713c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70ce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c71000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017916c70920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c713c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017916c70ce0_0, 0, 1;
    %delay 4, 0;
    %vpi_call/w 3 53 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_mux4_1.v";
    "mux4_1.v";
