{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764091975517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764091975517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 20:32:55 2025 " "Processing started: Tue Nov 25 20:32:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764091975517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091975517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment2_GTU_CSE331 -c Assignment2_GTU_CSE331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091975518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764091975638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764091975638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 12 12 " "Found 12 design units, including 12 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_adder32 " "Found entity 3: ripple_adder32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitwise_and32 " "Found entity 4: bitwise_and32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "5 bitwise_or32 " "Found entity 5: bitwise_or32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "6 bitwise_nor32 " "Found entity 6: bitwise_nor32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "7 bitwise_not32 " "Found entity 7: bitwise_not32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "8 slt_compare " "Found entity 8: slt_compare" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "9 slt_vector32 " "Found entity 9: slt_vector32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux16 " "Found entity 11: mux16" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""} { "Info" "ISGN_ENTITY_NAME" "12 zero_detector32 " "Found entity 12: zero_detector32" {  } { { "alu.v" "" { Text "/home/kaz/Documents/Quartus_Projects/alu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "mux2to1_5bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "/home/kaz/Documents/Quartus_Projects/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "/home/kaz/Documents/Quartus_Projects/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764091979397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979397 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out mux2to1_1bit.v(10) " "Verilog HDL Procedural Assignment error at mux2to1_1bit.v(10): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "mux2to1_1bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_1bit.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1764091979397 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out mux2to1_1bit.v(12) " "Verilog HDL Procedural Assignment error at mux2to1_1bit.v(12): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "mux2to1_1bit.v" "" { Text "/home/kaz/Documents/Quartus_Projects/mux2to1_1bit.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1764091979397 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764091979417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 25 20:32:59 2025 " "Processing ended: Tue Nov 25 20:32:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764091979417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764091979417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764091979417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764091979417 ""}
