<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Implementation Technology - COMP3222 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Logic values as voltage levels Voltage (or even current) levels are often used to represent logic values."><meta name=keywords content="featherbear,COMP3222,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../post/implementation-technology/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Implementation Technology"><meta property="og:description" content="Logic values as voltage levels Voltage (or even current) levels are often used to represent logic values."><meta property="og:type" content="article"><meta property="og:url" content="/post/implementation-technology/"><meta property="article:published_time" content="2020-11-21T08:30:39+11:00"><meta property="article:modified_time" content="2021-10-19T15:48:52+11:00"><meta itemprop=name content="Implementation Technology"><meta itemprop=description content="Logic values as voltage levels Voltage (or even current) levels are often used to represent logic values."><meta itemprop=datePublished content="2020-11-21T08:30:39+11:00"><meta itemprop=dateModified content="2021-10-19T15:48:52+11:00"><meta itemprop=wordCount content="375"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Implementation Technology"><meta name=twitter:description content="Logic values as voltage levels Voltage (or even current) levels are often used to represent logic values."><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP3222 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP3222><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP3222 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP3222>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Implementation Technology</h1><div class=post-meta><span class=post-time>2020-11-21</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#logic-values-as-voltage-levels>Logic values as voltage levels</a></li><li><a href=#nmos-transistors-as-switches>nMOS Transistors as Switches</a><ul><li></li><li><a href=#cutoff-mode-v_gs--v_t>Cutoff Mode ($V_{GS} &lt; V_t$)</a></li><li><a href=#cutoff-mode-v_gs--v_t-and-v_ds--v_gs---v_t>Cutoff Mode ($V_{GS} > V_t$ and $V_{DS} &lt; V_{GS} - V_T$)</a></li><li><a href=#pinchoff-v_ds---v_gs---v_t>Pinchoff ($V_{DS} -> V_{GS} - V_t$)</a></li><li><a href=#saturation-mode-v_ds--v_gs---v_t>Saturation Mode ($V_{DS} >= V_{GS} - V_t})</a></li><li><a href=#not-gates-using-nmos>NOT gates using nMOS</a></li><li><a href=#nand-gates-using-nmos>NAND gates using nMOS</a></li><li><a href=#nor-gates-using-nmos>NOR gates using nMOS</a></li><li><a href=#and-gates-using-nmos>AND gates using nMOS</a></li><li><a href=#or-gate-using-nmos>OR gate using nMOS</a></li></ul></li><li><a href=#cmos---complementary-mos>CMOS - Complementary MOS</a></li><li><a href=#cmos-implementation-for-a-generic-network>CMOS implementation for a generic network</a></li><li><a href=#pull-up-vs-pull-down>Pull-up vs Pull-down</a></li><li><a href=#7400-series-chips>7400-series Chips</a></li><li><a href=#programmable-logic-devices-pld>Programmable Logic Devices (PLD)</a><ul><li><a href=#programmable-logic-arrays-pla>Programmable Logic Arrays (PLA)</a></li><li><a href=#programmable-array-logic-pal>Programmable Array Logic (PAL)</a></li><li><a href=#programming-units>Programming Units</a></li></ul></li></ul></nav></div></div><div class=post-content><h1 id=logic-values-as-voltage-levels>Logic values as voltage levels</h1><p>Voltage (or even current) levels are often used to represent logic values.</p><p>In a <strong>positive logic system</strong>, low levels represent low values, and high levels represent high values (i.e <code>1</code>)</p><p><img src=2020-11-21-08-32-04.png alt></p><h1 id=nmos-transistors-as-switches>nMOS Transistors as Switches</h1><p>Transistors are used either in <strong>cutoff</strong> mode or <strong>saturation mode</strong></p><ul><li>nMOS - n-channel MOSFET</li><li>pMOS - p-channel MOSFET</li></ul><p>When $V_G > V_t$, $V_D ~= V_S$</p><ul><li>$V_t$ is the threshold voltage</li></ul><p><img src=2020-11-21-08-33-25.png alt></p><h3 id=pmos>pMOS</h3><p>When $V_G &lt; V_B$, $V_D = V_S$</p><p><img src=2020-11-21-08-35-16.png alt></p><h2 id=cutoff-mode-v_gs--v_t>Cutoff Mode ($V_{GS} &lt; V_t$)</h2><p><img src=2020-11-21-08-45-21.png alt></p><ul><li>Positive charge (from $V_{GS}$) builds up on the plate, which accumulates negative charge</li></ul><h2 id=cutoff-mode-v_gs--v_t-and-v_ds--v_gs---v_t>Cutoff Mode ($V_{GS} > V_t$ and $V_{DS} &lt; V_{GS} - V_T$)</h2><p><img src=2020-11-21-08-46-21.png alt></p><h2 id=pinchoff-v_ds---v_gs---v_t>Pinchoff ($V_{DS} -> V_{GS} - V_t$)</h2><p><img src=2020-11-21-08-49-28.png alt></p><ul><li>When the voltage difference between the gate and drain is less than the difference between the gate and source.</li><li>Resistance increases</li></ul><h2 id=saturation-mode-v_ds--v_gs---v_t>Saturation Mode ($V_{DS} >= V_{GS} - V_t})</h2><p><img src=2020-11-21-08-52-01.png alt></p><ul><li>Limited</li></ul><hr><p><img src=2020-11-21-08-52-12.png alt></p><h2 id=not-gates-using-nmos>NOT gates using nMOS</h2><p><img src=2020-11-21-08-57-23.png alt></p><h2 id=nand-gates-using-nmos>NAND gates using nMOS</h2><p><img src=2020-11-21-08-57-44.png alt></p><h2 id=nor-gates-using-nmos>NOR gates using nMOS</h2><p><img src=2020-11-21-08-59-06.png alt></p><h2 id=and-gates-using-nmos>AND gates using nMOS</h2><p>(NAND + NOT)</p><p><img src=2020-11-21-09-00-32.png alt></p><h2 id=or-gate-using-nmos>OR gate using nMOS</h2><p>(NOR + NOT)</p><p><img src=2020-11-21-09-01-20.png alt></p><h1 id=cmos---complementary-mos>CMOS - Complementary MOS</h1><p><img src=2020-11-21-09-04-04.png alt></p><ul><li>Equal number of transistors</li><li>"duals" of each other<ul><li>PDN has nMOS in series</li><li>PUN has pMOS in parallel</li></ul></li><li>Only one of the networks is active at any time.</li><li>No longer require the current-limiting resistor.<ul><li>Almost no current flows - little to no power loss!</li><li><strong>There is however</strong>, leakage current</li><li>Little current (<strong>dynamic power</strong>) is dissipated for the gate operation<ul><li>Proportional to the clock frequency and the square of the supply voltage $V_{DD}$</li></ul></li></ul></li></ul><table><thead><tr><th align=center>NOT</th><th align=center>NAND</th><th align=center>NOR</th><th align=center>AND</th></tr></thead><tbody><tr><td align=center><img src=2020-11-21-09-08-20.png alt></td><td align=center><img src=2020-11-21-09-08-29.png alt></td><td align=center><img src=2020-11-21-09-08-38.png alt></td><td align=center><img src=2020-11-21-09-08-56.png alt></td></tr></tbody></table><hr><h1 id=cmos-implementation-for-a-generic-network>CMOS implementation for a generic network</h1><p>Apply $f || \overline{f}$</p><hr><h1 id=pull-up-vs-pull-down>Pull-up vs Pull-down</h1><blockquote><p>Pull-down is better</p></blockquote><p>If pulling up to source voltage, there will be current flowing -> Power loss!</p><hr><h1 id=7400-series-chips>7400-series Chips</h1><p>These ICs were released in the 1960 and contained few gates in the silicon substrate.<br>Eh</p><h1 id=programmable-logic-devices-pld>Programmable Logic Devices (PLD)</h1><h2 id=programmable-logic-arrays-pla>Programmable Logic Arrays (PLA)</h2><p>AND and OR gates programmed through physical switches.</p><h2 id=programmable-array-logic-pal>Programmable Array Logic (PAL)</h2><p>PLAs but with the OR plane removed.</p><p><em>Selection of the OR gates are removed in favour of just implementing more OR gates</em></p><ul><li>Less expensive (less parts)</li><li>Faster (less gates)</li></ul><h2 id=programming-units>Programming Units</h2><p><img src=2020-11-21-09-30-04.png alt></p><hr><ul><li>XOR can be used as a NOT toggle!</li><li>Expand input by cascading several multiplexers</li><li>Use clocks to synchronise gate operations</li><li>Flip-flops to hold values</li><li>D-latch to hold asynchronous values</li></ul></div><footer class=post-footer><nav class=post-nav><a class=next href=../../post/practical-issues/><span class="next-text nav-default">Practical Issues</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-left"></i></a><a class=prev href=../../post/summary/><i class="iconfont icon-right"></i><span class="prev-text nav-default">Course Summary</span>
<span class="prev-text nav-mobile">Prev</span></a></nav></footer></article><script>(function(f,a,t,h,o,m){a[h]=a[h]||function(){(a[h].q=a[h].q||[]).push(arguments)};o=f.createElement('script'),m=f.getElementsByTagName('script')[0];o.async=1;o.src=t;o.id='fathom-script';m.parentNode.insertBefore(o,m)})(document,window,'//ss.featherbear.cc/tracker.js','fathom');fathom('set','siteId','NEQTU');fathom('trackPageview');</script></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2020 -
2021
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=text/javascript>window.MathJax={tex2jax:{inlineMath:[['$','$'],['\\(','\\)']]},showProcessingMessages:false,messageStyle:'none'};</script><script async src="https://cdn.jsdelivr.net/npm/mathjax@2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha256-nvJJv9wWKEm88qvoQl9ekL2J+k/RWIsaSScxxlsrv8k=" crossorigin=anonymous></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>