# Reading pref.tcl
# do MUX_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/fpga/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {E:/Mips pipelined processor/Datapath/MUX_mips/MUX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:17:08 on Jul 18,2024
# vcom -reportprogress 300 -2008 -work work E:/Mips pipelined processor/Datapath/MUX_mips/MUX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_data_types
# ** Error: E:/Mips pipelined processor/Datapath/MUX_mips/MUX.vhd(5): near "<>": syntax error
# ** Note: E:/Mips pipelined processor/Datapath/MUX_mips/MUX.vhd(6): VHDL Compiler exiting
# End time: 12:17:08 on Jul 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/fpga/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./MUX_run_msim_rtl_vhdl.do line 8
# E:/fpga/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {E:/Mips pipelined processor/Datapath/MUX_mips/MUX.vhd}"
