// Seed: 2999374707
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3
);
  assign id_0 = id_2;
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_7 = 32'd17
) (
    input  tri1  _id_0,
    input  wor   id_1,
    output tri   id_2,
    input  uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    output uwire id_6,
    input  wand  _id_7,
    output wire  id_8
);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4
  );
  assign id_8 = id_7 * id_7;
  logic [7:0] id_10;
  ;
  assign id_10[id_0==-1'b0 : (-1||-1||-1'h0||1'b0||id_7)] = 1'h0;
endmodule
