<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://github.com/chip-red-pill/MicrocodeDecryptor">Original</a>
    <h1>Intel Microcode Decryptor</h1>
    
    <div id="readability-page-1" class="page"><div data-target="readme-toc.content">
            <article itemprop="text">
<p dir="auto"><strong>All information is provided for educational purposes only. Follow these instructions at your own risk. Neither the authors nor their employer are responsible for any direct or consequential damage or loss arising from any person or organization acting or failing to act on the basis of information contained in this page.</strong></p>

<p dir="auto">At the beginning of 2020, we discovered the Red Unlock technique that allows extracting <a href="https://en.wikipedia.org/wiki/Intel_Microcode" rel="nofollow">Intel Atom Microcode</a>. We were able to research the internal structure of the microcode and then x86 instruction implementation. Also, we recovered a format of microcode updates, algorithm and the encryption key used to protect the microcode (see <a href="https://en.wikipedia.org/wiki/RC4" rel="nofollow">RC4</a>).</p>

<ol dir="auto">
<li>Can I make a custom microcode update?</li>
</ol>
<p dir="auto">No, you can&#39;t. Only decryption is supported, because microcode has an RSA signature for integrity protection.</p>
<ol start="2" dir="auto">
<li>What kind CPUs are supported?</li>
</ol>
<p dir="auto">A microcode update decryption key depends from CPU generation. We&#39;ve extracted keys for Intel Gemini Lake (Goldmont Plus microarchitecture) and Intel Apolo Lake (Goldmont microarchitecture) generation. See <a href="#list-of-supported-cpus">List of Supported CPUs</a></p>
<ol start="3" dir="auto">
<li>How you had extracted the keys?</li>
</ol>
<p dir="auto">Using vulnerabilities in Intel TXE we had activated undocumented debugging mode called red unlock and extracted dumps of microcode directly from the CPU. We found the keys and algorithm inside.</p>
<ol start="4" dir="auto">
<li>Where can I find more information about it?</li>
</ol>
<p dir="auto">See our talks <a href="https://www.youtube.com/watch?v=V1nJeV0Uq0M&amp;ab_channel=OffensiveCon" rel="nofollow">Chip Red Pill: How We Achived to Execute Arbitrary Microcode Inside Intel Atom CPUs</a> from OffensiveCon22.</p>

<p dir="auto">All our scripts are written on Python. We recommend using Python 3. The scripts require pycryptodome packet. To install pycryptodome, run the following command:</p>
<div data-snippet-clipboard-copy-content="pip3 install pycryptodome"><pre><code>pip3 install pycryptodome
</code></pre></div>

<p dir="auto">Run the script <strong>dec_uUpd_Atom_apl.py</strong> for Apolo Lake CPUs:</p>
<div data-snippet-clipboard-copy-content="C:\microcode&gt;py -3 dec_uUpd_Atom_apl.py cpu506C9_plat03_ver00000040_2020-02-27_PRD_2FC3D618_.bin
Hash matched at length 0x3E00 (15872)
Data entropy: 6.898306"><pre><code>C:\microcode&gt;py -3 dec_uUpd_Atom_apl.py cpu506C9_plat03_ver00000040_2020-02-27_PRD_2FC3D618_.bin
Hash matched at length 0x3E00 (15872)
Data entropy: 6.898306
</code></pre></div>
<p dir="auto">Run the script <strong>dec_uUpd_xu_Atom_glp.py</strong> for Gemini Lake CPUs:</p>
<div data-snippet-clipboard-copy-content="C:\microcode&gt;py -3 dec_uUpd_xu_Atom_glp.py cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin
Patch hash matched: enc size: 0x3480
Patch data entropy: 6.438890
XuCode hash matched: size: 0xed40
XuCode data entropy: 7.752765"><pre><code>C:\microcode&gt;py -3 dec_uUpd_xu_Atom_glp.py cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin
Patch hash matched: enc size: 0x3480
Patch data entropy: 6.438890
XuCode hash matched: size: 0xed40
XuCode data entropy: 7.752765
</code></pre></div>

<p dir="auto">Run the script <strong>XuUnp.py</strong> for Goldmont Plus CPUs:</p>
<div data-snippet-clipboard-copy-content="C:\microcode&gt;py -3 XuUnp.py cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin.xu.dec
Processing cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin.xu.dec
. ELF at 0x28
. Parking: 0xD58+944
. XuRT: 0x16EC+D404
. Decompressing 54276 -&gt; 101448, be patient...
+ Unpacked OK"><pre><code>C:\microcode&gt;py -3 XuUnp.py cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin.xu.dec
Processing cpu706A8_plat01_ver00000018_2020-06-09_PRD_1D9A5DFE.bin.xu.dec
. ELF at 0x28
. Parking: 0xD58+944
. XuRT: 0x16EC+D404
. Decompressing 54276 -&gt; 101448, be patient...
+ Unpacked OK
</code></pre></div>
<p dir="auto"><a target="_blank" rel="noopener noreferrer" href="https://github.com/chip-red-pill/MicrocodeDecryptor/blob/main/pic/XuRT.png"><img src="https://github.com/chip-red-pill/MicrocodeDecryptor/raw/main/pic/XuRT.png" alt="screenshot"/></a></p>

<p dir="auto">XuCode is the software part of SGX technology, there are ELF-files integrated in microcode update.
<a target="_blank" rel="noopener noreferrer" href="https://github.com/chip-red-pill/MicrocodeDecryptor/blob/main/pic/swsec-xucode-fig1.png"><img src="https://github.com/chip-red-pill/MicrocodeDecryptor/raw/main/pic/swsec-xucode-fig1.png" alt="screenshot"/></a></p>
<p dir="auto">See: <a href="https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/secure-coding/xucode-implementing-complex-instruction-flows.html" rel="nofollow">XuCode: An Innovative Technology for Implementing Complex Instruction Flows</a></p>

<p dir="auto">The microcode update can be decrypted for following CPUs:</p>
<table>
<thead>
<tr>
<th>Processor Model</th>
<th>Microarchitecture</th>
<th>SGX / XuCode support</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pentium  J4205</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Celeron  J3455</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Celeron  J3355</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Pentium  N4200</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Celeron  N3450</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Celeron  N3350</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x7  E3940</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x5  E3930</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x7  A3960</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x7  A3950</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x5  A3940</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom x5  A3930</td>
<td>Goldmont, Apollo Lake</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3958</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3955</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3858</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3850</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3830</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3808</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3758</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3750</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3708</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3558</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3538</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3508</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3338</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Atom  C3308</td>
<td>Goldmont, Denverton</td>
<td>-</td>
</tr>
<tr>
<td>Pentium Silver J5005</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Celeron J4105</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Celeron J4005</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Pentium Silver N5000</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Celeron N4100</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Celeron N4000</td>
<td>Goldmont Plus, Gemini Lake</td>
<td>+</td>
</tr>
<tr>
<td>Pentium Silver N5030</td>
<td>Goldmont Plus, Gemini Lake Refresh</td>
<td>+</td>
</tr>
<tr>
<td>Celeron N4120</td>
<td>Goldmont Plus, Gemini Lake Refresh</td>
<td>+</td>
</tr>
<tr>
<td>Celeron N4020</td>
<td>Goldmont Plus, Gemini Lake Refresh</td>
<td>+</td>
</tr>
</tbody>
</table>

<p dir="auto">Mark Ermolov (<a href="https://twitter.com/_markel___" rel="nofollow">@_markel___</a>)</p>
<p dir="auto">Maxim Goryachy (<a href="https://twitter.com/h0t_max" rel="nofollow">@h0t_max</a>)</p>
<p dir="auto">Dmitry Sklyarov (<a href="https://twitter.com/_Dmit" rel="nofollow">@_Dmit</a>)</p>
</article>
          </div></div>
  </body>
</html>
