
plainf4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ab4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001920  08006c64  08006c64  00007c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008584  08008584  0000a080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008584  08008584  00009584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800858c  0800858c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800858c  0800858c  0000958c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008590  08008590  00009590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008594  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a080  2**0
                  CONTENTS
 10 .bss          000005bc  20000080  20000080  0000a080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000063c  2000063c  0000a080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000af6d  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002499  00000000  00000000  0001501d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  000174b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000856  00000000  00000000  00017fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024e94  00000000  00000000  00018836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dda0  00000000  00000000  0003d6ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da35d  00000000  00000000  0004b46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001257c7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000377c  00000000  00000000  0012580c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00128f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006c4c 	.word	0x08006c4c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08006c4c 	.word	0x08006c4c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <ILI9341_DrawHollowCircle>:
	us *= (SystemCoreClock / 1000000);
	while (us--);
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b089      	sub	sp, #36	@ 0x24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4604      	mov	r4, r0
 80005c4:	4608      	mov	r0, r1
 80005c6:	4611      	mov	r1, r2
 80005c8:	461a      	mov	r2, r3
 80005ca:	4623      	mov	r3, r4
 80005cc:	80fb      	strh	r3, [r7, #6]
 80005ce:	4603      	mov	r3, r0
 80005d0:	80bb      	strh	r3, [r7, #4]
 80005d2:	460b      	mov	r3, r1
 80005d4:	807b      	strh	r3, [r7, #2]
 80005d6:	4613      	mov	r3, r2
 80005d8:	803b      	strh	r3, [r7, #0]
	int x = radius-1;
 80005da:	887b      	ldrh	r3, [r7, #2]
 80005dc:	3b01      	subs	r3, #1
 80005de:	61fb      	str	r3, [r7, #28]
	int y = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 80005e4:	2301      	movs	r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
	int dy = 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 80005ec:	887b      	ldrh	r3, [r7, #2]
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	697a      	ldr	r2, [r7, #20]
 80005f2:	1ad3      	subs	r3, r2, r3
 80005f4:	60fb      	str	r3, [r7, #12]

	while (x >= y)
 80005f6:	e08d      	b.n	8000714 <ILI9341_DrawHollowCircle+0x158>
	{
		ILI9341_DrawPixel(X + x, Y + y, color);
 80005f8:	69fb      	ldr	r3, [r7, #28]
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	88fb      	ldrh	r3, [r7, #6]
 80005fe:	4413      	add	r3, r2
 8000600:	b298      	uxth	r0, r3
 8000602:	69bb      	ldr	r3, [r7, #24]
 8000604:	b29a      	uxth	r2, r3
 8000606:	88bb      	ldrh	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	b29b      	uxth	r3, r3
 800060c:	883a      	ldrh	r2, [r7, #0]
 800060e:	4619      	mov	r1, r3
 8000610:	f000 fd0a 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	b29a      	uxth	r2, r3
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	4413      	add	r3, r2
 800061c:	b298      	uxth	r0, r3
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	b29a      	uxth	r2, r3
 8000622:	88bb      	ldrh	r3, [r7, #4]
 8000624:	4413      	add	r3, r2
 8000626:	b29b      	uxth	r3, r3
 8000628:	883a      	ldrh	r2, [r7, #0]
 800062a:	4619      	mov	r1, r3
 800062c:	f000 fcfc 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	b29b      	uxth	r3, r3
 8000634:	88fa      	ldrh	r2, [r7, #6]
 8000636:	1ad3      	subs	r3, r2, r3
 8000638:	b298      	uxth	r0, r3
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	b29a      	uxth	r2, r3
 800063e:	88bb      	ldrh	r3, [r7, #4]
 8000640:	4413      	add	r3, r2
 8000642:	b29b      	uxth	r3, r3
 8000644:	883a      	ldrh	r2, [r7, #0]
 8000646:	4619      	mov	r1, r3
 8000648:	f000 fcee 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	b29b      	uxth	r3, r3
 8000650:	88fa      	ldrh	r2, [r7, #6]
 8000652:	1ad3      	subs	r3, r2, r3
 8000654:	b298      	uxth	r0, r3
 8000656:	69bb      	ldr	r3, [r7, #24]
 8000658:	b29a      	uxth	r2, r3
 800065a:	88bb      	ldrh	r3, [r7, #4]
 800065c:	4413      	add	r3, r2
 800065e:	b29b      	uxth	r3, r3
 8000660:	883a      	ldrh	r2, [r7, #0]
 8000662:	4619      	mov	r1, r3
 8000664:	f000 fce0 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	b29b      	uxth	r3, r3
 800066c:	88fa      	ldrh	r2, [r7, #6]
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	b298      	uxth	r0, r3
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	b29b      	uxth	r3, r3
 8000676:	88ba      	ldrh	r2, [r7, #4]
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	b29b      	uxth	r3, r3
 800067c:	883a      	ldrh	r2, [r7, #0]
 800067e:	4619      	mov	r1, r3
 8000680:	f000 fcd2 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000684:	69bb      	ldr	r3, [r7, #24]
 8000686:	b29b      	uxth	r3, r3
 8000688:	88fa      	ldrh	r2, [r7, #6]
 800068a:	1ad3      	subs	r3, r2, r3
 800068c:	b298      	uxth	r0, r3
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	b29b      	uxth	r3, r3
 8000692:	88ba      	ldrh	r2, [r7, #4]
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	b29b      	uxth	r3, r3
 8000698:	883a      	ldrh	r2, [r7, #0]
 800069a:	4619      	mov	r1, r3
 800069c:	f000 fcc4 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	4413      	add	r3, r2
 80006a8:	b298      	uxth	r0, r3
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	88ba      	ldrh	r2, [r7, #4]
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	883a      	ldrh	r2, [r7, #0]
 80006b6:	4619      	mov	r1, r3
 80006b8:	f000 fcb6 	bl	8001028 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 80006bc:	69fb      	ldr	r3, [r7, #28]
 80006be:	b29a      	uxth	r2, r3
 80006c0:	88fb      	ldrh	r3, [r7, #6]
 80006c2:	4413      	add	r3, r2
 80006c4:	b298      	uxth	r0, r3
 80006c6:	69bb      	ldr	r3, [r7, #24]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	88ba      	ldrh	r2, [r7, #4]
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	883a      	ldrh	r2, [r7, #0]
 80006d2:	4619      	mov	r1, r3
 80006d4:	f000 fca8 	bl	8001028 <ILI9341_DrawPixel>

		if (err <= 0)
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	dc09      	bgt.n	80006f2 <ILI9341_DrawHollowCircle+0x136>
		{
			y++;
 80006de:	69bb      	ldr	r3, [r7, #24]
 80006e0:	3301      	adds	r3, #1
 80006e2:	61bb      	str	r3, [r7, #24]
			err += dy;
 80006e4:	68fa      	ldr	r2, [r7, #12]
 80006e6:	693b      	ldr	r3, [r7, #16]
 80006e8:	4413      	add	r3, r2
 80006ea:	60fb      	str	r3, [r7, #12]
			dy += 2;
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	3302      	adds	r3, #2
 80006f0:	613b      	str	r3, [r7, #16]
		}

		if (err > 0)
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	dd0d      	ble.n	8000714 <ILI9341_DrawHollowCircle+0x158>
		{
			x--;
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	61fb      	str	r3, [r7, #28]
			dx += 2;
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	3302      	adds	r3, #2
 8000702:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 8000704:	887b      	ldrh	r3, [r7, #2]
 8000706:	425b      	negs	r3, r3
 8000708:	005a      	lsls	r2, r3, #1
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	4413      	add	r3, r2
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	4413      	add	r3, r2
 8000712:	60fb      	str	r3, [r7, #12]
	while (x >= y)
 8000714:	69fa      	ldr	r2, [r7, #28]
 8000716:	69bb      	ldr	r3, [r7, #24]
 8000718:	429a      	cmp	r2, r3
 800071a:	f6bf af6d 	bge.w	80005f8 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 800071e:	bf00      	nop
 8000720:	bf00      	nop
 8000722:	3724      	adds	r7, #36	@ 0x24
 8000724:	46bd      	mov	sp, r7
 8000726:	bd90      	pop	{r4, r7, pc}

08000728 <ILI9341_DrawFilledCircle>:

void ILI9341_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 8000728:	b590      	push	{r4, r7, lr}
 800072a:	b08b      	sub	sp, #44	@ 0x2c
 800072c:	af00      	add	r7, sp, #0
 800072e:	4604      	mov	r4, r0
 8000730:	4608      	mov	r0, r1
 8000732:	4611      	mov	r1, r2
 8000734:	461a      	mov	r2, r3
 8000736:	4623      	mov	r3, r4
 8000738:	80fb      	strh	r3, [r7, #6]
 800073a:	4603      	mov	r3, r0
 800073c:	80bb      	strh	r3, [r7, #4]
 800073e:	460b      	mov	r3, r1
 8000740:	807b      	strh	r3, [r7, #2]
 8000742:	4613      	mov	r3, r2
 8000744:	803b      	strh	r3, [r7, #0]

	int x = radius;
 8000746:	887b      	ldrh	r3, [r7, #2]
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
	int y = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
	int xChange = 1 - (radius << 1);
 800074e:	887b      	ldrh	r3, [r7, #2]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	f1c3 0301 	rsb	r3, r3, #1
 8000756:	61fb      	str	r3, [r7, #28]
	int yChange = 0;
 8000758:	2300      	movs	r3, #0
 800075a:	61bb      	str	r3, [r7, #24]
	int radiusError = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]

	while (x >= y)
 8000760:	e061      	b.n	8000826 <ILI9341_DrawFilledCircle+0xfe>
	{
		for (int i = X - x; i <= X + x; i++)
 8000762:	88fa      	ldrh	r2, [r7, #6]
 8000764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000766:	1ad3      	subs	r3, r2, r3
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	e018      	b.n	800079e <ILI9341_DrawFilledCircle+0x76>
		{
			ILI9341_DrawPixel(i, Y + y,color);
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	b298      	uxth	r0, r3
 8000770:	6a3b      	ldr	r3, [r7, #32]
 8000772:	b29a      	uxth	r2, r3
 8000774:	88bb      	ldrh	r3, [r7, #4]
 8000776:	4413      	add	r3, r2
 8000778:	b29b      	uxth	r3, r3
 800077a:	883a      	ldrh	r2, [r7, #0]
 800077c:	4619      	mov	r1, r3
 800077e:	f000 fc53 	bl	8001028 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - y,color);
 8000782:	693b      	ldr	r3, [r7, #16]
 8000784:	b298      	uxth	r0, r3
 8000786:	6a3b      	ldr	r3, [r7, #32]
 8000788:	b29b      	uxth	r3, r3
 800078a:	88ba      	ldrh	r2, [r7, #4]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	b29b      	uxth	r3, r3
 8000790:	883a      	ldrh	r2, [r7, #0]
 8000792:	4619      	mov	r1, r3
 8000794:	f000 fc48 	bl	8001028 <ILI9341_DrawPixel>
		for (int i = X - x; i <= X + x; i++)
 8000798:	693b      	ldr	r3, [r7, #16]
 800079a:	3301      	adds	r3, #1
 800079c:	613b      	str	r3, [r7, #16]
 800079e:	88fa      	ldrh	r2, [r7, #6]
 80007a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007a2:	4413      	add	r3, r2
 80007a4:	693a      	ldr	r2, [r7, #16]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	dde0      	ble.n	800076c <ILI9341_DrawFilledCircle+0x44>
		}

		for (int i = X - y; i <= X + y; i++)
 80007aa:	88fa      	ldrh	r2, [r7, #6]
 80007ac:	6a3b      	ldr	r3, [r7, #32]
 80007ae:	1ad3      	subs	r3, r2, r3
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	e018      	b.n	80007e6 <ILI9341_DrawFilledCircle+0xbe>
		{
			ILI9341_DrawPixel(i, Y + x,color);
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	b298      	uxth	r0, r3
 80007b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ba:	b29a      	uxth	r2, r3
 80007bc:	88bb      	ldrh	r3, [r7, #4]
 80007be:	4413      	add	r3, r2
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	883a      	ldrh	r2, [r7, #0]
 80007c4:	4619      	mov	r1, r3
 80007c6:	f000 fc2f 	bl	8001028 <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - x,color);
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	b298      	uxth	r0, r3
 80007ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	88ba      	ldrh	r2, [r7, #4]
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	883a      	ldrh	r2, [r7, #0]
 80007da:	4619      	mov	r1, r3
 80007dc:	f000 fc24 	bl	8001028 <ILI9341_DrawPixel>
		for (int i = X - y; i <= X + y; i++)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	3301      	adds	r3, #1
 80007e4:	60fb      	str	r3, [r7, #12]
 80007e6:	88fa      	ldrh	r2, [r7, #6]
 80007e8:	6a3b      	ldr	r3, [r7, #32]
 80007ea:	4413      	add	r3, r2
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	dde0      	ble.n	80007b4 <ILI9341_DrawFilledCircle+0x8c>
		}

		y++;
 80007f2:	6a3b      	ldr	r3, [r7, #32]
 80007f4:	3301      	adds	r3, #1
 80007f6:	623b      	str	r3, [r7, #32]
		radiusError += yChange;
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	69bb      	ldr	r3, [r7, #24]
 80007fc:	4413      	add	r3, r2
 80007fe:	617b      	str	r3, [r7, #20]
		yChange += 2;
 8000800:	69bb      	ldr	r3, [r7, #24]
 8000802:	3302      	adds	r3, #2
 8000804:	61bb      	str	r3, [r7, #24]

		if (((radiusError << 1) + xChange) > 0)
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	005a      	lsls	r2, r3, #1
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	4413      	add	r3, r2
 800080e:	2b00      	cmp	r3, #0
 8000810:	dd09      	ble.n	8000826 <ILI9341_DrawFilledCircle+0xfe>
		{
			x--;
 8000812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000814:	3b01      	subs	r3, #1
 8000816:	627b      	str	r3, [r7, #36]	@ 0x24
			radiusError += xChange;
 8000818:	697a      	ldr	r2, [r7, #20]
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	4413      	add	r3, r2
 800081e:	617b      	str	r3, [r7, #20]
			xChange += 2;
 8000820:	69fb      	ldr	r3, [r7, #28]
 8000822:	3302      	adds	r3, #2
 8000824:	61fb      	str	r3, [r7, #28]
	while (x >= y)
 8000826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000828:	6a3b      	ldr	r3, [r7, #32]
 800082a:	429a      	cmp	r2, r3
 800082c:	da99      	bge.n	8000762 <ILI9341_DrawFilledCircle+0x3a>
		}
	}
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	372c      	adds	r7, #44	@ 0x2c
 8000834:	46bd      	mov	sp, r7
 8000836:	bd90      	pop	{r4, r7, pc}

08000838 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b08d      	sub	sp, #52	@ 0x34
 800083c:	af02      	add	r7, sp, #8
 800083e:	60b9      	str	r1, [r7, #8]
 8000840:	4611      	mov	r1, r2
 8000842:	461a      	mov	r2, r3
 8000844:	4603      	mov	r3, r0
 8000846:	73fb      	strb	r3, [r7, #15]
 8000848:	460b      	mov	r3, r1
 800084a:	81bb      	strh	r3, [r7, #12]
 800084c:	4613      	mov	r3, r2
 800084e:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	2b1e      	cmp	r3, #30
 8000854:	d964      	bls.n	8000920 <ILI9341_DrawChar+0xe8>
 8000856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085a:	2b00      	cmp	r3, #0
 800085c:	db60      	blt.n	8000920 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	3301      	adds	r3, #1
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	3302      	adds	r3, #2
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	3303      	adds	r3, #3
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	3b20      	subs	r3, #32
 8000880:	7ffa      	ldrb	r2, [r7, #31]
 8000882:	fb02 f303 	mul.w	r3, r2, r3
 8000886:	3304      	adds	r3, #4
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	4413      	add	r3, r2
 800088c:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 800088e:	7fbb      	ldrb	r3, [r7, #30]
 8000890:	b29a      	uxth	r2, r3
 8000892:	7f7b      	ldrb	r3, [r7, #29]
 8000894:	b29c      	uxth	r4, r3
 8000896:	88f9      	ldrh	r1, [r7, #6]
 8000898:	89b8      	ldrh	r0, [r7, #12]
 800089a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800089c:	9300      	str	r3, [sp, #0]
 800089e:	4623      	mov	r3, r4
 80008a0:	f000 fc28 	bl	80010f4 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80008a8:	e035      	b.n	8000916 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
 80008ae:	e02b      	b.n	8000908 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80008b0:	7f3b      	ldrb	r3, [r7, #28]
 80008b2:	6a3a      	ldr	r2, [r7, #32]
 80008b4:	fb03 f202 	mul.w	r2, r3, r2
 80008b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ba:	10db      	asrs	r3, r3, #3
 80008bc:	f003 031f 	and.w	r3, r3, #31
 80008c0:	4413      	add	r3, r2
 80008c2:	3301      	adds	r3, #1
 80008c4:	69ba      	ldr	r2, [r7, #24]
 80008c6:	4413      	add	r3, r2
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 80008cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ce:	f003 0307 	and.w	r3, r3, #7
 80008d2:	2201      	movs	r2, #1
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 80008da:	7dfa      	ldrb	r2, [r7, #23]
 80008dc:	7dbb      	ldrb	r3, [r7, #22]
 80008de:	4013      	ands	r3, r2
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d00d      	beq.n	8000902 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 80008e6:	6a3b      	ldr	r3, [r7, #32]
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	4413      	add	r3, r2
 80008ee:	b298      	uxth	r0, r3
 80008f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	88fb      	ldrh	r3, [r7, #6]
 80008f6:	4413      	add	r3, r2
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80008fc:	4619      	mov	r1, r3
 80008fe:	f000 fb93 	bl	8001028 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	3301      	adds	r3, #1
 8000906:	623b      	str	r3, [r7, #32]
 8000908:	7fbb      	ldrb	r3, [r7, #30]
 800090a:	6a3a      	ldr	r2, [r7, #32]
 800090c:	429a      	cmp	r2, r3
 800090e:	dbcf      	blt.n	80008b0 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	3301      	adds	r3, #1
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
 8000916:	7f7b      	ldrb	r3, [r7, #29]
 8000918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800091a:	429a      	cmp	r2, r3
 800091c:	dbc5      	blt.n	80008aa <ILI9341_DrawChar+0x72>
 800091e:	e000      	b.n	8000922 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 8000920:	bf00      	nop
			}
		}
	}
}
 8000922:	372c      	adds	r7, #44	@ 0x2c
 8000924:	46bd      	mov	sp, r7
 8000926:	bd90      	pop	{r4, r7, pc}

08000928 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08a      	sub	sp, #40	@ 0x28
 800092c:	af02      	add	r7, sp, #8
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	4611      	mov	r1, r2
 8000934:	461a      	mov	r2, r3
 8000936:	460b      	mov	r3, r1
 8000938:	80fb      	strh	r3, [r7, #6]
 800093a:	4613      	mov	r3, r2
 800093c:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	3301      	adds	r3, #1
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	77bb      	strb	r3, [r7, #30]

	while (*str)
 800094c:	e02d      	b.n	80009aa <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	7818      	ldrb	r0, [r3, #0]
 8000952:	88b9      	ldrh	r1, [r7, #4]
 8000954:	88fa      	ldrh	r2, [r7, #6]
 8000956:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000958:	9301      	str	r3, [sp, #4]
 800095a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	460b      	mov	r3, r1
 8000960:	68b9      	ldr	r1, [r7, #8]
 8000962:	f7ff ff69 	bl	8000838 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	3b20      	subs	r3, #32
 800096c:	7ffa      	ldrb	r2, [r7, #31]
 800096e:	fb02 f303 	mul.w	r3, r2, r3
 8000972:	3304      	adds	r3, #4
 8000974:	68ba      	ldr	r2, [r7, #8]
 8000976:	4413      	add	r3, r2
 8000978:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000980:	7dfb      	ldrb	r3, [r7, #23]
 8000982:	1c9a      	adds	r2, r3, #2
 8000984:	7fbb      	ldrb	r3, [r7, #30]
 8000986:	429a      	cmp	r2, r3
 8000988:	da07      	bge.n	800099a <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800098a:	7dfb      	ldrb	r3, [r7, #23]
 800098c:	b29a      	uxth	r2, r3
 800098e:	88fb      	ldrh	r3, [r7, #6]
 8000990:	4413      	add	r3, r2
 8000992:	b29b      	uxth	r3, r3
 8000994:	3302      	adds	r3, #2
 8000996:	80fb      	strh	r3, [r7, #6]
 8000998:	e004      	b.n	80009a4 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800099a:	7fbb      	ldrb	r3, [r7, #30]
 800099c:	b29a      	uxth	r2, r3
 800099e:	88fb      	ldrh	r3, [r7, #6]
 80009a0:	4413      	add	r3, r2
 80009a2:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	3301      	adds	r3, #1
 80009a8:	60fb      	str	r3, [r7, #12]
	while (*str)
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d1cd      	bne.n	800094e <ILI9341_DrawText+0x26>
	}
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3720      	adds	r7, #32
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a06      	ldr	r2, [pc, #24]	@ (80009e0 <HAL_SPI_TxCpltCallback+0x24>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d104      	bne.n	80009d6 <HAL_SPI_TxCpltCallback+0x1a>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	2104      	movs	r1, #4
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <HAL_SPI_TxCpltCallback+0x28>)
 80009d2:	f003 fb7b 	bl	80040cc <HAL_GPIO_WritePin>
  }
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200000bc 	.word	0x200000bc
 80009e4:	40020800 	.word	0x40020800

080009e8 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80009f2:	bf00      	nop
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <ILI9341_SPI_Tx+0x30>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	f003 0302 	and.w	r3, r3, #2
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d1f8      	bne.n	80009f4 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000a02:	1dfb      	adds	r3, r7, #7
 8000a04:	2201      	movs	r2, #1
 8000a06:	4619      	mov	r1, r3
 8000a08:	4803      	ldr	r0, [pc, #12]	@ (8000a18 <ILI9341_SPI_Tx+0x30>)
 8000a0a:	f004 fce3 	bl	80053d4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200000bc 	.word	0x200000bc

08000a1c <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	460b      	mov	r3, r1
 8000a26:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000a28:	bf00      	nop
 8000a2a:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <ILI9341_SPI_TxBuffer+0x30>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d1f8      	bne.n	8000a2a <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8000a38:	887b      	ldrh	r3, [r7, #2]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	6879      	ldr	r1, [r7, #4]
 8000a3e:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <ILI9341_SPI_TxBuffer+0x30>)
 8000a40:	f004 fcc8 	bl	80053d4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000bc 	.word	0x200000bc

08000a50 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a60:	4807      	ldr	r0, [pc, #28]	@ (8000a80 <ILI9341_WriteCommand+0x30>)
 8000a62:	f003 fb33 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000a66:	2200      	movs	r2, #0
 8000a68:	2104      	movs	r1, #4
 8000a6a:	4806      	ldr	r0, [pc, #24]	@ (8000a84 <ILI9341_WriteCommand+0x34>)
 8000a6c:	f003 fb2e 	bl	80040cc <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ffb8 	bl	80009e8 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000a78:	bf00      	nop
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40020c00 	.word	0x40020c00
 8000a84:	40020800 	.word	0x40020800

08000a88 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000a92:	2201      	movs	r2, #1
 8000a94:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a98:	4807      	ldr	r0, [pc, #28]	@ (8000ab8 <ILI9341_WriteData+0x30>)
 8000a9a:	f003 fb17 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2104      	movs	r1, #4
 8000aa2:	4806      	ldr	r0, [pc, #24]	@ (8000abc <ILI9341_WriteData+0x34>)
 8000aa4:	f003 fb12 	bl	80040cc <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff9c 	bl	80009e8 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40020c00 	.word	0x40020c00
 8000abc:	40020800 	.word	0x40020800

08000ac0 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	460b      	mov	r3, r1
 8000aca:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000acc:	2201      	movs	r2, #1
 8000ace:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ad2:	4808      	ldr	r0, [pc, #32]	@ (8000af4 <ILI9341_WriteBuffer+0x34>)
 8000ad4:	f003 fafa 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2104      	movs	r1, #4
 8000adc:	4806      	ldr	r0, [pc, #24]	@ (8000af8 <ILI9341_WriteBuffer+0x38>)
 8000ade:	f003 faf5 	bl	80040cc <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000ae2:	887b      	ldrh	r3, [r7, #2]
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f7ff ff98 	bl	8000a1c <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40020c00 	.word	0x40020c00
 8000af8:	40020800 	.word	0x40020800

08000afc <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000afc:	b590      	push	{r4, r7, lr}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4604      	mov	r4, r0
 8000b04:	4608      	mov	r0, r1
 8000b06:	4611      	mov	r1, r2
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4623      	mov	r3, r4
 8000b0c:	80fb      	strh	r3, [r7, #6]
 8000b0e:	4603      	mov	r3, r0
 8000b10:	80bb      	strh	r3, [r7, #4]
 8000b12:	460b      	mov	r3, r1
 8000b14:	807b      	strh	r3, [r7, #2]
 8000b16:	4613      	mov	r3, r2
 8000b18:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000b1a:	88fb      	ldrh	r3, [r7, #6]
 8000b1c:	0a1b      	lsrs	r3, r3, #8
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000b2a:	887b      	ldrh	r3, [r7, #2]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8000b34:	887b      	ldrh	r3, [r7, #2]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8000b3a:	202a      	movs	r0, #42	@ 0x2a
 8000b3c:	f7ff ff88 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000b40:	f107 030c 	add.w	r3, r7, #12
 8000b44:	2104      	movs	r1, #4
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff ffba 	bl	8000ac0 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8000b4c:	88bb      	ldrh	r3, [r7, #4]
 8000b4e:	0a1b      	lsrs	r3, r3, #8
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8000b56:	88bb      	ldrh	r3, [r7, #4]
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8000b5c:	883b      	ldrh	r3, [r7, #0]
 8000b5e:	0a1b      	lsrs	r3, r3, #8
 8000b60:	b29b      	uxth	r3, r3
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8000b66:	883b      	ldrh	r3, [r7, #0]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8000b6c:	202b      	movs	r0, #43	@ 0x2b
 8000b6e:	f7ff ff6f 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000b72:	f107 030c 	add.w	r3, r7, #12
 8000b76:	2104      	movs	r1, #4
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff ffa1 	bl	8000ac0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8000b7e:	202c      	movs	r0, #44	@ 0x2c
 8000b80:	f7ff ff66 	bl	8000a50 <ILI9341_WriteCommand>
}
 8000b84:	bf00      	nop
 8000b86:	3714      	adds	r7, #20
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd90      	pop	{r4, r7, pc}

08000b8c <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b96:	480d      	ldr	r0, [pc, #52]	@ (8000bcc <ILI9341_Reset+0x40>)
 8000b98:	f003 fa98 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000b9c:	200a      	movs	r0, #10
 8000b9e:	f002 fc43 	bl	8003428 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	480a      	ldr	r0, [pc, #40]	@ (8000bd0 <ILI9341_Reset+0x44>)
 8000ba8:	f003 fa90 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000bac:	200a      	movs	r0, #10
 8000bae:	f002 fc3b 	bl	8003428 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb8:	4804      	ldr	r0, [pc, #16]	@ (8000bcc <ILI9341_Reset+0x40>)
 8000bba:	f003 fa87 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2104      	movs	r1, #4
 8000bc2:	4803      	ldr	r0, [pc, #12]	@ (8000bd0 <ILI9341_Reset+0x44>)
 8000bc4:	f003 fa82 	bl	80040cc <HAL_GPIO_WritePin>
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40020c00 	.word	0x40020c00
 8000bd0:	40020800 	.word	0x40020800

08000bd4 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bde:	4802      	ldr	r0, [pc, #8]	@ (8000be8 <ILI9341_Enable+0x14>)
 8000be0:	f003 fa74 	bl	80040cc <HAL_GPIO_WritePin>
}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40020c00 	.word	0x40020c00

08000bec <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000bf0:	f7ff fff0 	bl	8000bd4 <ILI9341_Enable>
	ILI9341_Reset();
 8000bf4:	f7ff ffca 	bl	8000b8c <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	f7ff ff29 	bl	8000a50 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000bfe:	200a      	movs	r0, #10
 8000c00:	f002 fc12 	bl	8003428 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000c04:	20cb      	movs	r0, #203	@ 0xcb
 8000c06:	f7ff ff23 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000c0a:	2039      	movs	r0, #57	@ 0x39
 8000c0c:	f7ff ff3c 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8000c10:	202c      	movs	r0, #44	@ 0x2c
 8000c12:	f7ff ff39 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f7ff ff36 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000c1c:	2034      	movs	r0, #52	@ 0x34
 8000c1e:	f7ff ff33 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8000c22:	2002      	movs	r0, #2
 8000c24:	f7ff ff30 	bl	8000a88 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8000c28:	20cf      	movs	r0, #207	@ 0xcf
 8000c2a:	f7ff ff11 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff ff2a 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000c34:	20c1      	movs	r0, #193	@ 0xc1
 8000c36:	f7ff ff27 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8000c3a:	2030      	movs	r0, #48	@ 0x30
 8000c3c:	f7ff ff24 	bl	8000a88 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8000c40:	20e8      	movs	r0, #232	@ 0xe8
 8000c42:	f7ff ff05 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8000c46:	2085      	movs	r0, #133	@ 0x85
 8000c48:	f7ff ff1e 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f7ff ff1b 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8000c52:	2078      	movs	r0, #120	@ 0x78
 8000c54:	f7ff ff18 	bl	8000a88 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8000c58:	20ea      	movs	r0, #234	@ 0xea
 8000c5a:	f7ff fef9 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff ff12 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff ff0f 	bl	8000a88 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000c6a:	20ed      	movs	r0, #237	@ 0xed
 8000c6c:	f7ff fef0 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000c70:	2064      	movs	r0, #100	@ 0x64
 8000c72:	f7ff ff09 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000c76:	2003      	movs	r0, #3
 8000c78:	f7ff ff06 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000c7c:	2012      	movs	r0, #18
 8000c7e:	f7ff ff03 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000c82:	2081      	movs	r0, #129	@ 0x81
 8000c84:	f7ff ff00 	bl	8000a88 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8000c88:	20f7      	movs	r0, #247	@ 0xf7
 8000c8a:	f7ff fee1 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000c8e:	2020      	movs	r0, #32
 8000c90:	f7ff fefa 	bl	8000a88 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000c94:	20c0      	movs	r0, #192	@ 0xc0
 8000c96:	f7ff fedb 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000c9a:	2023      	movs	r0, #35	@ 0x23
 8000c9c:	f7ff fef4 	bl	8000a88 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000ca0:	20c1      	movs	r0, #193	@ 0xc1
 8000ca2:	f7ff fed5 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000ca6:	2010      	movs	r0, #16
 8000ca8:	f7ff feee 	bl	8000a88 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000cac:	20c5      	movs	r0, #197	@ 0xc5
 8000cae:	f7ff fecf 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000cb2:	203e      	movs	r0, #62	@ 0x3e
 8000cb4:	f7ff fee8 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8000cb8:	2028      	movs	r0, #40	@ 0x28
 8000cba:	f7ff fee5 	bl	8000a88 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000cbe:	20c7      	movs	r0, #199	@ 0xc7
 8000cc0:	f7ff fec6 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000cc4:	2086      	movs	r0, #134	@ 0x86
 8000cc6:	f7ff fedf 	bl	8000a88 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000cca:	2036      	movs	r0, #54	@ 0x36
 8000ccc:	f7ff fec0 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000cd0:	2048      	movs	r0, #72	@ 0x48
 8000cd2:	f7ff fed9 	bl	8000a88 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000cd6:	203a      	movs	r0, #58	@ 0x3a
 8000cd8:	f7ff feba 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000cdc:	2055      	movs	r0, #85	@ 0x55
 8000cde:	f7ff fed3 	bl	8000a88 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000ce2:	20b1      	movs	r0, #177	@ 0xb1
 8000ce4:	f7ff feb4 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f7ff fecd 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000cee:	2018      	movs	r0, #24
 8000cf0:	f7ff feca 	bl	8000a88 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000cf4:	20b6      	movs	r0, #182	@ 0xb6
 8000cf6:	f7ff feab 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000cfa:	2008      	movs	r0, #8
 8000cfc:	f7ff fec4 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000d00:	2082      	movs	r0, #130	@ 0x82
 8000d02:	f7ff fec1 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000d06:	2027      	movs	r0, #39	@ 0x27
 8000d08:	f7ff febe 	bl	8000a88 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000d0c:	20f2      	movs	r0, #242	@ 0xf2
 8000d0e:	f7ff fe9f 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d12:	2000      	movs	r0, #0
 8000d14:	f7ff feb8 	bl	8000a88 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000d18:	2026      	movs	r0, #38	@ 0x26
 8000d1a:	f7ff fe99 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f7ff feb2 	bl	8000a88 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000d24:	20e0      	movs	r0, #224	@ 0xe0
 8000d26:	f7ff fe93 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000d2a:	200f      	movs	r0, #15
 8000d2c:	f7ff feac 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000d30:	2031      	movs	r0, #49	@ 0x31
 8000d32:	f7ff fea9 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000d36:	202b      	movs	r0, #43	@ 0x2b
 8000d38:	f7ff fea6 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000d3c:	200c      	movs	r0, #12
 8000d3e:	f7ff fea3 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000d42:	200e      	movs	r0, #14
 8000d44:	f7ff fea0 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000d48:	2008      	movs	r0, #8
 8000d4a:	f7ff fe9d 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000d4e:	204e      	movs	r0, #78	@ 0x4e
 8000d50:	f7ff fe9a 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000d54:	20f1      	movs	r0, #241	@ 0xf1
 8000d56:	f7ff fe97 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000d5a:	2037      	movs	r0, #55	@ 0x37
 8000d5c:	f7ff fe94 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000d60:	2007      	movs	r0, #7
 8000d62:	f7ff fe91 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000d66:	2010      	movs	r0, #16
 8000d68:	f7ff fe8e 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	f7ff fe8b 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000d72:	200e      	movs	r0, #14
 8000d74:	f7ff fe88 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000d78:	2009      	movs	r0, #9
 8000d7a:	f7ff fe85 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fe82 	bl	8000a88 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000d84:	20e1      	movs	r0, #225	@ 0xe1
 8000d86:	f7ff fe63 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f7ff fe7c 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000d90:	200e      	movs	r0, #14
 8000d92:	f7ff fe79 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000d96:	2014      	movs	r0, #20
 8000d98:	f7ff fe76 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f7ff fe73 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000da2:	2011      	movs	r0, #17
 8000da4:	f7ff fe70 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000da8:	2007      	movs	r0, #7
 8000daa:	f7ff fe6d 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000dae:	2031      	movs	r0, #49	@ 0x31
 8000db0:	f7ff fe6a 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000db4:	20c1      	movs	r0, #193	@ 0xc1
 8000db6:	f7ff fe67 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000dba:	2048      	movs	r0, #72	@ 0x48
 8000dbc:	f7ff fe64 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000dc0:	2008      	movs	r0, #8
 8000dc2:	f7ff fe61 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000dc6:	200f      	movs	r0, #15
 8000dc8:	f7ff fe5e 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000dcc:	200c      	movs	r0, #12
 8000dce:	f7ff fe5b 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000dd2:	2031      	movs	r0, #49	@ 0x31
 8000dd4:	f7ff fe58 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000dd8:	2036      	movs	r0, #54	@ 0x36
 8000dda:	f7ff fe55 	bl	8000a88 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000dde:	200f      	movs	r0, #15
 8000de0:	f7ff fe52 	bl	8000a88 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000de4:	2011      	movs	r0, #17
 8000de6:	f7ff fe33 	bl	8000a50 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000dea:	2064      	movs	r0, #100	@ 0x64
 8000dec:	f002 fb1c 	bl	8003428 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000df0:	2029      	movs	r0, #41	@ 0x29
 8000df2:	f7ff fe2d 	bl	8000a50 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000df6:	2000      	movs	r0, #0
 8000df8:	f000 f802 	bl	8000e00 <ILI9341_SetRotation>
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000e0a:	2036      	movs	r0, #54	@ 0x36
 8000e0c:	f7ff fe20 	bl	8000a50 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000e10:	2001      	movs	r0, #1
 8000e12:	f002 fb09 	bl	8003428 <HAL_Delay>

	switch(rotation)
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	2b03      	cmp	r3, #3
 8000e1a:	d837      	bhi.n	8000e8c <ILI9341_SetRotation+0x8c>
 8000e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e24 <ILI9341_SetRotation+0x24>)
 8000e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e22:	bf00      	nop
 8000e24:	08000e35 	.word	0x08000e35
 8000e28:	08000e4b 	.word	0x08000e4b
 8000e2c:	08000e61 	.word	0x08000e61
 8000e30:	08000e77 	.word	0x08000e77
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000e34:	2048      	movs	r0, #72	@ 0x48
 8000e36:	f7ff fe27 	bl	8000a88 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000e3a:	4b17      	ldr	r3, [pc, #92]	@ (8000e98 <ILI9341_SetRotation+0x98>)
 8000e3c:	22f0      	movs	r2, #240	@ 0xf0
 8000e3e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <ILI9341_SetRotation+0x9c>)
 8000e42:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e46:	801a      	strh	r2, [r3, #0]
		break;
 8000e48:	e021      	b.n	8000e8e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000e4a:	2028      	movs	r0, #40	@ 0x28
 8000e4c:	f7ff fe1c 	bl	8000a88 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000e50:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <ILI9341_SetRotation+0x98>)
 8000e52:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e56:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <ILI9341_SetRotation+0x9c>)
 8000e5a:	22f0      	movs	r2, #240	@ 0xf0
 8000e5c:	801a      	strh	r2, [r3, #0]
		break;
 8000e5e:	e016      	b.n	8000e8e <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000e60:	2088      	movs	r0, #136	@ 0x88
 8000e62:	f7ff fe11 	bl	8000a88 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000e66:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <ILI9341_SetRotation+0x98>)
 8000e68:	22f0      	movs	r2, #240	@ 0xf0
 8000e6a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <ILI9341_SetRotation+0x9c>)
 8000e6e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e72:	801a      	strh	r2, [r3, #0]
		break;
 8000e74:	e00b      	b.n	8000e8e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000e76:	20e8      	movs	r0, #232	@ 0xe8
 8000e78:	f7ff fe06 	bl	8000a88 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <ILI9341_SetRotation+0x98>)
 8000e7e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e82:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000e84:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <ILI9341_SetRotation+0x9c>)
 8000e86:	22f0      	movs	r2, #240	@ 0xf0
 8000e88:	801a      	strh	r2, [r3, #0]
		break;
 8000e8a:	e000      	b.n	8000e8e <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000e8c:	bf00      	nop
	}
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000002 	.word	0x20000002
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ea4:	b08d      	sub	sp, #52	@ 0x34
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	6039      	str	r1, [r7, #0]
 8000eac:	80fb      	strh	r3, [r7, #6]
 8000eae:	466b      	mov	r3, sp
 8000eb0:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ebe:	d202      	bcs.n	8000ec6 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ec4:	e002      	b.n	8000ecc <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000ec6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ed2:	483f      	ldr	r0, [pc, #252]	@ (8000fd0 <ILI9341_DrawColorBurst+0x130>)
 8000ed4:	f003 f8fa 	bl	80040cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2104      	movs	r1, #4
 8000edc:	483d      	ldr	r0, [pc, #244]	@ (8000fd4 <ILI9341_DrawColorBurst+0x134>)
 8000ede:	f003 f8f5 	bl	80040cc <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000eec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000eee:	460b      	mov	r3, r1
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	61fb      	str	r3, [r7, #28]
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	4688      	mov	r8, r1
 8000ef8:	4699      	mov	r9, r3
 8000efa:	f04f 0200 	mov.w	r2, #0
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f0e:	2300      	movs	r3, #0
 8000f10:	460c      	mov	r4, r1
 8000f12:	461d      	mov	r5, r3
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	00eb      	lsls	r3, r5, #3
 8000f1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f22:	00e2      	lsls	r2, r4, #3
 8000f24:	1dcb      	adds	r3, r1, #7
 8000f26:	08db      	lsrs	r3, r3, #3
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	ebad 0d03 	sub.w	sp, sp, r3
 8000f2e:	466b      	mov	r3, sp
 8000f30:	3300      	adds	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000f34:	2300      	movs	r3, #0
 8000f36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f38:	e00e      	b.n	8000f58 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f3e:	4413      	add	r3, r2
 8000f40:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000f44:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f48:	3301      	adds	r3, #1
 8000f4a:	88fa      	ldrh	r2, [r7, #6]
 8000f4c:	b2d1      	uxtb	r1, r2
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f54:	3302      	adds	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d3ec      	bcc.n	8000f3a <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f6e:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f74:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000f7a:	fb01 f202 	mul.w	r2, r1, r2
 8000f7e:	1a9b      	subs	r3, r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d010      	beq.n	8000faa <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f8c:	e009      	b.n	8000fa2 <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	230a      	movs	r3, #10
 8000f94:	69b9      	ldr	r1, [r7, #24]
 8000f96:	4810      	ldr	r0, [pc, #64]	@ (8000fd8 <ILI9341_DrawColorBurst+0x138>)
 8000f98:	f004 f8d7 	bl	800514a <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d3f1      	bcc.n	8000f8e <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	230a      	movs	r3, #10
 8000fb0:	69b9      	ldr	r1, [r7, #24]
 8000fb2:	4809      	ldr	r0, [pc, #36]	@ (8000fd8 <ILI9341_DrawColorBurst+0x138>)
 8000fb4:	f004 f8c9 	bl	800514a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2104      	movs	r1, #4
 8000fbc:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <ILI9341_DrawColorBurst+0x134>)
 8000fbe:	f003 f885 	bl	80040cc <HAL_GPIO_WritePin>
 8000fc2:	46b5      	mov	sp, r6
}
 8000fc4:	bf00      	nop
 8000fc6:	3734      	adds	r7, #52	@ 0x34
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fce:	bf00      	nop
 8000fd0:	40020c00 	.word	0x40020c00
 8000fd4:	40020800 	.word	0x40020800
 8000fd8:	200000bc 	.word	0x200000bc

08000fdc <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <ILI9341_FillScreen+0x44>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	4b0d      	ldr	r3, [pc, #52]	@ (8001024 <ILI9341_FillScreen+0x48>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f7ff fd81 	bl	8000afc <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <ILI9341_FillScreen+0x44>)
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <ILI9341_FillScreen+0x48>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	b29b      	uxth	r3, r3
 8001008:	fb02 f303 	mul.w	r3, r2, r3
 800100c:	461a      	mov	r2, r3
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	4611      	mov	r1, r2
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ff44 	bl	8000ea0 <ILI9341_DrawColorBurst>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000002 	.word	0x20000002
 8001024:	20000000 	.word	0x20000000

08001028 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	80fb      	strh	r3, [r7, #6]
 8001032:	460b      	mov	r3, r1
 8001034:	80bb      	strh	r3, [r7, #4]
 8001036:	4613      	mov	r3, r2
 8001038:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800103a:	4b2c      	ldr	r3, [pc, #176]	@ (80010ec <ILI9341_DrawPixel+0xc4>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	b29b      	uxth	r3, r3
 8001040:	88fa      	ldrh	r2, [r7, #6]
 8001042:	429a      	cmp	r2, r3
 8001044:	d24d      	bcs.n	80010e2 <ILI9341_DrawPixel+0xba>
 8001046:	4b2a      	ldr	r3, [pc, #168]	@ (80010f0 <ILI9341_DrawPixel+0xc8>)
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	b29b      	uxth	r3, r3
 800104c:	88ba      	ldrh	r2, [r7, #4]
 800104e:	429a      	cmp	r2, r3
 8001050:	d247      	bcs.n	80010e2 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	0a1b      	lsrs	r3, r3, #8
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	753b      	strb	r3, [r7, #20]
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	757b      	strb	r3, [r7, #21]
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	3301      	adds	r3, #1
 8001066:	121b      	asrs	r3, r3, #8
 8001068:	b2db      	uxtb	r3, r3
 800106a:	75bb      	strb	r3, [r7, #22]
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	3301      	adds	r3, #1
 8001072:	b2db      	uxtb	r3, r3
 8001074:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8001076:	88bb      	ldrh	r3, [r7, #4]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b29b      	uxth	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	743b      	strb	r3, [r7, #16]
 8001080:	88bb      	ldrh	r3, [r7, #4]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	747b      	strb	r3, [r7, #17]
 8001086:	88bb      	ldrh	r3, [r7, #4]
 8001088:	3301      	adds	r3, #1
 800108a:	121b      	asrs	r3, r3, #8
 800108c:	b2db      	uxtb	r3, r3
 800108e:	74bb      	strb	r3, [r7, #18]
 8001090:	88bb      	ldrh	r3, [r7, #4]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	3301      	adds	r3, #1
 8001096:	b2db      	uxtb	r3, r3
 8001098:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	0a1b      	lsrs	r3, r3, #8
 800109e:	b29b      	uxth	r3, r3
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	733b      	strb	r3, [r7, #12]
 80010a4:	887b      	ldrh	r3, [r7, #2]
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 80010aa:	202a      	movs	r0, #42	@ 0x2a
 80010ac:	f7ff fcd0 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2104      	movs	r1, #4
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fd02 	bl	8000ac0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 80010bc:	202b      	movs	r0, #43	@ 0x2b
 80010be:	f7ff fcc7 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 80010c2:	f107 0310 	add.w	r3, r7, #16
 80010c6:	2104      	movs	r1, #4
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fcf9 	bl	8000ac0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 80010ce:	202c      	movs	r0, #44	@ 0x2c
 80010d0:	f7ff fcbe 	bl	8000a50 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2102      	movs	r1, #2
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fcf0 	bl	8000ac0 <ILI9341_WriteBuffer>
 80010e0:	e000      	b.n	80010e4 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80010e2:	bf00      	nop
}
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000002 	.word	0x20000002
 80010f0:	20000000 	.word	0x20000000

080010f4 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4604      	mov	r4, r0
 80010fc:	4608      	mov	r0, r1
 80010fe:	4611      	mov	r1, r2
 8001100:	461a      	mov	r2, r3
 8001102:	4623      	mov	r3, r4
 8001104:	80fb      	strh	r3, [r7, #6]
 8001106:	4603      	mov	r3, r0
 8001108:	80bb      	strh	r3, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	807b      	strh	r3, [r7, #2]
 800110e:	4613      	mov	r3, r2
 8001110:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001112:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <ILI9341_DrawRectangle+0xb0>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	b29b      	uxth	r3, r3
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	429a      	cmp	r2, r3
 800111c:	d23d      	bcs.n	800119a <ILI9341_DrawRectangle+0xa6>
 800111e:	4b22      	ldr	r3, [pc, #136]	@ (80011a8 <ILI9341_DrawRectangle+0xb4>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b29b      	uxth	r3, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	429a      	cmp	r2, r3
 8001128:	d237      	bcs.n	800119a <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 800112a:	88fa      	ldrh	r2, [r7, #6]
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	4413      	add	r3, r2
 8001130:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <ILI9341_DrawRectangle+0xb0>)
 8001132:	8812      	ldrh	r2, [r2, #0]
 8001134:	b292      	uxth	r2, r2
 8001136:	4293      	cmp	r3, r2
 8001138:	dd05      	ble.n	8001146 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 800113a:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <ILI9341_DrawRectangle+0xb0>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	b29a      	uxth	r2, r3
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8001146:	88ba      	ldrh	r2, [r7, #4]
 8001148:	883b      	ldrh	r3, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	4a16      	ldr	r2, [pc, #88]	@ (80011a8 <ILI9341_DrawRectangle+0xb4>)
 800114e:	8812      	ldrh	r2, [r2, #0]
 8001150:	b292      	uxth	r2, r2
 8001152:	4293      	cmp	r3, r2
 8001154:	dd05      	ble.n	8001162 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001156:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <ILI9341_DrawRectangle+0xb4>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	b29a      	uxth	r2, r3
 800115c:	88bb      	ldrh	r3, [r7, #4]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001162:	88fa      	ldrh	r2, [r7, #6]
 8001164:	887b      	ldrh	r3, [r7, #2]
 8001166:	4413      	add	r3, r2
 8001168:	b29b      	uxth	r3, r3
 800116a:	3b01      	subs	r3, #1
 800116c:	b29c      	uxth	r4, r3
 800116e:	88ba      	ldrh	r2, [r7, #4]
 8001170:	883b      	ldrh	r3, [r7, #0]
 8001172:	4413      	add	r3, r2
 8001174:	b29b      	uxth	r3, r3
 8001176:	3b01      	subs	r3, #1
 8001178:	b29b      	uxth	r3, r3
 800117a:	88b9      	ldrh	r1, [r7, #4]
 800117c:	88f8      	ldrh	r0, [r7, #6]
 800117e:	4622      	mov	r2, r4
 8001180:	f7ff fcbc 	bl	8000afc <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001184:	883b      	ldrh	r3, [r7, #0]
 8001186:	887a      	ldrh	r2, [r7, #2]
 8001188:	fb02 f303 	mul.w	r3, r2, r3
 800118c:	461a      	mov	r2, r3
 800118e:	8b3b      	ldrh	r3, [r7, #24]
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fe84 	bl	8000ea0 <ILI9341_DrawColorBurst>
 8001198:	e000      	b.n	800119c <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800119a:	bf00      	nop
}
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000002 	.word	0x20000002
 80011a8:	20000000 	.word	0x20000000

080011ac <ILI9341_DrawLine>:

	ILI9341_SetAddress(x, y, x, y+height-1);
	ILI9341_DrawColorBurst(color, height);
}

void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b089      	sub	sp, #36	@ 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4604      	mov	r4, r0
 80011b4:	4608      	mov	r0, r1
 80011b6:	4611      	mov	r1, r2
 80011b8:	461a      	mov	r2, r3
 80011ba:	4623      	mov	r3, r4
 80011bc:	80fb      	strh	r3, [r7, #6]
 80011be:	4603      	mov	r3, r0
 80011c0:	80bb      	strh	r3, [r7, #4]
 80011c2:	460b      	mov	r3, r1
 80011c4:	807b      	strh	r3, [r7, #2]
 80011c6:	4613      	mov	r3, r2
 80011c8:	803b      	strh	r3, [r7, #0]
    int dx = abs(x1 - x0);
 80011ca:	887a      	ldrh	r2, [r7, #2]
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	bfb8      	it	lt
 80011d4:	425b      	neglt	r3, r3
 80011d6:	61bb      	str	r3, [r7, #24]
    int sx = x0 < x1 ? 1 : -1;
 80011d8:	88fa      	ldrh	r2, [r7, #6]
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d201      	bcs.n	80011e4 <ILI9341_DrawLine+0x38>
 80011e0:	2301      	movs	r3, #1
 80011e2:	e001      	b.n	80011e8 <ILI9341_DrawLine+0x3c>
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	617b      	str	r3, [r7, #20]
    int dy = -abs(y1 - y0);
 80011ea:	883a      	ldrh	r2, [r7, #0]
 80011ec:	88bb      	ldrh	r3, [r7, #4]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	bfb8      	it	lt
 80011f4:	425b      	neglt	r3, r3
 80011f6:	425b      	negs	r3, r3
 80011f8:	613b      	str	r3, [r7, #16]
    int sy = y0 < y1 ? 1 : -1;
 80011fa:	88ba      	ldrh	r2, [r7, #4]
 80011fc:	883b      	ldrh	r3, [r7, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d201      	bcs.n	8001206 <ILI9341_DrawLine+0x5a>
 8001202:	2301      	movs	r3, #1
 8001204:	e001      	b.n	800120a <ILI9341_DrawLine+0x5e>
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	60fb      	str	r3, [r7, #12]
    int err = dx + dy;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4413      	add	r3, r2
 8001212:	61fb      	str	r3, [r7, #28]
    int e2;

    while (1) {
        ILI9341_DrawPixel(x0, y0, color);
 8001214:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001216:	88b9      	ldrh	r1, [r7, #4]
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ff04 	bl	8001028 <ILI9341_DrawPixel>
        if (x0 == x1 && y0 == y1) break;
 8001220:	88fa      	ldrh	r2, [r7, #6]
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	429a      	cmp	r2, r3
 8001226:	d103      	bne.n	8001230 <ILI9341_DrawLine+0x84>
 8001228:	88ba      	ldrh	r2, [r7, #4]
 800122a:	883b      	ldrh	r3, [r7, #0]
 800122c:	429a      	cmp	r2, r3
 800122e:	d01d      	beq.n	800126c <ILI9341_DrawLine+0xc0>
        e2 = 2 * err;
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	60bb      	str	r3, [r7, #8]
        if (e2 >= dy) { err += dy; x0 += sx; }
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	429a      	cmp	r2, r3
 800123c:	db08      	blt.n	8001250 <ILI9341_DrawLine+0xa4>
 800123e:	69fa      	ldr	r2, [r7, #28]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	4413      	add	r3, r2
 8001244:	61fb      	str	r3, [r7, #28]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	b29a      	uxth	r2, r3
 800124a:	88fb      	ldrh	r3, [r7, #6]
 800124c:	4413      	add	r3, r2
 800124e:	80fb      	strh	r3, [r7, #6]
        if (e2 <= dx) { err += dx; y0 += sy; }
 8001250:	68ba      	ldr	r2, [r7, #8]
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	429a      	cmp	r2, r3
 8001256:	dcdd      	bgt.n	8001214 <ILI9341_DrawLine+0x68>
 8001258:	69fa      	ldr	r2, [r7, #28]
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	4413      	add	r3, r2
 800125e:	61fb      	str	r3, [r7, #28]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	b29a      	uxth	r2, r3
 8001264:	88bb      	ldrh	r3, [r7, #4]
 8001266:	4413      	add	r3, r2
 8001268:	80bb      	strh	r3, [r7, #4]
        ILI9341_DrawPixel(x0, y0, color);
 800126a:	e7d3      	b.n	8001214 <ILI9341_DrawLine+0x68>
        if (x0 == x1 && y0 == y1) break;
 800126c:	bf00      	nop
    }
}
 800126e:	bf00      	nop
 8001270:	3724      	adds	r7, #36	@ 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd90      	pop	{r4, r7, pc}

08001276 <draw_plane>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Game logic ----------------------------------------------------------------*/

// (x,y) = (0,0) ti gc tri gn nt bm, x theo chiu di, y theo chiu rng
void draw_plane(int x, int y) { // hm v mb
 8001276:	b590      	push	{r4, r7, lr}
 8001278:	b085      	sub	sp, #20
 800127a:	af02      	add	r7, sp, #8
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
	// Thn chnh (mi my bay)
	ILI9341_DrawLine(x, y - 10, x + 15, y, BLUE);      // Cnh trn
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	b298      	uxth	r0, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	3b0a      	subs	r3, #10
 800128a:	b299      	uxth	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	b29b      	uxth	r3, r3
 8001290:	330f      	adds	r3, #15
 8001292:	b29a      	uxth	r2, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	241f      	movs	r4, #31
 800129a:	9400      	str	r4, [sp, #0]
 800129c:	f7ff ff86 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x + 15, y, x, y + 10, BLUE);      // Cnh di
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	330f      	adds	r3, #15
 80012a6:	b298      	uxth	r0, r3
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b299      	uxth	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	330a      	adds	r3, #10
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	241f      	movs	r4, #31
 80012ba:	9400      	str	r4, [sp, #0]
 80012bc:	f7ff ff76 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x, y + 10, x, y - 10, BLUE);      // Lng
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	b298      	uxth	r0, r3
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	330a      	adds	r3, #10
 80012ca:	b299      	uxth	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3b0a      	subs	r3, #10
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	241f      	movs	r4, #31
 80012da:	9400      	str	r4, [sp, #0]
 80012dc:	f7ff ff66 	bl	80011ac <ILI9341_DrawLine>

	// Cnh my bay
	ILI9341_DrawLine(x + 5, y - 6, x - 10, y - 10, GREEN);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	3305      	adds	r3, #5
 80012e6:	b298      	uxth	r0, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	3b06      	subs	r3, #6
 80012ee:	b299      	uxth	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	3b0a      	subs	r3, #10
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	3b0a      	subs	r3, #10
 80012fe:	b29b      	uxth	r3, r3
 8001300:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 8001304:	9400      	str	r4, [sp, #0]
 8001306:	f7ff ff51 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x + 5, y + 6, x - 10, y + 10, GREEN);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	b29b      	uxth	r3, r3
 800130e:	3305      	adds	r3, #5
 8001310:	b298      	uxth	r0, r3
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b29b      	uxth	r3, r3
 8001316:	3306      	adds	r3, #6
 8001318:	b299      	uxth	r1, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	b29b      	uxth	r3, r3
 800131e:	3b0a      	subs	r3, #10
 8001320:	b29a      	uxth	r2, r3
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	b29b      	uxth	r3, r3
 8001326:	330a      	adds	r3, #10
 8001328:	b29b      	uxth	r3, r3
 800132a:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 800132e:	9400      	str	r4, [sp, #0]
 8001330:	f7ff ff3c 	bl	80011ac <ILI9341_DrawLine>

	// ui my bay
	ILI9341_DrawLine(x - 5, y - 5, x - 12, y - 5, RED);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	b29b      	uxth	r3, r3
 8001338:	3b05      	subs	r3, #5
 800133a:	b298      	uxth	r0, r3
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	b29b      	uxth	r3, r3
 8001340:	3b05      	subs	r3, #5
 8001342:	b299      	uxth	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	b29b      	uxth	r3, r3
 8001348:	3b0c      	subs	r3, #12
 800134a:	b29a      	uxth	r2, r3
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	b29b      	uxth	r3, r3
 8001350:	3b05      	subs	r3, #5
 8001352:	b29b      	uxth	r3, r3
 8001354:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
 8001358:	9400      	str	r4, [sp, #0]
 800135a:	f7ff ff27 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x - 5, y + 5, x - 12, y + 5, RED);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	b29b      	uxth	r3, r3
 8001362:	3b05      	subs	r3, #5
 8001364:	b298      	uxth	r0, r3
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b29b      	uxth	r3, r3
 800136a:	3305      	adds	r3, #5
 800136c:	b299      	uxth	r1, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	b29b      	uxth	r3, r3
 8001372:	3b0c      	subs	r3, #12
 8001374:	b29a      	uxth	r2, r3
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	3305      	adds	r3, #5
 800137c:	b29b      	uxth	r3, r3
 800137e:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
 8001382:	9400      	str	r4, [sp, #0]
 8001384:	f7ff ff12 	bl	80011ac <ILI9341_DrawLine>
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bd90      	pop	{r4, r7, pc}

08001390 <erase_plane>:

void erase_plane(int x, int y) {
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b085      	sub	sp, #20
 8001394:	af02      	add	r7, sp, #8
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
	// Xa thn chnh
	ILI9341_DrawLine(x, y - 10, x + 15, y, WHITE);     // Cnh trn
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	b298      	uxth	r0, r3
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	3b0a      	subs	r3, #10
 80013a4:	b299      	uxth	r1, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	330f      	adds	r3, #15
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80013b6:	9400      	str	r4, [sp, #0]
 80013b8:	f7ff fef8 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x + 15, y, x, y + 10, WHITE);     // Cnh di
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	b29b      	uxth	r3, r3
 80013c0:	330f      	adds	r3, #15
 80013c2:	b298      	uxth	r0, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	b299      	uxth	r1, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	330a      	adds	r3, #10
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80013d8:	9400      	str	r4, [sp, #0]
 80013da:	f7ff fee7 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x, y + 10, x, y - 10, WHITE);     // Lng
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	b298      	uxth	r0, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	330a      	adds	r3, #10
 80013e8:	b299      	uxth	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	3b0a      	subs	r3, #10
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80013fa:	9400      	str	r4, [sp, #0]
 80013fc:	f7ff fed6 	bl	80011ac <ILI9341_DrawLine>

	// Xa cnh my bay
	ILI9341_DrawLine(x + 5, y - 6, x - 10, y - 10, WHITE);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	b29b      	uxth	r3, r3
 8001404:	3305      	adds	r3, #5
 8001406:	b298      	uxth	r0, r3
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	b29b      	uxth	r3, r3
 800140c:	3b06      	subs	r3, #6
 800140e:	b299      	uxth	r1, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	b29b      	uxth	r3, r3
 8001414:	3b0a      	subs	r3, #10
 8001416:	b29a      	uxth	r2, r3
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	b29b      	uxth	r3, r3
 800141c:	3b0a      	subs	r3, #10
 800141e:	b29b      	uxth	r3, r3
 8001420:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001424:	9400      	str	r4, [sp, #0]
 8001426:	f7ff fec1 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x + 5, y + 6, x - 10, y + 10, WHITE);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	b29b      	uxth	r3, r3
 800142e:	3305      	adds	r3, #5
 8001430:	b298      	uxth	r0, r3
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	b29b      	uxth	r3, r3
 8001436:	3306      	adds	r3, #6
 8001438:	b299      	uxth	r1, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	b29b      	uxth	r3, r3
 800143e:	3b0a      	subs	r3, #10
 8001440:	b29a      	uxth	r2, r3
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	330a      	adds	r3, #10
 8001448:	b29b      	uxth	r3, r3
 800144a:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800144e:	9400      	str	r4, [sp, #0]
 8001450:	f7ff feac 	bl	80011ac <ILI9341_DrawLine>

	// Xa ui my bay
	ILI9341_DrawLine(x - 5, y - 5, x - 12, y - 5, WHITE);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	b29b      	uxth	r3, r3
 8001458:	3b05      	subs	r3, #5
 800145a:	b298      	uxth	r0, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	b29b      	uxth	r3, r3
 8001460:	3b05      	subs	r3, #5
 8001462:	b299      	uxth	r1, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	b29b      	uxth	r3, r3
 8001468:	3b0c      	subs	r3, #12
 800146a:	b29a      	uxth	r2, r3
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	b29b      	uxth	r3, r3
 8001470:	3b05      	subs	r3, #5
 8001472:	b29b      	uxth	r3, r3
 8001474:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001478:	9400      	str	r4, [sp, #0]
 800147a:	f7ff fe97 	bl	80011ac <ILI9341_DrawLine>
	ILI9341_DrawLine(x - 5, y + 5, x - 12, y + 5, WHITE);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	b29b      	uxth	r3, r3
 8001482:	3b05      	subs	r3, #5
 8001484:	b298      	uxth	r0, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b29b      	uxth	r3, r3
 800148a:	3305      	adds	r3, #5
 800148c:	b299      	uxth	r1, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	b29b      	uxth	r3, r3
 8001492:	3b0c      	subs	r3, #12
 8001494:	b29a      	uxth	r2, r3
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	b29b      	uxth	r3, r3
 800149a:	3305      	adds	r3, #5
 800149c:	b29b      	uxth	r3, r3
 800149e:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80014a2:	9400      	str	r4, [sp, #0]
 80014a4:	f7ff fe82 	bl	80011ac <ILI9341_DrawLine>
}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd90      	pop	{r4, r7, pc}

080014b0 <draw_enemies>:

void draw_enemies(int x, int y) { //hm v enemies
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af02      	add	r7, sp, #8
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
	ILI9341_DrawRectangle(x, y, PLANE_WIDTH, PLANE_HEIGHT, GREEN);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	b298      	uxth	r0, r3
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	b299      	uxth	r1, r3
 80014c2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2314      	movs	r3, #20
 80014ca:	2214      	movs	r2, #20
 80014cc:	f7ff fe12 	bl	80010f4 <ILI9341_DrawRectangle>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <init_enemies>:

void init_enemies() { //hm khi to enemies
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_enemy_count; i++) {
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	e031      	b.n	8001548 <init_enemies+0x70>
		enemies[i].x = 280 + i * 10;
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	f503 718c 	add.w	r1, r3, #280	@ 0x118
 80014f2:	481a      	ldr	r0, [pc, #104]	@ (800155c <init_enemies+0x84>)
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	4613      	mov	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4413      	add	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4403      	add	r3, r0
 8001500:	6019      	str	r1, [r3, #0]
		enemies[i].y = rand() % 100;
 8001502:	f004 f9b9 	bl	8005878 <rand>
 8001506:	4603      	mov	r3, r0
 8001508:	4a15      	ldr	r2, [pc, #84]	@ (8001560 <init_enemies+0x88>)
 800150a:	fb82 1203 	smull	r1, r2, r2, r3
 800150e:	1151      	asrs	r1, r2, #5
 8001510:	17da      	asrs	r2, r3, #31
 8001512:	1a8a      	subs	r2, r1, r2
 8001514:	2164      	movs	r1, #100	@ 0x64
 8001516:	fb01 f202 	mul.w	r2, r1, r2
 800151a:	1a9a      	subs	r2, r3, r2
 800151c:	480f      	ldr	r0, [pc, #60]	@ (800155c <init_enemies+0x84>)
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	440b      	add	r3, r1
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4403      	add	r3, r0
 800152a:	3304      	adds	r3, #4
 800152c:	601a      	str	r2, [r3, #0]
		enemies[i].active = 1;
 800152e:	490b      	ldr	r1, [pc, #44]	@ (800155c <init_enemies+0x84>)
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	3308      	adds	r3, #8
 800153e:	2201      	movs	r2, #1
 8001540:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < current_enemy_count; i++) {
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3301      	adds	r3, #1
 8001546:	607b      	str	r3, [r7, #4]
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <init_enemies+0x8c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	429a      	cmp	r2, r3
 8001550:	dbc8      	blt.n	80014e4 <init_enemies+0xc>
	}
}
 8001552:	bf00      	nop
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000174 	.word	0x20000174
 8001560:	51eb851f 	.word	0x51eb851f
 8001564:	2000000c 	.word	0x2000000c

08001568 <erase_enemies>:

void erase_enemies(int x, int y) { //hm xa enemies
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af02      	add	r7, sp, #8
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
	ILI9341_DrawRectangle(x, y, PLANE_WIDTH, PLANE_HEIGHT, WHITE);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	b298      	uxth	r0, r3
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	b299      	uxth	r1, r3
 800157a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	2314      	movs	r3, #20
 8001582:	2214      	movs	r2, #20
 8001584:	f7ff fdb6 	bl	80010f4 <ILI9341_DrawRectangle>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <update_enemies>:
void update_enemies() { //hm cp nht enemies
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_enemy_count; i++) {
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	e08c      	b.n	80016b6 <update_enemies+0x126>
		if (enemies[i].active) {
 800159c:	494b      	ldr	r1, [pc, #300]	@ (80016cc <update_enemies+0x13c>)
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	440b      	add	r3, r1
 80015aa:	3308      	adds	r3, #8
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d07e      	beq.n	80016b0 <update_enemies+0x120>
			erase_enemies(enemies[i].x, enemies[i].y);
 80015b2:	4946      	ldr	r1, [pc, #280]	@ (80016cc <update_enemies+0x13c>)
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	440b      	add	r3, r1
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	4942      	ldr	r1, [pc, #264]	@ (80016cc <update_enemies+0x13c>)
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	3304      	adds	r3, #4
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff ffc7 	bl	8001568 <erase_enemies>

			enemies[i].x -= level;
 80015da:	493c      	ldr	r1, [pc, #240]	@ (80016cc <update_enemies+0x13c>)
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	4b39      	ldr	r3, [pc, #228]	@ (80016d0 <update_enemies+0x140>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	1ad1      	subs	r1, r2, r3
 80015f0:	4836      	ldr	r0, [pc, #216]	@ (80016cc <update_enemies+0x13c>)
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	4613      	mov	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4413      	add	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4403      	add	r3, r0
 80015fe:	6019      	str	r1, [r3, #0]

			if (enemies[i].x <= 0) {
 8001600:	4932      	ldr	r1, [pc, #200]	@ (80016cc <update_enemies+0x13c>)
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	4613      	mov	r3, r2
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	4413      	add	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	dc39      	bgt.n	8001688 <update_enemies+0xf8>
				enemies[i].x = 320;
 8001614:	492d      	ldr	r1, [pc, #180]	@ (80016cc <update_enemies+0x13c>)
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	4613      	mov	r3, r2
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001626:	601a      	str	r2, [r3, #0]
				enemies[i].y = (enemies[i].y + 100 + rand() * 3 % 70) % 220;
 8001628:	4928      	ldr	r1, [pc, #160]	@ (80016cc <update_enemies+0x13c>)
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	440b      	add	r3, r1
 8001636:	3304      	adds	r3, #4
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f103 0464 	add.w	r4, r3, #100	@ 0x64
 800163e:	f004 f91b 	bl	8005878 <rand>
 8001642:	4602      	mov	r2, r0
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	4a22      	ldr	r2, [pc, #136]	@ (80016d4 <update_enemies+0x144>)
 800164c:	fb82 1203 	smull	r1, r2, r2, r3
 8001650:	441a      	add	r2, r3
 8001652:	1191      	asrs	r1, r2, #6
 8001654:	17da      	asrs	r2, r3, #31
 8001656:	1a8a      	subs	r2, r1, r2
 8001658:	2146      	movs	r1, #70	@ 0x46
 800165a:	fb01 f202 	mul.w	r2, r1, r2
 800165e:	1a9a      	subs	r2, r3, r2
 8001660:	18a3      	adds	r3, r4, r2
 8001662:	4a1d      	ldr	r2, [pc, #116]	@ (80016d8 <update_enemies+0x148>)
 8001664:	fb82 1203 	smull	r1, r2, r2, r3
 8001668:	10d1      	asrs	r1, r2, #3
 800166a:	17da      	asrs	r2, r3, #31
 800166c:	1a8a      	subs	r2, r1, r2
 800166e:	21dc      	movs	r1, #220	@ 0xdc
 8001670:	fb01 f202 	mul.w	r2, r1, r2
 8001674:	1a9a      	subs	r2, r3, r2
 8001676:	4815      	ldr	r0, [pc, #84]	@ (80016cc <update_enemies+0x13c>)
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	460b      	mov	r3, r1
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	440b      	add	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4403      	add	r3, r0
 8001684:	3304      	adds	r3, #4
 8001686:	601a      	str	r2, [r3, #0]
			}

			draw_enemies(enemies[i].x, enemies[i].y); // v li enemy
 8001688:	4910      	ldr	r1, [pc, #64]	@ (80016cc <update_enemies+0x13c>)
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	4613      	mov	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	440b      	add	r3, r1
 8001696:	6818      	ldr	r0, [r3, #0]
 8001698:	490c      	ldr	r1, [pc, #48]	@ (80016cc <update_enemies+0x13c>)
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4413      	add	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	440b      	add	r3, r1
 80016a6:	3304      	adds	r3, #4
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4619      	mov	r1, r3
 80016ac:	f7ff ff00 	bl	80014b0 <draw_enemies>
	for (int i = 0; i < current_enemy_count; i++) {
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3301      	adds	r3, #1
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	4b09      	ldr	r3, [pc, #36]	@ (80016dc <update_enemies+0x14c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	429a      	cmp	r2, r3
 80016be:	f6ff af6d 	blt.w	800159c <update_enemies+0xc>
		}
	}
}
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	20000174 	.word	0x20000174
 80016d0:	20000010 	.word	0x20000010
 80016d4:	ea0ea0eb 	.word	0xea0ea0eb
 80016d8:	094f2095 	.word	0x094f2095
 80016dc:	2000000c 	.word	0x2000000c

080016e0 <init_boss>:

void init_boss() { //hm khi to boss
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
	boss.x = 280;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <init_boss+0x30>)
 80016e6:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80016ea:	601a      	str	r2, [r3, #0]
	boss.y = 20;
 80016ec:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <init_boss+0x30>)
 80016ee:	2214      	movs	r2, #20
 80016f0:	605a      	str	r2, [r3, #4]
	boss.hp = 10;
 80016f2:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <init_boss+0x30>)
 80016f4:	220a      	movs	r2, #10
 80016f6:	609a      	str	r2, [r3, #8]
	boss.active = 1;
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <init_boss+0x30>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	60da      	str	r2, [r3, #12]
	boss.laser_timer = 0;
 80016fe:	4b04      	ldr	r3, [pc, #16]	@ (8001710 <init_boss+0x30>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000264 	.word	0x20000264

08001714 <draw_boss>:

void draw_boss(int x, int y) { //v boss
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af02      	add	r7, sp, #8
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	ILI9341_DrawRectangle(x, y, BOSS_WIDTH, BOSS_HEIGHT, RED);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	b298      	uxth	r0, r3
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	b299      	uxth	r1, r3
 8001726:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	231e      	movs	r3, #30
 800172e:	2228      	movs	r2, #40	@ 0x28
 8001730:	f7ff fce0 	bl	80010f4 <ILI9341_DrawRectangle>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <erase_boss>:

void erase_boss(int x, int y) { //xa boss
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af02      	add	r7, sp, #8
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
	ILI9341_DrawRectangle(x, y, BOSS_WIDTH, BOSS_HEIGHT, WHITE);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	b298      	uxth	r0, r3
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	b299      	uxth	r1, r3
 800174e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	231e      	movs	r3, #30
 8001756:	2228      	movs	r2, #40	@ 0x28
 8001758:	f7ff fccc 	bl	80010f4 <ILI9341_DrawRectangle>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <fire_boss_laser>:

void fire_boss_laser() { // hm bn n ca boss
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BOSS_BULLETS; i += 3) {
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	e071      	b.n	8001854 <fire_boss_laser+0xf0>
		if (!boss_bullets[i].active) {
 8001770:	493d      	ldr	r1, [pc, #244]	@ (8001868 <fire_boss_laser+0x104>)
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3308      	adds	r3, #8
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d163      	bne.n	800184e <fire_boss_laser+0xea>
			boss_bullets[i].x = boss.x;
 8001786:	4b39      	ldr	r3, [pc, #228]	@ (800186c <fire_boss_laser+0x108>)
 8001788:	6819      	ldr	r1, [r3, #0]
 800178a:	4837      	ldr	r0, [pc, #220]	@ (8001868 <fire_boss_laser+0x104>)
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4403      	add	r3, r0
 8001798:	6019      	str	r1, [r3, #0]
			boss_bullets[i].y = boss.y;
 800179a:	4b34      	ldr	r3, [pc, #208]	@ (800186c <fire_boss_laser+0x108>)
 800179c:	6859      	ldr	r1, [r3, #4]
 800179e:	4832      	ldr	r0, [pc, #200]	@ (8001868 <fire_boss_laser+0x104>)
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4403      	add	r3, r0
 80017ac:	3304      	adds	r3, #4
 80017ae:	6019      	str	r1, [r3, #0]
			boss_bullets[i].active = 1;
 80017b0:	492d      	ldr	r1, [pc, #180]	@ (8001868 <fire_boss_laser+0x104>)
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4413      	add	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	440b      	add	r3, r1
 80017be:	3308      	adds	r3, #8
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]

			boss_bullets[i + 1].x = boss.x;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	4b28      	ldr	r3, [pc, #160]	@ (800186c <fire_boss_laser+0x108>)
 80017ca:	6819      	ldr	r1, [r3, #0]
 80017cc:	4826      	ldr	r0, [pc, #152]	@ (8001868 <fire_boss_laser+0x104>)
 80017ce:	4613      	mov	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4403      	add	r3, r0
 80017d8:	6019      	str	r1, [r3, #0]
			boss_bullets[i + 1].y = boss.y;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	1c5a      	adds	r2, r3, #1
 80017de:	4b23      	ldr	r3, [pc, #140]	@ (800186c <fire_boss_laser+0x108>)
 80017e0:	6859      	ldr	r1, [r3, #4]
 80017e2:	4821      	ldr	r0, [pc, #132]	@ (8001868 <fire_boss_laser+0x104>)
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4403      	add	r3, r0
 80017ee:	3304      	adds	r3, #4
 80017f0:	6019      	str	r1, [r3, #0]
			boss_bullets[i + 1].active = 1;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	1c5a      	adds	r2, r3, #1
 80017f6:	491c      	ldr	r1, [pc, #112]	@ (8001868 <fire_boss_laser+0x104>)
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	3308      	adds	r3, #8
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]

			boss_bullets[i + 2].x = boss.x;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	1c9a      	adds	r2, r3, #2
 800180c:	4b17      	ldr	r3, [pc, #92]	@ (800186c <fire_boss_laser+0x108>)
 800180e:	6819      	ldr	r1, [r3, #0]
 8001810:	4815      	ldr	r0, [pc, #84]	@ (8001868 <fire_boss_laser+0x104>)
 8001812:	4613      	mov	r3, r2
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4403      	add	r3, r0
 800181c:	6019      	str	r1, [r3, #0]
			boss_bullets[i + 2].y = boss.y;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	1c9a      	adds	r2, r3, #2
 8001822:	4b12      	ldr	r3, [pc, #72]	@ (800186c <fire_boss_laser+0x108>)
 8001824:	6859      	ldr	r1, [r3, #4]
 8001826:	4810      	ldr	r0, [pc, #64]	@ (8001868 <fire_boss_laser+0x104>)
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4403      	add	r3, r0
 8001832:	3304      	adds	r3, #4
 8001834:	6019      	str	r1, [r3, #0]
			boss_bullets[i + 2].active = 1;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	1c9a      	adds	r2, r3, #2
 800183a:	490b      	ldr	r1, [pc, #44]	@ (8001868 <fire_boss_laser+0x104>)
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	3308      	adds	r3, #8
 8001848:	2201      	movs	r2, #1
 800184a:	601a      	str	r2, [r3, #0]
			break;
 800184c:	e006      	b.n	800185c <fire_boss_laser+0xf8>
	for (int i = 0; i < MAX_BOSS_BULLETS; i += 3) {
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3303      	adds	r3, #3
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b31      	cmp	r3, #49	@ 0x31
 8001858:	dd8a      	ble.n	8001770 <fire_boss_laser+0xc>
		}
	}
}
 800185a:	bf00      	nop
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	20000278 	.word	0x20000278
 800186c:	20000264 	.word	0x20000264

08001870 <boss_shotgun>:

void boss_shotgun(int i) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af02      	add	r7, sp, #8
 8001876:	6078      	str	r0, [r7, #4]
	// Xa vin n c
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 8001878:	4985      	ldr	r1, [pc, #532]	@ (8001a90 <boss_shotgun+0x220>)
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	4613      	mov	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	4413      	add	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	440b      	add	r3, r1
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	b298      	uxth	r0, r3
 800188a:	4981      	ldr	r1, [pc, #516]	@ (8001a90 <boss_shotgun+0x220>)
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	4613      	mov	r3, r2
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	4413      	add	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	440b      	add	r3, r1
 8001898:	3304      	adds	r3, #4
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	b299      	uxth	r1, r3
 800189e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	2304      	movs	r3, #4
 80018a6:	2208      	movs	r2, #8
 80018a8:	f7ff fc24 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	4977      	ldr	r1, [pc, #476]	@ (8001a90 <boss_shotgun+0x220>)
 80018b2:	4613      	mov	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	4413      	add	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	440b      	add	r3, r1
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	b298      	uxth	r0, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	4972      	ldr	r1, [pc, #456]	@ (8001a90 <boss_shotgun+0x220>)
 80018c6:	4613      	mov	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4413      	add	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	3304      	adds	r3, #4
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	b299      	uxth	r1, r3
 80018d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2304      	movs	r3, #4
 80018de:	2208      	movs	r2, #8
 80018e0:	f7ff fc08 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	1c9a      	adds	r2, r3, #2
 80018e8:	4969      	ldr	r1, [pc, #420]	@ (8001a90 <boss_shotgun+0x220>)
 80018ea:	4613      	mov	r3, r2
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	b298      	uxth	r0, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	1c9a      	adds	r2, r3, #2
 80018fc:	4964      	ldr	r1, [pc, #400]	@ (8001a90 <boss_shotgun+0x220>)
 80018fe:	4613      	mov	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	3304      	adds	r3, #4
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	b299      	uxth	r1, r3
 800190e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2304      	movs	r3, #4
 8001916:	2208      	movs	r2, #8
 8001918:	f7ff fbec 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);

	// Di chuyn n xung
	boss_bullets[i].x -= 2;
 800191c:	495c      	ldr	r1, [pc, #368]	@ (8001a90 <boss_shotgun+0x220>)
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	1e99      	subs	r1, r3, #2
 800192e:	4858      	ldr	r0, [pc, #352]	@ (8001a90 <boss_shotgun+0x220>)
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4403      	add	r3, r0
 800193c:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 1].x -= 2;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	4953      	ldr	r1, [pc, #332]	@ (8001a90 <boss_shotgun+0x220>)
 8001944:	4613      	mov	r3, r2
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	440b      	add	r3, r1
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	3201      	adds	r2, #1
 8001954:	1e99      	subs	r1, r3, #2
 8001956:	484e      	ldr	r0, [pc, #312]	@ (8001a90 <boss_shotgun+0x220>)
 8001958:	4613      	mov	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	4413      	add	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4403      	add	r3, r0
 8001962:	6019      	str	r1, [r3, #0]
	boss_bullets[i + 1].y += 1;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	4949      	ldr	r1, [pc, #292]	@ (8001a90 <boss_shotgun+0x220>)
 800196a:	4613      	mov	r3, r2
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4413      	add	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	440b      	add	r3, r1
 8001974:	3304      	adds	r3, #4
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	3201      	adds	r2, #1
 800197c:	1c59      	adds	r1, r3, #1
 800197e:	4844      	ldr	r0, [pc, #272]	@ (8001a90 <boss_shotgun+0x220>)
 8001980:	4613      	mov	r3, r2
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4403      	add	r3, r0
 800198a:	3304      	adds	r3, #4
 800198c:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 2].x -= 2;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	1c9a      	adds	r2, r3, #2
 8001992:	493f      	ldr	r1, [pc, #252]	@ (8001a90 <boss_shotgun+0x220>)
 8001994:	4613      	mov	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	3202      	adds	r2, #2
 80019a4:	1e99      	subs	r1, r3, #2
 80019a6:	483a      	ldr	r0, [pc, #232]	@ (8001a90 <boss_shotgun+0x220>)
 80019a8:	4613      	mov	r3, r2
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	4413      	add	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4403      	add	r3, r0
 80019b2:	6019      	str	r1, [r3, #0]
	boss_bullets[i + 2].y -= 1;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	1c9a      	adds	r2, r3, #2
 80019b8:	4935      	ldr	r1, [pc, #212]	@ (8001a90 <boss_shotgun+0x220>)
 80019ba:	4613      	mov	r3, r2
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	4413      	add	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	440b      	add	r3, r1
 80019c4:	3304      	adds	r3, #4
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	3202      	adds	r2, #2
 80019cc:	1e59      	subs	r1, r3, #1
 80019ce:	4830      	ldr	r0, [pc, #192]	@ (8001a90 <boss_shotgun+0x220>)
 80019d0:	4613      	mov	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4413      	add	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4403      	add	r3, r0
 80019da:	3304      	adds	r3, #4
 80019dc:	6019      	str	r1, [r3, #0]
//		boss_bullets[i + 2].active = 0;
//		return;
//	}

	// V li vin n mi
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 80019de:	492c      	ldr	r1, [pc, #176]	@ (8001a90 <boss_shotgun+0x220>)
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	4613      	mov	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	440b      	add	r3, r1
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	b298      	uxth	r0, r3
 80019f0:	4927      	ldr	r1, [pc, #156]	@ (8001a90 <boss_shotgun+0x220>)
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	4613      	mov	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	4413      	add	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	3304      	adds	r3, #4
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	b299      	uxth	r1, r3
 8001a04:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	2208      	movs	r2, #8
 8001a0e:	f7ff fb71 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	1c5a      	adds	r2, r3, #1
 8001a16:	491e      	ldr	r1, [pc, #120]	@ (8001a90 <boss_shotgun+0x220>)
 8001a18:	4613      	mov	r3, r2
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	b298      	uxth	r0, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	1c5a      	adds	r2, r3, #1
 8001a2a:	4919      	ldr	r1, [pc, #100]	@ (8001a90 <boss_shotgun+0x220>)
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4413      	add	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	440b      	add	r3, r1
 8001a36:	3304      	adds	r3, #4
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	b299      	uxth	r1, r3
 8001a3c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	2304      	movs	r3, #4
 8001a44:	2208      	movs	r2, #8
 8001a46:	f7ff fb55 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	1c9a      	adds	r2, r3, #2
 8001a4e:	4910      	ldr	r1, [pc, #64]	@ (8001a90 <boss_shotgun+0x220>)
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	440b      	add	r3, r1
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	b298      	uxth	r0, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	1c9a      	adds	r2, r3, #2
 8001a62:	490b      	ldr	r1, [pc, #44]	@ (8001a90 <boss_shotgun+0x220>)
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	3304      	adds	r3, #4
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	b299      	uxth	r1, r3
 8001a74:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	f7ff fb39 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	check_lose(i);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 fa5e 	bl	8001f44 <check_lose>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000278 	.word	0x20000278

08001a94 <boss_burst>:

void boss_burst(int i) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af02      	add	r7, sp, #8
 8001a9a:	6078      	str	r0, [r7, #4]
	// Xa vin n c
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 8001a9c:	4970      	ldr	r1, [pc, #448]	@ (8001c60 <boss_burst+0x1cc>)
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	4413      	add	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	b298      	uxth	r0, r3
 8001aae:	496c      	ldr	r1, [pc, #432]	@ (8001c60 <boss_burst+0x1cc>)
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	440b      	add	r3, r1
 8001abc:	3304      	adds	r3, #4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	b299      	uxth	r1, r3
 8001ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2304      	movs	r3, #4
 8001aca:	2208      	movs	r2, #8
 8001acc:	f7ff fb12 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	4962      	ldr	r1, [pc, #392]	@ (8001c60 <boss_burst+0x1cc>)
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	b298      	uxth	r0, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	495d      	ldr	r1, [pc, #372]	@ (8001c60 <boss_burst+0x1cc>)
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	3304      	adds	r3, #4
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	b299      	uxth	r1, r3
 8001afa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	2304      	movs	r3, #4
 8001b02:	2208      	movs	r2, #8
 8001b04:	f7ff faf6 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	1c9a      	adds	r2, r3, #2
 8001b0c:	4954      	ldr	r1, [pc, #336]	@ (8001c60 <boss_burst+0x1cc>)
 8001b0e:	4613      	mov	r3, r2
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	4413      	add	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	440b      	add	r3, r1
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	b298      	uxth	r0, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	1c9a      	adds	r2, r3, #2
 8001b20:	494f      	ldr	r1, [pc, #316]	@ (8001c60 <boss_burst+0x1cc>)
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	b299      	uxth	r1, r3
 8001b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2304      	movs	r3, #4
 8001b3a:	2208      	movs	r2, #8
 8001b3c:	f7ff fada 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);

	// Di chuyn n xung
	boss_bullets[i].x -= 2;
 8001b40:	4947      	ldr	r1, [pc, #284]	@ (8001c60 <boss_burst+0x1cc>)
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	1e99      	subs	r1, r3, #2
 8001b52:	4843      	ldr	r0, [pc, #268]	@ (8001c60 <boss_burst+0x1cc>)
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4403      	add	r3, r0
 8001b60:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 1].x = boss_bullets[i].x + 32;
 8001b62:	493f      	ldr	r1, [pc, #252]	@ (8001c60 <boss_burst+0x1cc>)
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	4413      	add	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	3201      	adds	r2, #1
 8001b76:	f103 0120 	add.w	r1, r3, #32
 8001b7a:	4839      	ldr	r0, [pc, #228]	@ (8001c60 <boss_burst+0x1cc>)
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	4413      	add	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4403      	add	r3, r0
 8001b86:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 2].x = boss_bullets[i].x + 64;
 8001b88:	4935      	ldr	r1, [pc, #212]	@ (8001c60 <boss_burst+0x1cc>)
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4413      	add	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	440b      	add	r3, r1
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	3202      	adds	r2, #2
 8001b9c:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8001ba0:	482f      	ldr	r0, [pc, #188]	@ (8001c60 <boss_burst+0x1cc>)
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	4413      	add	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4403      	add	r3, r0
 8001bac:	6019      	str	r1, [r3, #0]
//		boss_bullets[i + 2].active = 0;
//		return;
//	}

	// V li vin n mi
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 8001bae:	492c      	ldr	r1, [pc, #176]	@ (8001c60 <boss_burst+0x1cc>)
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	440b      	add	r3, r1
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	b298      	uxth	r0, r3
 8001bc0:	4927      	ldr	r1, [pc, #156]	@ (8001c60 <boss_burst+0x1cc>)
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	3304      	adds	r3, #4
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	b299      	uxth	r1, r3
 8001bd4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	2304      	movs	r3, #4
 8001bdc:	2208      	movs	r2, #8
 8001bde:	f7ff fa89 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	491e      	ldr	r1, [pc, #120]	@ (8001c60 <boss_burst+0x1cc>)
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	b298      	uxth	r0, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	4919      	ldr	r1, [pc, #100]	@ (8001c60 <boss_burst+0x1cc>)
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	440b      	add	r3, r1
 8001c06:	3304      	adds	r3, #4
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b299      	uxth	r1, r3
 8001c0c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2304      	movs	r3, #4
 8001c14:	2208      	movs	r2, #8
 8001c16:	f7ff fa6d 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	1c9a      	adds	r2, r3, #2
 8001c1e:	4910      	ldr	r1, [pc, #64]	@ (8001c60 <boss_burst+0x1cc>)
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	440b      	add	r3, r1
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	b298      	uxth	r0, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	1c9a      	adds	r2, r3, #2
 8001c32:	490b      	ldr	r1, [pc, #44]	@ (8001c60 <boss_burst+0x1cc>)
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3304      	adds	r3, #4
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	b299      	uxth	r1, r3
 8001c44:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2304      	movs	r3, #4
 8001c4c:	2208      	movs	r2, #8
 8001c4e:	f7ff fa51 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	check_lose(i);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f976 	bl	8001f44 <check_lose>
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000278 	.word	0x20000278

08001c64 <boss_wave>:

void boss_wave(int i) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	6078      	str	r0, [r7, #4]
	// Xa vin n c
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 8001c6c:	4985      	ldr	r1, [pc, #532]	@ (8001e84 <boss_wave+0x220>)
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4613      	mov	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	b298      	uxth	r0, r3
 8001c7e:	4981      	ldr	r1, [pc, #516]	@ (8001e84 <boss_wave+0x220>)
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	b299      	uxth	r1, r3
 8001c92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	2304      	movs	r3, #4
 8001c9a:	2208      	movs	r2, #8
 8001c9c:	f7ff fa2a 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	4977      	ldr	r1, [pc, #476]	@ (8001e84 <boss_wave+0x220>)
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	440b      	add	r3, r1
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	b298      	uxth	r0, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	4972      	ldr	r1, [pc, #456]	@ (8001e84 <boss_wave+0x220>)
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	b299      	uxth	r1, r3
 8001cca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	2208      	movs	r2, #8
 8001cd4:	f7ff fa0e 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);
	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	1c9a      	adds	r2, r3, #2
 8001cdc:	4969      	ldr	r1, [pc, #420]	@ (8001e84 <boss_wave+0x220>)
 8001cde:	4613      	mov	r3, r2
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4413      	add	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b298      	uxth	r0, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	1c9a      	adds	r2, r3, #2
 8001cf0:	4964      	ldr	r1, [pc, #400]	@ (8001e84 <boss_wave+0x220>)
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	440b      	add	r3, r1
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	b299      	uxth	r1, r3
 8001d02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	2304      	movs	r3, #4
 8001d0a:	2208      	movs	r2, #8
 8001d0c:	f7ff f9f2 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, WHITE);

	// Di chuyn n xung
	boss_bullets[i].x -= 2;
 8001d10:	495c      	ldr	r1, [pc, #368]	@ (8001e84 <boss_wave+0x220>)
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	1e99      	subs	r1, r3, #2
 8001d22:	4858      	ldr	r0, [pc, #352]	@ (8001e84 <boss_wave+0x220>)
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4403      	add	r3, r0
 8001d30:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 1].x = boss_bullets[i].x + 16;
 8001d32:	4954      	ldr	r1, [pc, #336]	@ (8001e84 <boss_wave+0x220>)
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	440b      	add	r3, r1
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	3201      	adds	r2, #1
 8001d46:	f103 0110 	add.w	r1, r3, #16
 8001d4a:	484e      	ldr	r0, [pc, #312]	@ (8001e84 <boss_wave+0x220>)
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4413      	add	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4403      	add	r3, r0
 8001d56:	6019      	str	r1, [r3, #0]
	boss_bullets[i + 1].y = boss_bullets[i].y + 16;
 8001d58:	494a      	ldr	r1, [pc, #296]	@ (8001e84 <boss_wave+0x220>)
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	3304      	adds	r3, #4
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	3201      	adds	r2, #1
 8001d6e:	f103 0110 	add.w	r1, r3, #16
 8001d72:	4844      	ldr	r0, [pc, #272]	@ (8001e84 <boss_wave+0x220>)
 8001d74:	4613      	mov	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4413      	add	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4403      	add	r3, r0
 8001d7e:	3304      	adds	r3, #4
 8001d80:	6019      	str	r1, [r3, #0]

	boss_bullets[i + 2].x = boss_bullets[i].x + 16;
 8001d82:	4940      	ldr	r1, [pc, #256]	@ (8001e84 <boss_wave+0x220>)
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	4613      	mov	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	440b      	add	r3, r1
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	3202      	adds	r2, #2
 8001d96:	f103 0110 	add.w	r1, r3, #16
 8001d9a:	483a      	ldr	r0, [pc, #232]	@ (8001e84 <boss_wave+0x220>)
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4403      	add	r3, r0
 8001da6:	6019      	str	r1, [r3, #0]
	boss_bullets[i + 2].y = boss_bullets[i].y - 16;
 8001da8:	4936      	ldr	r1, [pc, #216]	@ (8001e84 <boss_wave+0x220>)
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	3304      	adds	r3, #4
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	3202      	adds	r2, #2
 8001dbe:	f1a3 0110 	sub.w	r1, r3, #16
 8001dc2:	4830      	ldr	r0, [pc, #192]	@ (8001e84 <boss_wave+0x220>)
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4403      	add	r3, r0
 8001dce:	3304      	adds	r3, #4
 8001dd0:	6019      	str	r1, [r3, #0]
//		boss_bullets[i + 2].active = 0;
//		return;
//	}

	// V li vin n mi
	ILI9341_DrawRectangle(boss_bullets[i].x, boss_bullets[i].y,
 8001dd2:	492c      	ldr	r1, [pc, #176]	@ (8001e84 <boss_wave+0x220>)
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	440b      	add	r3, r1
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	b298      	uxth	r0, r3
 8001de4:	4927      	ldr	r1, [pc, #156]	@ (8001e84 <boss_wave+0x220>)
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	4613      	mov	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	3304      	adds	r3, #4
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	b299      	uxth	r1, r3
 8001df8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	2304      	movs	r3, #4
 8001e00:	2208      	movs	r2, #8
 8001e02:	f7ff f977 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 1].x, boss_bullets[i + 1].y,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	491e      	ldr	r1, [pc, #120]	@ (8001e84 <boss_wave+0x220>)
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	4413      	add	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	b298      	uxth	r0, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	4919      	ldr	r1, [pc, #100]	@ (8001e84 <boss_wave+0x220>)
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	440b      	add	r3, r1
 8001e2a:	3304      	adds	r3, #4
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	b299      	uxth	r1, r3
 8001e30:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	2304      	movs	r3, #4
 8001e38:	2208      	movs	r2, #8
 8001e3a:	f7ff f95b 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	ILI9341_DrawRectangle(boss_bullets[i + 2].x, boss_bullets[i + 2].y,
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	1c9a      	adds	r2, r3, #2
 8001e42:	4910      	ldr	r1, [pc, #64]	@ (8001e84 <boss_wave+0x220>)
 8001e44:	4613      	mov	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4413      	add	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	b298      	uxth	r0, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	1c9a      	adds	r2, r3, #2
 8001e56:	490b      	ldr	r1, [pc, #44]	@ (8001e84 <boss_wave+0x220>)
 8001e58:	4613      	mov	r3, r2
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	440b      	add	r3, r1
 8001e62:	3304      	adds	r3, #4
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	b299      	uxth	r1, r3
 8001e68:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2304      	movs	r3, #4
 8001e70:	2208      	movs	r2, #8
 8001e72:	f7ff f93f 	bl	80010f4 <ILI9341_DrawRectangle>
	BULLET_HEIGHT, BULLET_WIDTH, RED);

	check_lose(i);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f000 f864 	bl	8001f44 <check_lose>
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000278 	.word	0x20000278

08001e88 <update_boss_bullets>:

void update_boss_bullets() { // hm cp nht tnh trng n ca boss
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
	//nu vin n c active, v li ng n i xung, nu va chm vo my bay th thua
	for (int i = 0; i < MAX_BOSS_BULLETS; i += 3) {
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	e04b      	b.n	8001f2c <update_boss_bullets+0xa4>
		if (boss_bullets[i].active) {
 8001e94:	4929      	ldr	r1, [pc, #164]	@ (8001f3c <update_boss_bullets+0xb4>)
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	3308      	adds	r3, #8
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d03d      	beq.n	8001f26 <update_boss_bullets+0x9e>
			if ((i / 3) % 3 == 0) {
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a24      	ldr	r2, [pc, #144]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001eae:	fb82 1203 	smull	r1, r2, r2, r3
 8001eb2:	17db      	asrs	r3, r3, #31
 8001eb4:	1ad1      	subs	r1, r2, r3
 8001eb6:	4b22      	ldr	r3, [pc, #136]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001eb8:	fb83 3201 	smull	r3, r2, r3, r1
 8001ebc:	17cb      	asrs	r3, r1, #31
 8001ebe:	1ad2      	subs	r2, r2, r3
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	1aca      	subs	r2, r1, r3
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d103      	bne.n	8001ed4 <update_boss_bullets+0x4c>
				boss_shotgun(i);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff fccf 	bl	8001870 <boss_shotgun>
 8001ed2:	e028      	b.n	8001f26 <update_boss_bullets+0x9e>
			} else if ((i / 3) % 3 == 1) {
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001ed8:	fb82 1203 	smull	r1, r2, r2, r3
 8001edc:	17db      	asrs	r3, r3, #31
 8001ede:	1ad1      	subs	r1, r2, r3
 8001ee0:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001ee2:	fb83 3201 	smull	r3, r2, r3, r1
 8001ee6:	17cb      	asrs	r3, r1, #31
 8001ee8:	1ad2      	subs	r2, r2, r3
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	1aca      	subs	r2, r1, r3
 8001ef2:	2a01      	cmp	r2, #1
 8001ef4:	d103      	bne.n	8001efe <update_boss_bullets+0x76>
				boss_burst(i);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff fdcc 	bl	8001a94 <boss_burst>
 8001efc:	e013      	b.n	8001f26 <update_boss_bullets+0x9e>
			} else if ((i / 3) % 3 == 2) {
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a0f      	ldr	r2, [pc, #60]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001f02:	fb82 1203 	smull	r1, r2, r2, r3
 8001f06:	17db      	asrs	r3, r3, #31
 8001f08:	1ad1      	subs	r1, r2, r3
 8001f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <update_boss_bullets+0xb8>)
 8001f0c:	fb83 3201 	smull	r3, r2, r3, r1
 8001f10:	17cb      	asrs	r3, r1, #31
 8001f12:	1ad2      	subs	r2, r2, r3
 8001f14:	4613      	mov	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	1aca      	subs	r2, r1, r3
 8001f1c:	2a02      	cmp	r2, #2
 8001f1e:	d102      	bne.n	8001f26 <update_boss_bullets+0x9e>
				boss_wave(i);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff fe9f 	bl	8001c64 <boss_wave>
	for (int i = 0; i < MAX_BOSS_BULLETS; i += 3) {
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3303      	adds	r3, #3
 8001f2a:	607b      	str	r3, [r7, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b31      	cmp	r3, #49	@ 0x31
 8001f30:	ddb0      	ble.n	8001e94 <update_boss_bullets+0xc>
			}
		}
	}
}
 8001f32:	bf00      	nop
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000278 	.word	0x20000278
 8001f40:	55555556 	.word	0x55555556

08001f44 <check_lose>:
void check_lose(int i) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
// Kim tra va chm vi my bay ngi chi
	for (int j = i; j < i + 3; j++) {
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	e03f      	b.n	8001fd2 <check_lose+0x8e>
		if (boss_bullets[j].x + 4 <= plane_x
 8001f52:	4925      	ldr	r1, [pc, #148]	@ (8001fe8 <check_lose+0xa4>)
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1cda      	adds	r2, r3, #3
 8001f64:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <check_lose+0xa8>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	db2f      	blt.n	8001fcc <check_lose+0x88>
				|| boss_bullets[j].x >= plane_x + PLANE_WIDTH
 8001f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <check_lose+0xa8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f103 0113 	add.w	r1, r3, #19
 8001f74:	481c      	ldr	r0, [pc, #112]	@ (8001fe8 <check_lose+0xa4>)
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4403      	add	r3, r0
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4299      	cmp	r1, r3
 8001f86:	db21      	blt.n	8001fcc <check_lose+0x88>
				|| boss_bullets[j].y + 4 <= plane_y - PLANE_WIDTH / 2
 8001f88:	4917      	ldr	r1, [pc, #92]	@ (8001fe8 <check_lose+0xa4>)
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	3304      	adds	r3, #4
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	1cda      	adds	r2, r3, #3
 8001f9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ff0 <check_lose+0xac>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3b0a      	subs	r3, #10
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	db12      	blt.n	8001fcc <check_lose+0x88>
				|| boss_bullets[j].y >= plane_y + PLANE_HEIGHT / 2) {
 8001fa6:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <check_lose+0xac>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f103 0109 	add.w	r1, r3, #9
 8001fae:	480e      	ldr	r0, [pc, #56]	@ (8001fe8 <check_lose+0xa4>)
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4403      	add	r3, r0
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4299      	cmp	r1, r3
 8001fc2:	db03      	blt.n	8001fcc <check_lose+0x88>
		} else {
			show_game_over_screen();
 8001fc4:	f000 f94c 	bl	8002260 <show_game_over_screen>
			while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <check_lose+0x84>
	for (int j = i; j < i + 3; j++) {
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3302      	adds	r3, #2
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	ddba      	ble.n	8001f52 <check_lose+0xe>
				; // Dng game ti y
		}
	}
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000278 	.word	0x20000278
 8001fec:	20000004 	.word	0x20000004
 8001ff0:	20000008 	.word	0x20000008

08001ff4 <update_boss>:

void update_boss() {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
//hm cp nht tnh trng ca boss, boss di chuyn qua li mn hnh, sau 100 chu k s bn n 1 ln
	if (!boss.active)
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <update_boss+0x7c>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d035      	beq.n	800206c <update_boss+0x78>
		return;
	erase_boss(boss.x, boss.y);
 8002000:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <update_boss+0x7c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a1a      	ldr	r2, [pc, #104]	@ (8002070 <update_boss+0x7c>)
 8002006:	6852      	ldr	r2, [r2, #4]
 8002008:	4611      	mov	r1, r2
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fb96 	bl	800173c <erase_boss>
	if (boss.y <= 0)
 8002010:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <update_boss+0x7c>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	dc03      	bgt.n	8002020 <update_boss+0x2c>
		a = 1;
 8002018:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <update_boss+0x80>)
 800201a:	2201      	movs	r2, #1
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	e007      	b.n	8002030 <update_boss+0x3c>
	else if (boss.y >= 210)
 8002020:	4b13      	ldr	r3, [pc, #76]	@ (8002070 <update_boss+0x7c>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2bd1      	cmp	r3, #209	@ 0xd1
 8002026:	dd03      	ble.n	8002030 <update_boss+0x3c>
		a = -1; // Di chuyn li t phi sang tri
 8002028:	4b12      	ldr	r3, [pc, #72]	@ (8002074 <update_boss+0x80>)
 800202a:	f04f 32ff 	mov.w	r2, #4294967295
 800202e:	601a      	str	r2, [r3, #0]
	boss.y += a;
 8002030:	4b0f      	ldr	r3, [pc, #60]	@ (8002070 <update_boss+0x7c>)
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <update_boss+0x80>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4413      	add	r3, r2
 800203a:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <update_boss+0x7c>)
 800203c:	6053      	str	r3, [r2, #4]

	draw_boss(boss.x, boss.y);
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <update_boss+0x7c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a0b      	ldr	r2, [pc, #44]	@ (8002070 <update_boss+0x7c>)
 8002044:	6852      	ldr	r2, [r2, #4]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff fb63 	bl	8001714 <draw_boss>

	boss.laser_timer++;
 800204e:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <update_boss+0x7c>)
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	3301      	adds	r3, #1
 8002054:	4a06      	ldr	r2, [pc, #24]	@ (8002070 <update_boss+0x7c>)
 8002056:	6113      	str	r3, [r2, #16]
	if (boss.laser_timer >= 100) { // Bn laser sau mi 100 chu k
 8002058:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <update_boss+0x7c>)
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	2b63      	cmp	r3, #99	@ 0x63
 800205e:	dd06      	ble.n	800206e <update_boss+0x7a>
		fire_boss_laser();
 8002060:	f7ff fb80 	bl	8001764 <fire_boss_laser>
		boss.laser_timer = 0;
 8002064:	4b02      	ldr	r3, [pc, #8]	@ (8002070 <update_boss+0x7c>)
 8002066:	2200      	movs	r2, #0
 8002068:	611a      	str	r2, [r3, #16]
 800206a:	e000      	b.n	800206e <update_boss+0x7a>
		return;
 800206c:	bf00      	nop
	}
}
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000264 	.word	0x20000264
 8002074:	20000014 	.word	0x20000014

08002078 <check_bullet_boss_collision>:

int check_bullet_boss_collision() {
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af02      	add	r7, sp, #8
// hm check va chm boss vi n, nu bn boss  s lng n, boss s cht
	if (!boss.active)
 800207e:	4b49      	ldr	r3, [pc, #292]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <check_bullet_boss_collision+0x12>
		return 0;
 8002086:	2300      	movs	r3, #0
 8002088:	e088      	b.n	800219c <check_bullet_boss_collision+0x124>

	for (int i = 0; i < MAX_BULLETS; i++) {
 800208a:	2300      	movs	r3, #0
 800208c:	607b      	str	r3, [r7, #4]
 800208e:	e080      	b.n	8002192 <check_bullet_boss_collision+0x11a>
		if (!bullets[i].active)
 8002090:	4945      	ldr	r1, [pc, #276]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	3308      	adds	r3, #8
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d071      	beq.n	800218a <check_bullet_boss_collision+0x112>
			continue;

		if (bullets[i].x + BULLET_HEIGHT > boss.x&&
 80020a6:	4940      	ldr	r1, [pc, #256]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	1dda      	adds	r2, r3, #7
 80020b8:	4b3a      	ldr	r3, [pc, #232]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	db65      	blt.n	800218c <check_bullet_boss_collision+0x114>
		bullets[i].x < boss.x + BOSS_WIDTH &&
 80020c0:	4b38      	ldr	r3, [pc, #224]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f103 0127 	add.w	r1, r3, #39	@ 0x27
 80020c8:	4837      	ldr	r0, [pc, #220]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4413      	add	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4403      	add	r3, r0
 80020d6:	681b      	ldr	r3, [r3, #0]
		if (bullets[i].x + BULLET_HEIGHT > boss.x&&
 80020d8:	4299      	cmp	r1, r3
 80020da:	db57      	blt.n	800218c <check_bullet_boss_collision+0x114>
		bullets[i].y + BULLET_WIDTH > boss.y &&
 80020dc:	4932      	ldr	r1, [pc, #200]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4613      	mov	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	3304      	adds	r3, #4
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	1cda      	adds	r2, r3, #3
 80020f0:	4b2c      	ldr	r3, [pc, #176]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 80020f2:	685b      	ldr	r3, [r3, #4]
		bullets[i].x < boss.x + BOSS_WIDTH &&
 80020f4:	429a      	cmp	r2, r3
 80020f6:	db49      	blt.n	800218c <check_bullet_boss_collision+0x114>
		bullets[i].y < boss.y + BOSS_HEIGHT) {
 80020f8:	4b2a      	ldr	r3, [pc, #168]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f103 011d 	add.w	r1, r3, #29
 8002100:	4829      	ldr	r0, [pc, #164]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4403      	add	r3, r0
 800210e:	3304      	adds	r3, #4
 8002110:	681b      	ldr	r3, [r3, #0]
		bullets[i].y + BULLET_WIDTH > boss.y &&
 8002112:	4299      	cmp	r1, r3
 8002114:	db3a      	blt.n	800218c <check_bullet_boss_collision+0x114>

			bullets[i].active = 0;
 8002116:	4924      	ldr	r1, [pc, #144]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3308      	adds	r3, #8
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
			ILI9341_DrawRectangle(bullets[i].x, bullets[i].y,
 800212a:	491f      	ldr	r1, [pc, #124]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	4613      	mov	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4413      	add	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	440b      	add	r3, r1
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	b298      	uxth	r0, r3
 800213c:	491a      	ldr	r1, [pc, #104]	@ (80021a8 <check_bullet_boss_collision+0x130>)
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	3304      	adds	r3, #4
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	b299      	uxth	r1, r3
 8002150:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2304      	movs	r3, #4
 8002158:	2208      	movs	r2, #8
 800215a:	f7fe ffcb 	bl	80010f4 <ILI9341_DrawRectangle>
			BULLET_HEIGHT, BULLET_WIDTH, WHITE);

			boss.hp--;
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	3b01      	subs	r3, #1
 8002164:	4a0f      	ldr	r2, [pc, #60]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002166:	6093      	str	r3, [r2, #8]
			if (boss.hp <= 0) {
 8002168:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	2b00      	cmp	r3, #0
 800216e:	dc0d      	bgt.n	800218c <check_bullet_boss_collision+0x114>
				erase_boss(boss.x, boss.y);
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a0b      	ldr	r2, [pc, #44]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002176:	6852      	ldr	r2, [r2, #4]
 8002178:	4611      	mov	r1, r2
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fade 	bl	800173c <erase_boss>
				boss.active = 0;
 8002180:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <check_bullet_boss_collision+0x12c>)
 8002182:	2200      	movs	r2, #0
 8002184:	60da      	str	r2, [r3, #12]
				return 1;
 8002186:	2301      	movs	r3, #1
 8002188:	e008      	b.n	800219c <check_bullet_boss_collision+0x124>
			continue;
 800218a:	bf00      	nop
	for (int i = 0; i < MAX_BULLETS; i++) {
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3301      	adds	r3, #1
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b04      	cmp	r3, #4
 8002196:	f77f af7b 	ble.w	8002090 <check_bullet_boss_collision+0x18>
			}
		}
	}
	return 0;
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000264 	.word	0x20000264
 80021a8:	20000228 	.word	0x20000228

080021ac <show_victory_screen>:

void show_victory_screen() { //mn hnh chin thng
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(BLACK);
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7fe ff12 	bl	8000fdc <ILI9341_FillScreen>

// Hiu ng "pho hoa" n gin
	for (int r = 0; r < 60; r += 4) {
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	e01d      	b.n	80021fa <show_victory_screen+0x4e>
		ILI9341_DrawHollowCircle(80, 80, r, YELLOW);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80021c6:	2150      	movs	r1, #80	@ 0x50
 80021c8:	2050      	movs	r0, #80	@ 0x50
 80021ca:	f7fe f9f7 	bl	80005bc <ILI9341_DrawHollowCircle>
		ILI9341_DrawHollowCircle(240, 100, r, GREEN);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80021d6:	2164      	movs	r1, #100	@ 0x64
 80021d8:	20f0      	movs	r0, #240	@ 0xf0
 80021da:	f7fe f9ef 	bl	80005bc <ILI9341_DrawHollowCircle>
		ILI9341_DrawHollowCircle(160, 160, r, RED);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80021e6:	21a0      	movs	r1, #160	@ 0xa0
 80021e8:	20a0      	movs	r0, #160	@ 0xa0
 80021ea:	f7fe f9e7 	bl	80005bc <ILI9341_DrawHollowCircle>
		HAL_Delay(30);
 80021ee:	201e      	movs	r0, #30
 80021f0:	f001 f91a 	bl	8003428 <HAL_Delay>
	for (int r = 0; r < 60; r += 4) {
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3304      	adds	r3, #4
 80021f8:	607b      	str	r3, [r7, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b3b      	cmp	r3, #59	@ 0x3b
 80021fe:	ddde      	ble.n	80021be <show_victory_screen+0x12>
	}

// Tiu  chin thng
	ILI9341_DrawText("YOU WIN!", FONT3, 90, 100, GREEN, BLACK);
 8002200:	2300      	movs	r3, #0
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	2364      	movs	r3, #100	@ 0x64
 800220c:	225a      	movs	r2, #90	@ 0x5a
 800220e:	490f      	ldr	r1, [pc, #60]	@ (800224c <show_victory_screen+0xa0>)
 8002210:	480f      	ldr	r0, [pc, #60]	@ (8002250 <show_victory_screen+0xa4>)
 8002212:	f7fe fb89 	bl	8000928 <ILI9341_DrawText>
	ILI9341_DrawText("Congratulations", FONT3, 60, 160, WHITE, BLACK);
 8002216:	2300      	movs	r3, #0
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	23a0      	movs	r3, #160	@ 0xa0
 8002222:	223c      	movs	r2, #60	@ 0x3c
 8002224:	4909      	ldr	r1, [pc, #36]	@ (800224c <show_victory_screen+0xa0>)
 8002226:	480b      	ldr	r0, [pc, #44]	@ (8002254 <show_victory_screen+0xa8>)
 8002228:	f7fe fb7e 	bl	8000928 <ILI9341_DrawText>
	ILI9341_DrawText("Press RESET to play again", FONT2, 30, 270, CYAN, BLACK);
 800222c:	2300      	movs	r3, #0
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 800223a:	221e      	movs	r2, #30
 800223c:	4906      	ldr	r1, [pc, #24]	@ (8002258 <show_victory_screen+0xac>)
 800223e:	4807      	ldr	r0, [pc, #28]	@ (800225c <show_victory_screen+0xb0>)
 8002240:	f7fe fb72 	bl	8000928 <ILI9341_DrawText>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	08007b28 	.word	0x08007b28
 8002250:	08006c64 	.word	0x08006c64
 8002254:	08006c70 	.word	0x08006c70
 8002258:	08007344 	.word	0x08007344
 800225c:	08006c80 	.word	0x08006c80

08002260 <show_game_over_screen>:

void show_game_over_screen() {
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(BLACK);
 8002266:	2000      	movs	r0, #0
 8002268:	f7fe feb8 	bl	8000fdc <ILI9341_FillScreen>

	ILI9341_DrawText("GAME OVER", FONT3, 80, 80, RED, BLACK);
 800226c:	2300      	movs	r3, #0
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	2350      	movs	r3, #80	@ 0x50
 8002278:	2250      	movs	r2, #80	@ 0x50
 800227a:	4919      	ldr	r1, [pc, #100]	@ (80022e0 <show_game_over_screen+0x80>)
 800227c:	4819      	ldr	r0, [pc, #100]	@ (80022e4 <show_game_over_screen+0x84>)
 800227e:	f7fe fb53 	bl	8000928 <ILI9341_DrawText>
	ILI9341_DrawText("Thanks for playing!", FONT3, 60, 140, WHITE, BLACK);
 8002282:	2300      	movs	r3, #0
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	238c      	movs	r3, #140	@ 0x8c
 800228e:	223c      	movs	r2, #60	@ 0x3c
 8002290:	4913      	ldr	r1, [pc, #76]	@ (80022e0 <show_game_over_screen+0x80>)
 8002292:	4815      	ldr	r0, [pc, #84]	@ (80022e8 <show_game_over_screen+0x88>)
 8002294:	f7fe fb48 	bl	8000928 <ILI9341_DrawText>

	for (int r = 0; r < 50; r += 5) {
 8002298:	2300      	movs	r3, #0
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	e00d      	b.n	80022ba <show_game_over_screen+0x5a>
		ILI9341_DrawFilledCircle(160, 240, r, YELLOW);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80022a6:	21f0      	movs	r1, #240	@ 0xf0
 80022a8:	20a0      	movs	r0, #160	@ 0xa0
 80022aa:	f7fe fa3d 	bl	8000728 <ILI9341_DrawFilledCircle>
		HAL_Delay(30);
 80022ae:	201e      	movs	r0, #30
 80022b0:	f001 f8ba 	bl	8003428 <HAL_Delay>
	for (int r = 0; r < 50; r += 5) {
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3305      	adds	r3, #5
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b31      	cmp	r3, #49	@ 0x31
 80022be:	ddee      	ble.n	800229e <show_game_over_screen+0x3e>
	}

	ILI9341_DrawText("Press RESET to play again", FONT2, 40, 270, BLUE, BLACK);
 80022c0:	2300      	movs	r3, #0
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	231f      	movs	r3, #31
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 80022cc:	2228      	movs	r2, #40	@ 0x28
 80022ce:	4907      	ldr	r1, [pc, #28]	@ (80022ec <show_game_over_screen+0x8c>)
 80022d0:	4807      	ldr	r0, [pc, #28]	@ (80022f0 <show_game_over_screen+0x90>)
 80022d2:	f7fe fb29 	bl	8000928 <ILI9341_DrawText>
}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	08007b28 	.word	0x08007b28
 80022e4:	08006c9c 	.word	0x08006c9c
 80022e8:	08006ca8 	.word	0x08006ca8
 80022ec:	08007344 	.word	0x08007344
 80022f0:	08006c80 	.word	0x08006c80

080022f4 <draw_bullet>:
//				; // Dng game ti y
//		}
//	}
//}

void draw_bullet(Bullet *b) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	6078      	str	r0, [r7, #4]
	ILI9341_DrawRectangle(b->x, b->y, BULLET_HEIGHT, BULLET_WIDTH, RED);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	b298      	uxth	r0, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	b299      	uxth	r1, r3
 8002308:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	2304      	movs	r3, #4
 8002310:	2208      	movs	r2, #8
 8002312:	f7fe feef 	bl	80010f4 <ILI9341_DrawRectangle>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <erase_bullet>:

void erase_bullet(Bullet *b) {
 800231e:	b580      	push	{r7, lr}
 8002320:	b084      	sub	sp, #16
 8002322:	af02      	add	r7, sp, #8
 8002324:	6078      	str	r0, [r7, #4]
	ILI9341_DrawRectangle(b->x, b->y, BULLET_HEIGHT, BULLET_WIDTH, WHITE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	b298      	uxth	r0, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	b299      	uxth	r1, r3
 8002332:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	2304      	movs	r3, #4
 800233a:	2208      	movs	r2, #8
 800233c:	f7fe feda 	bl	80010f4 <ILI9341_DrawRectangle>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <shoot_bullet>:

void shoot_bullet() {
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
	//hm khi to n ca my bay
	for (int i = 0; i < MAX_BULLETS; i++) {
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	e02f      	b.n	80023b4 <shoot_bullet+0x6c>
		if (!bullets[i].active) {
 8002354:	491c      	ldr	r1, [pc, #112]	@ (80023c8 <shoot_bullet+0x80>)
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4413      	add	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	3308      	adds	r3, #8
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d121      	bne.n	80023ae <shoot_bullet+0x66>
			bullets[i].x = plane_x + PLANE_WIDTH;
 800236a:	4b18      	ldr	r3, [pc, #96]	@ (80023cc <shoot_bullet+0x84>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f103 0114 	add.w	r1, r3, #20
 8002372:	4815      	ldr	r0, [pc, #84]	@ (80023c8 <shoot_bullet+0x80>)
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4403      	add	r3, r0
 8002380:	6019      	str	r1, [r3, #0]
			bullets[i].y = plane_y;
 8002382:	4b13      	ldr	r3, [pc, #76]	@ (80023d0 <shoot_bullet+0x88>)
 8002384:	6819      	ldr	r1, [r3, #0]
 8002386:	4810      	ldr	r0, [pc, #64]	@ (80023c8 <shoot_bullet+0x80>)
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4413      	add	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4403      	add	r3, r0
 8002394:	3304      	adds	r3, #4
 8002396:	6019      	str	r1, [r3, #0]
			bullets[i].active = 1;
 8002398:	490b      	ldr	r1, [pc, #44]	@ (80023c8 <shoot_bullet+0x80>)
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4413      	add	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	3308      	adds	r3, #8
 80023a8:	2201      	movs	r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
			break;
 80023ac:	e006      	b.n	80023bc <shoot_bullet+0x74>
	for (int i = 0; i < MAX_BULLETS; i++) {
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3301      	adds	r3, #1
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	ddcc      	ble.n	8002354 <shoot_bullet+0xc>
		}
	}
}
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	20000228 	.word	0x20000228
 80023cc:	20000004 	.word	0x20000004
 80023d0:	20000008 	.word	0x20000008

080023d4 <update_bullets>:

void update_bullets() {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
	//hm cp nht tnh trng n, nu vin n active th s di chuyn ln
	for (int i = 0; i < MAX_BULLETS; i++) {
 80023da:	2300      	movs	r3, #0
 80023dc:	607b      	str	r3, [r7, #4]
 80023de:	e048      	b.n	8002472 <update_bullets+0x9e>
		if (bullets[i].active) {
 80023e0:	4928      	ldr	r1, [pc, #160]	@ (8002484 <update_bullets+0xb0>)
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	4413      	add	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	3308      	adds	r3, #8
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d03a      	beq.n	800246c <update_bullets+0x98>
			erase_bullet(&bullets[i]);
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	4413      	add	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4a20      	ldr	r2, [pc, #128]	@ (8002484 <update_bullets+0xb0>)
 8002402:	4413      	add	r3, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff8a 	bl	800231e <erase_bullet>
			bullets[i].x += 5;
 800240a:	491e      	ldr	r1, [pc, #120]	@ (8002484 <update_bullets+0xb0>)
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	1d59      	adds	r1, r3, #5
 800241c:	4819      	ldr	r0, [pc, #100]	@ (8002484 <update_bullets+0xb0>)
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4403      	add	r3, r0
 800242a:	6019      	str	r1, [r3, #0]
			if (bullets[i].x >= 320) {
 800242c:	4915      	ldr	r1, [pc, #84]	@ (8002484 <update_bullets+0xb0>)
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002440:	db0a      	blt.n	8002458 <update_bullets+0x84>
				bullets[i].active = 0;
 8002442:	4910      	ldr	r1, [pc, #64]	@ (8002484 <update_bullets+0xb0>)
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	4613      	mov	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4413      	add	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	440b      	add	r3, r1
 8002450:	3308      	adds	r3, #8
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	e009      	b.n	800246c <update_bullets+0x98>
			} else {
				draw_bullet(&bullets[i]);
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4a08      	ldr	r2, [pc, #32]	@ (8002484 <update_bullets+0xb0>)
 8002464:	4413      	add	r3, r2
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff ff44 	bl	80022f4 <draw_bullet>
	for (int i = 0; i < MAX_BULLETS; i++) {
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3301      	adds	r3, #1
 8002470:	607b      	str	r3, [r7, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b04      	cmp	r3, #4
 8002476:	ddb3      	ble.n	80023e0 <update_bullets+0xc>
			}
		}
	}
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000228 	.word	0x20000228

08002488 <draw_score>:

void draw_score(int point) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	@ 0x28
 800248c:	af02      	add	r7, sp, #8
 800248e:	6078      	str	r0, [r7, #4]
	char buffer[20];
	sprintf(buffer, "Score: %d", point);
 8002490:	f107 030c 	add.w	r3, r7, #12
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	490e      	ldr	r1, [pc, #56]	@ (80024d0 <draw_score+0x48>)
 8002498:	4618      	mov	r0, r3
 800249a:	f003 faed 	bl	8005a78 <siprintf>

	// Xa vng c (gi s vng rng 120px, cao 18px)
	ILI9341_DrawRectangle(0, 0, 120, 18, WHITE);
 800249e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2312      	movs	r3, #18
 80024a6:	2278      	movs	r2, #120	@ 0x78
 80024a8:	2100      	movs	r1, #0
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7fe fe22 	bl	80010f4 <ILI9341_DrawRectangle>

	// V chui mi (x=0, y=0), dng font 11x18
	ILI9341_DrawText(buffer, Arial_Narrow8x12, 0, 0, BLACK, WHITE);
 80024b0:	f107 000c 	add.w	r0, r7, #12
 80024b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024b8:	9301      	str	r3, [sp, #4]
 80024ba:	2300      	movs	r3, #0
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	2300      	movs	r3, #0
 80024c0:	2200      	movs	r2, #0
 80024c2:	4904      	ldr	r1, [pc, #16]	@ (80024d4 <draw_score+0x4c>)
 80024c4:	f7fe fa30 	bl	8000928 <ILI9341_DrawText>
}
 80024c8:	bf00      	nop
 80024ca:	3720      	adds	r7, #32
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	08006cbc 	.word	0x08006cbc
 80024d4:	08006ce0 	.word	0x08006ce0

080024d8 <check_bullet_enemy_collision>:

void check_bullet_enemy_collision() { //hm check my bay ch chm n
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BULLETS; i++) {
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	e0df      	b.n	80026a4 <check_bullet_enemy_collision+0x1cc>
		if (!bullets[i].active)
 80024e4:	4974      	ldr	r1, [pc, #464]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	4413      	add	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	3308      	adds	r3, #8
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 80d0 	beq.w	800269c <check_bullet_enemy_collision+0x1c4>
			continue;
		for (int j = 0; j < current_enemy_count; j++) {
 80024fc:	2300      	movs	r3, #0
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	e0c5      	b.n	800268e <check_bullet_enemy_collision+0x1b6>
			if (!enemies[j].active)
 8002502:	496e      	ldr	r1, [pc, #440]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	3308      	adds	r3, #8
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 80b6 	beq.w	8002686 <check_bullet_enemy_collision+0x1ae>
				continue;

			// Kim tra va chm hnh ch nht
			if (bullets[i].x + BULLET_HEIGHT > enemies[j].x&&
 800251a:	4967      	ldr	r1, [pc, #412]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	4613      	mov	r3, r2
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4413      	add	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	440b      	add	r3, r1
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	1dd9      	adds	r1, r3, #7
 800252c:	4863      	ldr	r0, [pc, #396]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	4613      	mov	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	4413      	add	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4403      	add	r3, r0
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4299      	cmp	r1, r3
 800253e:	f2c0 80a3 	blt.w	8002688 <check_bullet_enemy_collision+0x1b0>
			bullets[i].x < enemies[j].x + PLANE_WIDTH &&
 8002542:	495e      	ldr	r1, [pc, #376]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	4613      	mov	r3, r2
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	4413      	add	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f103 0113 	add.w	r1, r3, #19
 8002556:	4858      	ldr	r0, [pc, #352]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4403      	add	r3, r0
 8002564:	681b      	ldr	r3, [r3, #0]
			if (bullets[i].x + BULLET_HEIGHT > enemies[j].x&&
 8002566:	4299      	cmp	r1, r3
 8002568:	f2c0 808e 	blt.w	8002688 <check_bullet_enemy_collision+0x1b0>
			bullets[i].y + BULLET_WIDTH > enemies[j].y &&
 800256c:	4952      	ldr	r1, [pc, #328]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	4413      	add	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	440b      	add	r3, r1
 800257a:	3304      	adds	r3, #4
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	1cd9      	adds	r1, r3, #3
 8002580:	484e      	ldr	r0, [pc, #312]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002582:	683a      	ldr	r2, [r7, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4403      	add	r3, r0
 800258e:	3304      	adds	r3, #4
 8002590:	681b      	ldr	r3, [r3, #0]
			bullets[i].x < enemies[j].x + PLANE_WIDTH &&
 8002592:	4299      	cmp	r1, r3
 8002594:	db78      	blt.n	8002688 <check_bullet_enemy_collision+0x1b0>
			bullets[i].y < enemies[j].y + PLANE_HEIGHT) {
 8002596:	4949      	ldr	r1, [pc, #292]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	4613      	mov	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4413      	add	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	3304      	adds	r3, #4
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f103 0113 	add.w	r1, r3, #19
 80025ac:	4842      	ldr	r0, [pc, #264]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	4413      	add	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4403      	add	r3, r0
 80025ba:	3304      	adds	r3, #4
 80025bc:	681b      	ldr	r3, [r3, #0]
			bullets[i].y + BULLET_WIDTH > enemies[j].y &&
 80025be:	4299      	cmp	r1, r3
 80025c0:	db62      	blt.n	8002688 <check_bullet_enemy_collision+0x1b0>

				// Xa my bay ch v n
				erase_enemies(enemies[j].x, enemies[j].y);
 80025c2:	493e      	ldr	r1, [pc, #248]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	440b      	add	r3, r1
 80025d0:	6818      	ldr	r0, [r3, #0]
 80025d2:	493a      	ldr	r1, [pc, #232]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	3304      	adds	r3, #4
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4619      	mov	r1, r3
 80025e6:	f7fe ffbf 	bl	8001568 <erase_enemies>
				erase_bullet(&bullets[i]);
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4a30      	ldr	r2, [pc, #192]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 80025f6:	4413      	add	r3, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fe90 	bl	800231e <erase_bullet>
				bullets[i].active = 0;
 80025fe:	492e      	ldr	r1, [pc, #184]	@ (80026b8 <check_bullet_enemy_collision+0x1e0>)
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	3308      	adds	r3, #8
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
				enemies[j].active = 0;
 8002612:	492a      	ldr	r1, [pc, #168]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	4613      	mov	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	3308      	adds	r3, #8
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]

				// (Ty chn) Reset li ch sau khi b bn( m bo mn hnh lun  s lng ch)
				enemies[j].x = 320;
 8002626:	4925      	ldr	r1, [pc, #148]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002638:	601a      	str	r2, [r3, #0]
				enemies[j].y = rand() % 100; // rand chy t 0 -> 32767
 800263a:	f003 f91d 	bl	8005878 <rand>
 800263e:	4603      	mov	r3, r0
 8002640:	4a1f      	ldr	r2, [pc, #124]	@ (80026c0 <check_bullet_enemy_collision+0x1e8>)
 8002642:	fb82 1203 	smull	r1, r2, r2, r3
 8002646:	1151      	asrs	r1, r2, #5
 8002648:	17da      	asrs	r2, r3, #31
 800264a:	1a8a      	subs	r2, r1, r2
 800264c:	2164      	movs	r1, #100	@ 0x64
 800264e:	fb01 f202 	mul.w	r2, r1, r2
 8002652:	1a9a      	subs	r2, r3, r2
 8002654:	4819      	ldr	r0, [pc, #100]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002656:	6839      	ldr	r1, [r7, #0]
 8002658:	460b      	mov	r3, r1
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	440b      	add	r3, r1
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4403      	add	r3, r0
 8002662:	3304      	adds	r3, #4
 8002664:	601a      	str	r2, [r3, #0]
				enemies[j].active = 1;
 8002666:	4915      	ldr	r1, [pc, #84]	@ (80026bc <check_bullet_enemy_collision+0x1e4>)
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	3308      	adds	r3, #8
 8002676:	2201      	movs	r2, #1
 8002678:	601a      	str	r2, [r3, #0]

				//cng im
				point += 10;
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <check_bullet_enemy_collision+0x1ec>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	330a      	adds	r3, #10
 8002680:	4a10      	ldr	r2, [pc, #64]	@ (80026c4 <check_bullet_enemy_collision+0x1ec>)
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	e000      	b.n	8002688 <check_bullet_enemy_collision+0x1b0>
				continue;
 8002686:	bf00      	nop
		for (int j = 0; j < current_enemy_count; j++) {
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	3301      	adds	r3, #1
 800268c:	603b      	str	r3, [r7, #0]
 800268e:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <check_bullet_enemy_collision+0x1f0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	f6ff af34 	blt.w	8002502 <check_bullet_enemy_collision+0x2a>
 800269a:	e000      	b.n	800269e <check_bullet_enemy_collision+0x1c6>
			continue;
 800269c:	bf00      	nop
	for (int i = 0; i < MAX_BULLETS; i++) {
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3301      	adds	r3, #1
 80026a2:	607b      	str	r3, [r7, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	f77f af1c 	ble.w	80024e4 <check_bullet_enemy_collision+0xc>

			}
		}
	}
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000228 	.word	0x20000228
 80026bc:	20000174 	.word	0x20000174
 80026c0:	51eb851f 	.word	0x51eb851f
 80026c4:	200004dc 	.word	0x200004dc
 80026c8:	2000000c 	.word	0x2000000c

080026cc <check_collision>:

int check_collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2,
		int h2)
// hm check va chm my bay ta vi ch
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]
	return !(x1 + w1 <= x2 ||  // my bay ta  hon ton  di my bay ch
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4413      	add	r3, r2
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	da1e      	bge.n	8002724 <check_collision+0x58>
			x2 + w2 <= x1 ||  // my bay ch hon ton  di my bay ta
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	6a3b      	ldr	r3, [r7, #32]
 80026ea:	4413      	add	r3, r2
	return !(x1 + w1 <= x2 ||  // my bay ta  hon ton  di my bay ch
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	da18      	bge.n	8002724 <check_collision+0x58>
			y1 + h1 / 2 <= y2 ||  // my bay ta hon ton bn phi my bay ich
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	0fda      	lsrs	r2, r3, #31
 80026f6:	4413      	add	r3, r2
 80026f8:	105b      	asrs	r3, r3, #1
 80026fa:	461a      	mov	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4413      	add	r3, r2
			x2 + w2 <= x1 ||  // my bay ch hon ton  di my bay ta
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	429a      	cmp	r2, r3
 8002704:	da0e      	bge.n	8002724 <check_collision+0x58>
			y1 - h1 / 2 >= y2 + h2); // my bay ch  hon ton bn phi my bay ta
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	0fda      	lsrs	r2, r3, #31
 800270a:	4413      	add	r3, r2
 800270c:	105b      	asrs	r3, r3, #1
 800270e:	425b      	negs	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	441a      	add	r2, r3
 8002716:	69f9      	ldr	r1, [r7, #28]
 8002718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271a:	440b      	add	r3, r1
	return !(x1 + w1 <= x2 ||  // my bay ta  hon ton  di my bay ch
 800271c:	429a      	cmp	r2, r3
 800271e:	da01      	bge.n	8002724 <check_collision+0x58>
 8002720:	2301      	movs	r3, #1
 8002722:	e000      	b.n	8002726 <check_collision+0x5a>
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002734:	b5b0      	push	{r4, r5, r7, lr}
 8002736:	b09c      	sub	sp, #112	@ 0x70
 8002738:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800273a:	f000 fe03 	bl	8003344 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800273e:	f000 f9df 	bl	8002b00 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002742:	f000 facb 	bl	8002cdc <MX_GPIO_Init>
	MX_DMA_Init();
 8002746:	f000 faa9 	bl	8002c9c <MX_DMA_Init>
	MX_RTC_Init();
 800274a:	f000 fa4b 	bl	8002be4 <MX_RTC_Init>
	MX_SPI5_Init();
 800274e:	f000 fa6f 	bl	8002c30 <MX_SPI5_Init>
	/* USER CODE BEGIN 2 */
	ILI9341_Init();
 8002752:	f7fe fa4b 	bl	8000bec <ILI9341_Init>
	ILI9341_FillScreen(WHITE); //xa mn hnh c
 8002756:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800275a:	f7fe fc3f 	bl	8000fdc <ILI9341_FillScreen>
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2); // khi to trc Oxy
 800275e:	2003      	movs	r0, #3
 8002760:	f7fe fb4e 	bl	8000e00 <ILI9341_SetRotation>

	srand(time(NULL)); // lnh ny khi to "seed" (ht ging) cho b sinh s ngu nhin rand()
 8002764:	2000      	movs	r0, #0
 8002766:	f003 f9f5 	bl	8005b54 <time>
 800276a:	4602      	mov	r2, r0
 800276c:	460b      	mov	r3, r1
 800276e:	4613      	mov	r3, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f003 f853 	bl	800581c <srand>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		/* Infinite loop */
		for (int i = 0; i < MAX_BULLETS; i++)
 8002776:	2300      	movs	r3, #0
 8002778:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800277a:	e00c      	b.n	8002796 <main+0x62>
			bullets[i].active = 0;
 800277c:	499f      	ldr	r1, [pc, #636]	@ (80029fc <main+0x2c8>)
 800277e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002780:	4613      	mov	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	3308      	adds	r3, #8
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < MAX_BULLETS; i++)
 8002790:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002792:	3301      	adds	r3, #1
 8002794:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002798:	2b04      	cmp	r3, #4
 800279a:	ddef      	ble.n	800277c <main+0x48>

		draw_plane(plane_x, plane_y);
 800279c:	4b98      	ldr	r3, [pc, #608]	@ (8002a00 <main+0x2cc>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a98      	ldr	r2, [pc, #608]	@ (8002a04 <main+0x2d0>)
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	4611      	mov	r1, r2
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe fd65 	bl	8001276 <draw_plane>
		init_enemies(); //  Thm dng ny
 80027ac:	f7fe fe94 	bl	80014d8 <init_enemies>
		draw_score(point);
 80027b0:	4b95      	ldr	r3, [pc, #596]	@ (8002a08 <main+0x2d4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fe67 	bl	8002488 <draw_score>

		while (1) {

			draw_score(point);
 80027ba:	4b93      	ldr	r3, [pc, #588]	@ (8002a08 <main+0x2d4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fe62 	bl	8002488 <draw_score>
			update_bullets();
 80027c4:	f7ff fe06 	bl	80023d4 <update_bullets>
			if (level <= 2) {
 80027c8:	4b90      	ldr	r3, [pc, #576]	@ (8002a0c <main+0x2d8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	f300 80c6 	bgt.w	800295e <main+0x22a>
				update_enemies(); //  Thm dng ny
 80027d2:	f7fe fedd 	bl	8001590 <update_enemies>
				for (int i = 0; i < current_enemy_count; i++) {
 80027d6:	2300      	movs	r3, #0
 80027d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80027da:	e034      	b.n	8002846 <main+0x112>
					if (enemies[i].active
 80027dc:	498c      	ldr	r1, [pc, #560]	@ (8002a10 <main+0x2dc>)
 80027de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	3308      	adds	r3, #8
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d026      	beq.n	8002840 <main+0x10c>
							&& check_collision(plane_x, plane_y, PLANE_WIDTH,
 80027f2:	4b83      	ldr	r3, [pc, #524]	@ (8002a00 <main+0x2cc>)
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	4b83      	ldr	r3, [pc, #524]	@ (8002a04 <main+0x2d0>)
 80027f8:	681c      	ldr	r4, [r3, #0]
 80027fa:	4985      	ldr	r1, [pc, #532]	@ (8002a10 <main+0x2dc>)
 80027fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027fe:	4613      	mov	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	6819      	ldr	r1, [r3, #0]
 800280a:	4d81      	ldr	r5, [pc, #516]	@ (8002a10 <main+0x2dc>)
 800280c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800280e:	4613      	mov	r3, r2
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	442b      	add	r3, r5
 8002818:	3304      	adds	r3, #4
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2214      	movs	r2, #20
 800281e:	9203      	str	r2, [sp, #12]
 8002820:	2214      	movs	r2, #20
 8002822:	9202      	str	r2, [sp, #8]
 8002824:	9301      	str	r3, [sp, #4]
 8002826:	9100      	str	r1, [sp, #0]
 8002828:	2314      	movs	r3, #20
 800282a:	2214      	movs	r2, #20
 800282c:	4621      	mov	r1, r4
 800282e:	f7ff ff4d 	bl	80026cc <check_collision>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <main+0x10c>
							PLANE_HEIGHT, enemies[i].x, enemies[i].y,
							PLANE_WIDTH, PLANE_HEIGHT)) {
						// Hin th "Game Over"
						show_game_over_screen();
 8002838:	f7ff fd12 	bl	8002260 <show_game_over_screen>
						while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <main+0x108>
				for (int i = 0; i < current_enemy_count; i++) {
 8002840:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002842:	3301      	adds	r3, #1
 8002844:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002846:	4b73      	ldr	r3, [pc, #460]	@ (8002a14 <main+0x2e0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800284c:	429a      	cmp	r2, r3
 800284e:	dbc5      	blt.n	80027dc <main+0xa8>
							; // Dng game ti y
					}
				}

				check_bullet_enemy_collision();
 8002850:	f7ff fe42 	bl	80024d8 <check_bullet_enemy_collision>
//				plane_y = (plane_y + 5) % 220;
//				erase_plane(plane_x, old_y);
//				draw_plane(plane_x, plane_y);
//				shoot_bullet();
//			}
				if (plane_move_flag) {
 8002854:	4b70      	ldr	r3, [pc, #448]	@ (8002a18 <main+0x2e4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <main+0x132>
					plane_move_flag = 0;
 800285c:	4b6e      	ldr	r3, [pc, #440]	@ (8002a18 <main+0x2e4>)
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
					shoot_bullet();  // ch bn, khng di chuyn
 8002862:	f7ff fd71 	bl	8002348 <shoot_bullet>
				}

				if (plane_move_left_flag) {
 8002866:	4b6d      	ldr	r3, [pc, #436]	@ (8002a1c <main+0x2e8>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d01c      	beq.n	80028a8 <main+0x174>
					plane_move_left_flag = 0;
 800286e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a1c <main+0x2e8>)
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
//				int old_x = plane_x;
//				plane_x -= 5;
//				if (plane_x < 0) plane_x = 0;
//				erase_plane(old_x, plane_y);
//				draw_plane(plane_x, plane_y);
					int old_y = plane_y;
 8002874:	4b63      	ldr	r3, [pc, #396]	@ (8002a04 <main+0x2d0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (plane_y < 220) {
 800287a:	4b62      	ldr	r3, [pc, #392]	@ (8002a04 <main+0x2d0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2bdb      	cmp	r3, #219	@ 0xdb
 8002880:	dc04      	bgt.n	800288c <main+0x158>
						plane_y = plane_y + 10;
 8002882:	4b60      	ldr	r3, [pc, #384]	@ (8002a04 <main+0x2d0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	330a      	adds	r3, #10
 8002888:	4a5e      	ldr	r2, [pc, #376]	@ (8002a04 <main+0x2d0>)
 800288a:	6013      	str	r3, [r2, #0]
					}
					erase_plane(plane_x, old_y);
 800288c:	4b5c      	ldr	r3, [pc, #368]	@ (8002a00 <main+0x2cc>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002892:	4618      	mov	r0, r3
 8002894:	f7fe fd7c 	bl	8001390 <erase_plane>
					draw_plane(plane_x, plane_y);
 8002898:	4b59      	ldr	r3, [pc, #356]	@ (8002a00 <main+0x2cc>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a59      	ldr	r2, [pc, #356]	@ (8002a04 <main+0x2d0>)
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	4611      	mov	r1, r2
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fce7 	bl	8001276 <draw_plane>
				}

				if (plane_move_right_flag) {
 80028a8:	4b5d      	ldr	r3, [pc, #372]	@ (8002a20 <main+0x2ec>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d01c      	beq.n	80028ea <main+0x1b6>
					plane_move_right_flag = 0;
 80028b0:	4b5b      	ldr	r3, [pc, #364]	@ (8002a20 <main+0x2ec>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
					int old_y = plane_y;
 80028b6:	4b53      	ldr	r3, [pc, #332]	@ (8002a04 <main+0x2d0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	647b      	str	r3, [r7, #68]	@ 0x44
					if (plane_y > 30) {
 80028bc:	4b51      	ldr	r3, [pc, #324]	@ (8002a04 <main+0x2d0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b1e      	cmp	r3, #30
 80028c2:	dd04      	ble.n	80028ce <main+0x19a>
						plane_y = plane_y - 10;
 80028c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002a04 <main+0x2d0>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	3b0a      	subs	r3, #10
 80028ca:	4a4e      	ldr	r2, [pc, #312]	@ (8002a04 <main+0x2d0>)
 80028cc:	6013      	str	r3, [r2, #0]
					}
					erase_plane(plane_x, old_y);
 80028ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002a00 <main+0x2cc>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fe fd5b 	bl	8001390 <erase_plane>
					draw_plane(plane_x, plane_y);
 80028da:	4b49      	ldr	r3, [pc, #292]	@ (8002a00 <main+0x2cc>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a49      	ldr	r2, [pc, #292]	@ (8002a04 <main+0x2d0>)
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	4611      	mov	r1, r2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fe fcc6 	bl	8001276 <draw_plane>
				}
				if (point >= level * 100) {
 80028ea:	4b48      	ldr	r3, [pc, #288]	@ (8002a0c <main+0x2d8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2264      	movs	r2, #100	@ 0x64
 80028f0:	fb03 f202 	mul.w	r2, r3, r2
 80028f4:	4b44      	ldr	r3, [pc, #272]	@ (8002a08 <main+0x2d4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	f73f af5e 	bgt.w	80027ba <main+0x86>
					level++;
 80028fe:	4b43      	ldr	r3, [pc, #268]	@ (8002a0c <main+0x2d8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	3301      	adds	r3, #1
 8002904:	4a41      	ldr	r2, [pc, #260]	@ (8002a0c <main+0x2d8>)
 8002906:	6013      	str	r3, [r2, #0]
					current_enemy_count += 2;
 8002908:	4b42      	ldr	r3, [pc, #264]	@ (8002a14 <main+0x2e0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3302      	adds	r3, #2
 800290e:	4a41      	ldr	r2, [pc, #260]	@ (8002a14 <main+0x2e0>)
 8002910:	6013      	str	r3, [r2, #0]
					init_enemies();
 8002912:	f7fe fde1 	bl	80014d8 <init_enemies>
					point = 0;
 8002916:	4b3c      	ldr	r3, [pc, #240]	@ (8002a08 <main+0x2d4>)
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]

					// Hin th thng bo level up
					ILI9341_FillScreen(WHITE);
 800291c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002920:	f7fe fb5c 	bl	8000fdc <ILI9341_FillScreen>
					char msg[30];
					sprintf(msg, "LEVEL %d", level);
 8002924:	4b39      	ldr	r3, [pc, #228]	@ (8002a0c <main+0x2d8>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800292c:	493d      	ldr	r1, [pc, #244]	@ (8002a24 <main+0x2f0>)
 800292e:	4618      	mov	r0, r3
 8002930:	f003 f8a2 	bl	8005a78 <siprintf>
					ILI9341_DrawText(msg, FONT3, 50, 120, BLUE, WHITE);
 8002934:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002938:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800293c:	9301      	str	r3, [sp, #4]
 800293e:	231f      	movs	r3, #31
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	2378      	movs	r3, #120	@ 0x78
 8002944:	2232      	movs	r2, #50	@ 0x32
 8002946:	4938      	ldr	r1, [pc, #224]	@ (8002a28 <main+0x2f4>)
 8002948:	f7fd ffee 	bl	8000928 <ILI9341_DrawText>
					HAL_Delay(1000);  // Hin th 1 giy
 800294c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002950:	f000 fd6a 	bl	8003428 <HAL_Delay>
					ILI9341_FillScreen(WHITE);  // Dn li mn hnh
 8002954:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002958:	f7fe fb40 	bl	8000fdc <ILI9341_FillScreen>
 800295c:	e72d      	b.n	80027ba <main+0x86>
				}
			} else if (level == 3) {
 800295e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a0c <main+0x2d8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b03      	cmp	r3, #3
 8002964:	f47f af29 	bne.w	80027ba <main+0x86>
				// Hin th thng bo level up

				ILI9341_FillScreen(WHITE);
 8002968:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800296c:	f7fe fb36 	bl	8000fdc <ILI9341_FillScreen>
				char msg[30];
				sprintf(msg, "FINAL BOSS", level);
 8002970:	4b26      	ldr	r3, [pc, #152]	@ (8002a0c <main+0x2d8>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	492d      	ldr	r1, [pc, #180]	@ (8002a2c <main+0x2f8>)
 8002978:	4618      	mov	r0, r3
 800297a:	f003 f87d 	bl	8005a78 <siprintf>
				ILI9341_DrawText(msg, FONT3, 50, 120, BLUE, WHITE);
 800297e:	1d38      	adds	r0, r7, #4
 8002980:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	231f      	movs	r3, #31
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2378      	movs	r3, #120	@ 0x78
 800298c:	2232      	movs	r2, #50	@ 0x32
 800298e:	4926      	ldr	r1, [pc, #152]	@ (8002a28 <main+0x2f4>)
 8002990:	f7fd ffca 	bl	8000928 <ILI9341_DrawText>
				HAL_Delay(1000);  // Hin th 1 giy
 8002994:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002998:	f000 fd46 	bl	8003428 <HAL_Delay>
				ILI9341_FillScreen(WHITE);
 800299c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80029a0:	f7fe fb1c 	bl	8000fdc <ILI9341_FillScreen>
				init_boss();
 80029a4:	f7fe fe9c 	bl	80016e0 <init_boss>
				draw_boss(boss.x, boss.y);
 80029a8:	4b21      	ldr	r3, [pc, #132]	@ (8002a30 <main+0x2fc>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a20      	ldr	r2, [pc, #128]	@ (8002a30 <main+0x2fc>)
 80029ae:	6852      	ldr	r2, [r2, #4]
 80029b0:	4611      	mov	r1, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe feae 	bl	8001714 <draw_boss>
				uint32_t now = HAL_GetTick(); // Ly thi gian hin ti (milis)
 80029b8:	f000 fd2a 	bl	8003410 <HAL_GetTick>
 80029bc:	6578      	str	r0, [r7, #84]	@ 0x54

				while (1) {
					if (now - last_boss_fire_time >= boss_fire_interval) {
 80029be:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <main+0x300>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d304      	bcc.n	80029d8 <main+0x2a4>
						fire_boss_laser();
 80029ce:	f7fe fec9 	bl	8001764 <fire_boss_laser>
						last_boss_fire_time = now;
 80029d2:	4a18      	ldr	r2, [pc, #96]	@ (8002a34 <main+0x300>)
 80029d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d6:	6013      	str	r3, [r2, #0]
					}
					update_bullets();
 80029d8:	f7ff fcfc 	bl	80023d4 <update_bullets>
					HAL_Delay(10);
 80029dc:	200a      	movs	r0, #10
 80029de:	f000 fd23 	bl	8003428 <HAL_Delay>
					update_boss();
 80029e2:	f7ff fb07 	bl	8001ff4 <update_boss>
					update_boss_bullets();
 80029e6:	f7ff fa4f 	bl	8001e88 <update_boss_bullets>
					if (check_bullet_boss_collision() == 1) {
 80029ea:	f7ff fb45 	bl	8002078 <check_bullet_boss_collision>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d121      	bne.n	8002a38 <main+0x304>
						show_victory_screen();
 80029f4:	f7ff fbda 	bl	80021ac <show_victory_screen>
						while (1)
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <main+0x2c4>
 80029fc:	20000228 	.word	0x20000228
 8002a00:	20000004 	.word	0x20000004
 8002a04:	20000008 	.word	0x20000008
 8002a08:	200004dc 	.word	0x200004dc
 8002a0c:	20000010 	.word	0x20000010
 8002a10:	20000174 	.word	0x20000174
 8002a14:	2000000c 	.word	0x2000000c
 8002a18:	200004d0 	.word	0x200004d0
 8002a1c:	200004d4 	.word	0x200004d4
 8002a20:	200004d8 	.word	0x200004d8
 8002a24:	08006cc8 	.word	0x08006cc8
 8002a28:	08007b28 	.word	0x08007b28
 8002a2c:	08006cd4 	.word	0x08006cd4
 8002a30:	20000264 	.word	0x20000264
 8002a34:	200004e0 	.word	0x200004e0
//					plane_y = (plane_y + 5) % 220;
//					erase_plane(plane_x, old_y);
//					draw_plane(plane_x, plane_y);
//					shoot_bullet();
//				}
					if (plane_move_flag) {
 8002a38:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <main+0x3b4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d004      	beq.n	8002a4a <main+0x316>
						plane_move_flag = 0;
 8002a40:	4b29      	ldr	r3, [pc, #164]	@ (8002ae8 <main+0x3b4>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
						shoot_bullet();  // ch bn, khng di chuyn
 8002a46:	f7ff fc7f 	bl	8002348 <shoot_bullet>
					}

					if (plane_move_left_flag) {
 8002a4a:	4b28      	ldr	r3, [pc, #160]	@ (8002aec <main+0x3b8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d022      	beq.n	8002a98 <main+0x364>
						plane_move_left_flag = 0;
 8002a52:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <main+0x3b8>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
						int old_y = plane_y;
 8002a58:	4b25      	ldr	r3, [pc, #148]	@ (8002af0 <main+0x3bc>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	653b      	str	r3, [r7, #80]	@ 0x50
						plane_y = (plane_y + 5) % 220;
 8002a5e:	4b24      	ldr	r3, [pc, #144]	@ (8002af0 <main+0x3bc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	1d5a      	adds	r2, r3, #5
 8002a64:	4b23      	ldr	r3, [pc, #140]	@ (8002af4 <main+0x3c0>)
 8002a66:	fb83 1302 	smull	r1, r3, r3, r2
 8002a6a:	10d9      	asrs	r1, r3, #3
 8002a6c:	17d3      	asrs	r3, r2, #31
 8002a6e:	1acb      	subs	r3, r1, r3
 8002a70:	21dc      	movs	r1, #220	@ 0xdc
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	4a1d      	ldr	r2, [pc, #116]	@ (8002af0 <main+0x3bc>)
 8002a7a:	6013      	str	r3, [r2, #0]
						erase_plane(plane_x, old_y);
 8002a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <main+0x3c4>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe fc84 	bl	8001390 <erase_plane>
						draw_plane(plane_x, plane_y);
 8002a88:	4b1b      	ldr	r3, [pc, #108]	@ (8002af8 <main+0x3c4>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a18      	ldr	r2, [pc, #96]	@ (8002af0 <main+0x3bc>)
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	4611      	mov	r1, r2
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe fbef 	bl	8001276 <draw_plane>
					}

					if (plane_move_right_flag) {
 8002a98:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <main+0x3c8>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d08e      	beq.n	80029be <main+0x28a>
						plane_move_right_flag = 0;
 8002aa0:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <main+0x3c8>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
						int old_y = plane_y;
 8002aa6:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <main+0x3bc>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
						plane_y = (plane_y - 5) % 220;
 8002aac:	4b10      	ldr	r3, [pc, #64]	@ (8002af0 <main+0x3bc>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	1f5a      	subs	r2, r3, #5
 8002ab2:	4b10      	ldr	r3, [pc, #64]	@ (8002af4 <main+0x3c0>)
 8002ab4:	fb83 1302 	smull	r1, r3, r3, r2
 8002ab8:	10d9      	asrs	r1, r3, #3
 8002aba:	17d3      	asrs	r3, r2, #31
 8002abc:	1acb      	subs	r3, r1, r3
 8002abe:	21dc      	movs	r1, #220	@ 0xdc
 8002ac0:	fb01 f303 	mul.w	r3, r1, r3
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8002af0 <main+0x3bc>)
 8002ac8:	6013      	str	r3, [r2, #0]
						erase_plane(plane_x, old_y);
 8002aca:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <main+0x3c4>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe fc5d 	bl	8001390 <erase_plane>
						draw_plane(plane_x, plane_y);
 8002ad6:	4b08      	ldr	r3, [pc, #32]	@ (8002af8 <main+0x3c4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a05      	ldr	r2, [pc, #20]	@ (8002af0 <main+0x3bc>)
 8002adc:	6812      	ldr	r2, [r2, #0]
 8002ade:	4611      	mov	r1, r2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fe fbc8 	bl	8001276 <draw_plane>
					if (now - last_boss_fire_time >= boss_fire_interval) {
 8002ae6:	e76a      	b.n	80029be <main+0x28a>
 8002ae8:	200004d0 	.word	0x200004d0
 8002aec:	200004d4 	.word	0x200004d4
 8002af0:	20000008 	.word	0x20000008
 8002af4:	094f2095 	.word	0x094f2095
 8002af8:	20000004 	.word	0x20000004
 8002afc:	200004d8 	.word	0x200004d8

08002b00 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b094      	sub	sp, #80	@ 0x50
 8002b04:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002b06:	f107 0320 	add.w	r3, r7, #32
 8002b0a:	2230      	movs	r2, #48	@ 0x30
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f003 f817 	bl	8005b42 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002b14:	f107 030c 	add.w	r3, r7, #12
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
 8002b28:	4b2c      	ldr	r3, [pc, #176]	@ (8002bdc <SystemClock_Config+0xdc>)
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	4a2b      	ldr	r2, [pc, #172]	@ (8002bdc <SystemClock_Config+0xdc>)
 8002b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b32:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b34:	4b29      	ldr	r3, [pc, #164]	@ (8002bdc <SystemClock_Config+0xdc>)
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	60bb      	str	r3, [r7, #8]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b40:	2300      	movs	r3, #0
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	4b26      	ldr	r3, [pc, #152]	@ (8002be0 <SystemClock_Config+0xe0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a25      	ldr	r2, [pc, #148]	@ (8002be0 <SystemClock_Config+0xe0>)
 8002b4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4b23      	ldr	r3, [pc, #140]	@ (8002be0 <SystemClock_Config+0xe0>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 8002b5c:	2309      	movs	r3, #9
 8002b5e:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b66:	2301      	movs	r3, #1
 8002b68:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002b74:	2304      	movs	r3, #4
 8002b76:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002b78:	23b4      	movs	r3, #180	@ 0xb4
 8002b7a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b80:	2304      	movs	r3, #4
 8002b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002b84:	f107 0320 	add.w	r3, r7, #32
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f001 fb2d 	bl	80041e8 <HAL_RCC_OscConfig>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <SystemClock_Config+0x98>
		Error_Handler();
 8002b94:	f000 f980 	bl	8002e98 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002b98:	f001 fad6 	bl	8004148 <HAL_PWREx_EnableOverDrive>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <SystemClock_Config+0xa6>
		Error_Handler();
 8002ba2:	f000 f979 	bl	8002e98 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002ba6:	230f      	movs	r3, #15
 8002ba8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002baa:	2302      	movs	r3, #2
 8002bac:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002bb2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002bb6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bbc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8002bbe:	f107 030c 	add.w	r3, r7, #12
 8002bc2:	2105      	movs	r1, #5
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f001 fd87 	bl	80046d8 <HAL_RCC_ClockConfig>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <SystemClock_Config+0xd4>
		Error_Handler();
 8002bd0:	f000 f962 	bl	8002e98 <Error_Handler>
	}
}
 8002bd4:	bf00      	nop
 8002bd6:	3750      	adds	r7, #80	@ 0x50
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40007000 	.word	0x40007000

08002be4 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002bea:	4a10      	ldr	r2, [pc, #64]	@ (8002c2c <MX_RTC_Init+0x48>)
 8002bec:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002bee:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002bf6:	227f      	movs	r2, #127	@ 0x7f
 8002bf8:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002bfc:	22ff      	movs	r2, #255	@ 0xff
 8002bfe:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002c00:	4b09      	ldr	r3, [pc, #36]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002c06:	4b08      	ldr	r3, [pc, #32]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8002c12:	4805      	ldr	r0, [pc, #20]	@ (8002c28 <MX_RTC_Init+0x44>)
 8002c14:	f002 f90c 	bl	8004e30 <HAL_RTC_Init>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_RTC_Init+0x3e>
		Error_Handler();
 8002c1e:	f000 f93b 	bl	8002e98 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	2000009c 	.word	0x2000009c
 8002c2c:	40002800 	.word	0x40002800

08002c30 <MX_SPI5_Init>:
/**
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8002c34:	4b17      	ldr	r3, [pc, #92]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c36:	4a18      	ldr	r2, [pc, #96]	@ (8002c98 <MX_SPI5_Init+0x68>)
 8002c38:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8002c3a:	4b16      	ldr	r3, [pc, #88]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c40:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002c42:	4b14      	ldr	r3, [pc, #80]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c48:	4b12      	ldr	r3, [pc, #72]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c4e:	4b11      	ldr	r3, [pc, #68]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c54:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8002c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c60:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002c62:	4b0c      	ldr	r3, [pc, #48]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c64:	2208      	movs	r2, #8
 8002c66:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c68:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c6e:	4b09      	ldr	r3, [pc, #36]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c74:	4b07      	ldr	r3, [pc, #28]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8002c7a:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c7c:	220a      	movs	r2, #10
 8002c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8002c80:	4804      	ldr	r0, [pc, #16]	@ (8002c94 <MX_SPI5_Init+0x64>)
 8002c82:	f002 f9d9 	bl	8005038 <HAL_SPI_Init>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_SPI5_Init+0x60>
		Error_Handler();
 8002c8c:	f000 f904 	bl	8002e98 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8002c90:	bf00      	nop
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	200000bc 	.word	0x200000bc
 8002c98:	40015000 	.word	0x40015000

08002c9c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd8 <MX_DMA_Init+0x3c>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	4a0b      	ldr	r2, [pc, #44]	@ (8002cd8 <MX_DMA_Init+0x3c>)
 8002cac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb2:	4b09      	ldr	r3, [pc, #36]	@ (8002cd8 <MX_DMA_Init+0x3c>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cba:	607b      	str	r3, [r7, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	203c      	movs	r0, #60	@ 0x3c
 8002cc4:	f000 fcaf 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002cc8:	203c      	movs	r0, #60	@ 0x3c
 8002cca:	f000 fcc8 	bl	800365e <HAL_NVIC_EnableIRQ>

}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800

08002cdc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08c      	sub	sp, #48	@ 0x30
 8002ce0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002ce2:	f107 031c 	add.w	r3, r7, #28
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	60da      	str	r2, [r3, #12]
 8002cf0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	4b63      	ldr	r3, [pc, #396]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	4a62      	ldr	r2, [pc, #392]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002cfc:	f043 0304 	orr.w	r3, r3, #4
 8002d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d02:	4b60      	ldr	r3, [pc, #384]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	61bb      	str	r3, [r7, #24]
 8002d0c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	617b      	str	r3, [r7, #20]
 8002d12:	4b5c      	ldr	r3, [pc, #368]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	4a5b      	ldr	r2, [pc, #364]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d18:	f043 0320 	orr.w	r3, r3, #32
 8002d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1e:	4b59      	ldr	r3, [pc, #356]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	f003 0320 	and.w	r3, r3, #32
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	4b55      	ldr	r3, [pc, #340]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	4a54      	ldr	r2, [pc, #336]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d3a:	4b52      	ldr	r3, [pc, #328]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4a4d      	ldr	r2, [pc, #308]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d56:	4b4b      	ldr	r3, [pc, #300]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	4b47      	ldr	r3, [pc, #284]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	4a46      	ldr	r2, [pc, #280]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d6c:	f043 0308 	orr.w	r3, r3, #8
 8002d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d72:	4b44      	ldr	r3, [pc, #272]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	60bb      	str	r3, [r7, #8]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
 8002d82:	4b40      	ldr	r3, [pc, #256]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	4a3f      	ldr	r2, [pc, #252]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002e84 <MX_GPIO_Init+0x1a8>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d96:	607b      	str	r3, [r7, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2104      	movs	r1, #4
 8002d9e:	483a      	ldr	r0, [pc, #232]	@ (8002e88 <MX_GPIO_Init+0x1ac>)
 8002da0:	f001 f994 	bl	80040cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13, GPIO_PIN_RESET);
 8002da4:	2200      	movs	r2, #0
 8002da6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002daa:	4838      	ldr	r0, [pc, #224]	@ (8002e8c <MX_GPIO_Init+0x1b0>)
 8002dac:	f001 f98e 	bl	80040cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8002db0:	2200      	movs	r2, #0
 8002db2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002db6:	4836      	ldr	r0, [pc, #216]	@ (8002e90 <MX_GPIO_Init+0x1b4>)
 8002db8:	f001 f988 	bl	80040cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dcc:	f107 031c 	add.w	r3, r7, #28
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	482d      	ldr	r0, [pc, #180]	@ (8002e88 <MX_GPIO_Init+0x1ac>)
 8002dd4:	f000 ffce 	bl	8003d74 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ddc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002de0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de6:	f107 031c 	add.w	r3, r7, #28
 8002dea:	4619      	mov	r1, r3
 8002dec:	4829      	ldr	r0, [pc, #164]	@ (8002e94 <MX_GPIO_Init+0x1b8>)
 8002dee:	f000 ffc1 	bl	8003d74 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD8 PD10 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10;
 8002df2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002df6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002df8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002dfc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e02:	f107 031c 	add.w	r3, r7, #28
 8002e06:	4619      	mov	r1, r3
 8002e08:	4820      	ldr	r0, [pc, #128]	@ (8002e8c <MX_GPIO_Init+0x1b0>)
 8002e0a:	f000 ffb3 	bl	8003d74 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 8002e0e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002e12:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e14:	2301      	movs	r3, #1
 8002e16:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e20:	f107 031c 	add.w	r3, r7, #28
 8002e24:	4619      	mov	r1, r3
 8002e26:	4819      	ldr	r0, [pc, #100]	@ (8002e8c <MX_GPIO_Init+0x1b0>)
 8002e28:	f000 ffa4 	bl	8003d74 <HAL_GPIO_Init>

	/*Configure GPIO pin : PG13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e30:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e32:	2301      	movs	r3, #1
 8002e34:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e3e:	f107 031c 	add.w	r3, r7, #28
 8002e42:	4619      	mov	r1, r3
 8002e44:	4812      	ldr	r0, [pc, #72]	@ (8002e90 <MX_GPIO_Init+0x1b4>)
 8002e46:	f000 ff95 	bl	8003d74 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	2006      	movs	r0, #6
 8002e50:	f000 fbe9 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002e54:	2006      	movs	r0, #6
 8002e56:	f000 fc02 	bl	800365e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	2017      	movs	r0, #23
 8002e60:	f000 fbe1 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e64:	2017      	movs	r0, #23
 8002e66:	f000 fbfa 	bl	800365e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	2028      	movs	r0, #40	@ 0x28
 8002e70:	f000 fbd9 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e74:	2028      	movs	r0, #40	@ 0x28
 8002e76:	f000 fbf2 	bl	800365e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002e7a:	bf00      	nop
 8002e7c:	3730      	adds	r7, #48	@ 0x30
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40023800 	.word	0x40023800
 8002e88:	40020800 	.word	0x40020800
 8002e8c:	40020c00 	.word	0x40020c00
 8002e90:	40021800 	.word	0x40021800
 8002e94:	40020000 	.word	0x40020000

08002e98 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e9c:	b672      	cpsid	i
}
 8002e9e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ea0:	bf00      	nop
 8002ea2:	e7fd      	b.n	8002ea0 <Error_Handler+0x8>

08002ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	607b      	str	r3, [r7, #4]
 8002eae:	4b10      	ldr	r3, [pc, #64]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb2:	4a0f      	ldr	r2, [pc, #60]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eba:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ec2:	607b      	str	r3, [r7, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	603b      	str	r3, [r7, #0]
 8002eca:	4b09      	ldr	r3, [pc, #36]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	4a08      	ldr	r2, [pc, #32]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ed6:	4b06      	ldr	r3, [pc, #24]	@ (8002ef0 <HAL_MspInit+0x4c>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ede:	603b      	str	r3, [r7, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40023800 	.word	0x40023800

08002ef4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08e      	sub	sp, #56	@ 0x38
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002efc:	f107 0308 	add.w	r3, r7, #8
 8002f00:	2230      	movs	r2, #48	@ 0x30
 8002f02:	2100      	movs	r1, #0
 8002f04:	4618      	mov	r0, r3
 8002f06:	f002 fe1c 	bl	8005b42 <memset>
  if(hrtc->Instance==RTC)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8002f40 <HAL_RTC_MspInit+0x4c>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d111      	bne.n	8002f38 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f14:	2320      	movs	r3, #32
 8002f16:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002f18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f1c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f1e:	f107 0308 	add.w	r3, r7, #8
 8002f22:	4618      	mov	r0, r3
 8002f24:	f001 fdc4 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002f2e:	f7ff ffb3 	bl	8002e98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f32:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <HAL_RTC_MspInit+0x50>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002f38:	bf00      	nop
 8002f3a:	3738      	adds	r7, #56	@ 0x38
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40002800 	.word	0x40002800
 8002f44:	42470e3c 	.word	0x42470e3c

08002f48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	@ 0x28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 0314 	add.w	r3, r7, #20
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a30      	ldr	r2, [pc, #192]	@ (8003028 <HAL_SPI_MspInit+0xe0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d15a      	bne.n	8003020 <HAL_SPI_MspInit+0xd8>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	4a2e      	ldr	r2, [pc, #184]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f74:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	4b28      	ldr	r3, [pc, #160]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	4a27      	ldr	r2, [pc, #156]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f90:	f043 0320 	orr.w	r3, r3, #32
 8002f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f96:	4b25      	ldr	r3, [pc, #148]	@ (800302c <HAL_SPI_MspInit+0xe4>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8002fa2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8002fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002fb4:	2305      	movs	r3, #5
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	481c      	ldr	r0, [pc, #112]	@ (8003030 <HAL_SPI_MspInit+0xe8>)
 8002fc0:	f000 fed8 	bl	8003d74 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8002fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8003038 <HAL_SPI_MspInit+0xf0>)
 8002fc8:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8002fca:	4b1a      	ldr	r3, [pc, #104]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fcc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002fd0:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fd2:	4b18      	ldr	r3, [pc, #96]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fd4:	2240      	movs	r2, #64	@ 0x40
 8002fd6:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fd8:	4b16      	ldr	r3, [pc, #88]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fde:	4b15      	ldr	r3, [pc, #84]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fe0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fe4:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fe6:	4b13      	ldr	r3, [pc, #76]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fec:	4b11      	ldr	r3, [pc, #68]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8002ff2:	4b10      	ldr	r3, [pc, #64]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8003000:	2200      	movs	r2, #0
 8003002:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8003004:	480b      	ldr	r0, [pc, #44]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8003006:	f000 fb45 	bl	8003694 <HAL_DMA_Init>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003010:	f7ff ff42 	bl	8002e98 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a07      	ldr	r2, [pc, #28]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 8003018:	649a      	str	r2, [r3, #72]	@ 0x48
 800301a:	4a06      	ldr	r2, [pc, #24]	@ (8003034 <HAL_SPI_MspInit+0xec>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8003020:	bf00      	nop
 8003022:	3728      	adds	r7, #40	@ 0x28
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40015000 	.word	0x40015000
 800302c:	40023800 	.word	0x40023800
 8003030:	40021400 	.word	0x40021400
 8003034:	20000114 	.word	0x20000114
 8003038:	40026470 	.word	0x40026470

0800303c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003040:	bf00      	nop
 8003042:	e7fd      	b.n	8003040 <NMI_Handler+0x4>

08003044 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003048:	bf00      	nop
 800304a:	e7fd      	b.n	8003048 <HardFault_Handler+0x4>

0800304c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003050:	bf00      	nop
 8003052:	e7fd      	b.n	8003050 <MemManage_Handler+0x4>

08003054 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003058:	bf00      	nop
 800305a:	e7fd      	b.n	8003058 <BusFault_Handler+0x4>

0800305c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003060:	bf00      	nop
 8003062:	e7fd      	b.n	8003060 <UsageFault_Handler+0x4>

08003064 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003072:	b480      	push	{r7}
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003092:	f000 f9a9 	bl	80033e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	//HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
    plane_move_flag = 1;
 80030a0:	4b03      	ldr	r3, [pc, #12]	@ (80030b0 <EXTI0_IRQHandler+0x14>)
 80030a2:	2201      	movs	r2, #1
 80030a4:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80030a6:	2001      	movs	r0, #1
 80030a8:	f001 f82a 	bl	8004100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
////
  /* USER CODE END EXTI0_IRQn 1 */
}
 80030ac:	bf00      	nop
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200004d0 	.word	0x200004d0

080030b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	uint32_t current_time = HAL_GetTick();
 80030ba:	f000 f9a9 	bl	8003410 <HAL_GetTick>
 80030be:	6078      	str	r0, [r7, #4]

		if (current_time - last_interrupt_time > DEBOUNCE_DELAY)
 80030c0:	4b09      	ldr	r3, [pc, #36]	@ (80030e8 <EXTI9_5_IRQHandler+0x34>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b64      	cmp	r3, #100	@ 0x64
 80030ca:	d905      	bls.n	80030d8 <EXTI9_5_IRQHandler+0x24>
		{
			// X l nt hp l
			plane_move_left_flag = 1;
 80030cc:	4b07      	ldr	r3, [pc, #28]	@ (80030ec <EXTI9_5_IRQHandler+0x38>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	601a      	str	r2, [r3, #0]
			last_interrupt_time = current_time;
 80030d2:	4a05      	ldr	r2, [pc, #20]	@ (80030e8 <EXTI9_5_IRQHandler+0x34>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6013      	str	r3, [r2, #0]
		}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80030d8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80030dc:	f001 f810 	bl	8004100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	200004e4 	.word	0x200004e4
 80030ec:	200004d4 	.word	0x200004d4

080030f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	uint32_t current_time = HAL_GetTick();
 80030f6:	f000 f98b 	bl	8003410 <HAL_GetTick>
 80030fa:	6078      	str	r0, [r7, #4]

	if (current_time - last_interrupt_time > DEBOUNCE_DELAY)
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <EXTI15_10_IRQHandler+0x34>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b64      	cmp	r3, #100	@ 0x64
 8003106:	d905      	bls.n	8003114 <EXTI15_10_IRQHandler+0x24>
	{
		// X l nt hp l
		plane_move_right_flag = 1;
 8003108:	4b07      	ldr	r3, [pc, #28]	@ (8003128 <EXTI15_10_IRQHandler+0x38>)
 800310a:	2201      	movs	r2, #1
 800310c:	601a      	str	r2, [r3, #0]
		last_interrupt_time = current_time;
 800310e:	4a05      	ldr	r2, [pc, #20]	@ (8003124 <EXTI15_10_IRQHandler+0x34>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003114:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003118:	f000 fff2 	bl	8004100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	200004e4 	.word	0x200004e4
 8003128:	200004d8 	.word	0x200004d8

0800312c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8003130:	4802      	ldr	r0, [pc, #8]	@ (800313c <DMA2_Stream4_IRQHandler+0x10>)
 8003132:	f000 fbb5 	bl	80038a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20000114 	.word	0x20000114

08003140 <_getpid>:
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
 8003144:	2301      	movs	r3, #1
 8003146:	4618      	mov	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <_kill>:
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
 800315a:	f002 fd6f 	bl	8005c3c <__errno>
 800315e:	4603      	mov	r3, r0
 8003160:	2216      	movs	r2, #22
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	f04f 33ff 	mov.w	r3, #4294967295
 8003168:	4618      	mov	r0, r3
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <_exit>:
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	f04f 31ff 	mov.w	r1, #4294967295
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f7ff ffe7 	bl	8003150 <_kill>
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <_exit+0x12>

08003186 <_read>:
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	e00a      	b.n	80031ae <_read+0x28>
 8003198:	f3af 8000 	nop.w
 800319c:	4601      	mov	r1, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	60ba      	str	r2, [r7, #8]
 80031a4:	b2ca      	uxtb	r2, r1
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	3301      	adds	r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	dbf0      	blt.n	8003198 <_read+0x12>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4618      	mov	r0, r3
 80031ba:	3718      	adds	r7, #24
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <_write>:
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	e009      	b.n	80031e6 <_write+0x26>
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	60ba      	str	r2, [r7, #8]
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f3af 8000 	nop.w
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	3301      	adds	r3, #1
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	dbf1      	blt.n	80031d2 <_write+0x12>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <_close>:
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	f04f 33ff 	mov.w	r3, #4294967295
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <_fstat>:
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	2300      	movs	r3, #0
 8003224:	4618      	mov	r0, r3
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <_isatty>:
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	2301      	movs	r3, #1
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <_lseek>:
 8003246:	b480      	push	{r7}
 8003248:	b085      	sub	sp, #20
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	2300      	movs	r3, #0
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <_sbrk>:
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	4a14      	ldr	r2, [pc, #80]	@ (80032bc <_sbrk+0x5c>)
 800326a:	4b15      	ldr	r3, [pc, #84]	@ (80032c0 <_sbrk+0x60>)
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <_sbrk+0x64>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <_sbrk+0x22>
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <_sbrk+0x64>)
 800327e:	4a12      	ldr	r2, [pc, #72]	@ (80032c8 <_sbrk+0x68>)
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	4b10      	ldr	r3, [pc, #64]	@ (80032c4 <_sbrk+0x64>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4413      	add	r3, r2
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	429a      	cmp	r2, r3
 800328e:	d207      	bcs.n	80032a0 <_sbrk+0x40>
 8003290:	f002 fcd4 	bl	8005c3c <__errno>
 8003294:	4603      	mov	r3, r0
 8003296:	220c      	movs	r2, #12
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	f04f 33ff 	mov.w	r3, #4294967295
 800329e:	e009      	b.n	80032b4 <_sbrk+0x54>
 80032a0:	4b08      	ldr	r3, [pc, #32]	@ (80032c4 <_sbrk+0x64>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	4b07      	ldr	r3, [pc, #28]	@ (80032c4 <_sbrk+0x64>)
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4413      	add	r3, r2
 80032ae:	4a05      	ldr	r2, [pc, #20]	@ (80032c4 <_sbrk+0x64>)
 80032b0:	6013      	str	r3, [r2, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20030000 	.word	0x20030000
 80032c0:	00000400 	.word	0x00000400
 80032c4:	200004e8 	.word	0x200004e8
 80032c8:	20000640 	.word	0x20000640

080032cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <SystemInit+0x20>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d6:	4a05      	ldr	r2, [pc, #20]	@ (80032ec <SystemInit+0x20>)
 80032d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <Reset_Handler>:
 80032f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003328 <LoopFillZerobss+0xe>
 80032f4:	f7ff ffea 	bl	80032cc <SystemInit>
 80032f8:	480c      	ldr	r0, [pc, #48]	@ (800332c <LoopFillZerobss+0x12>)
 80032fa:	490d      	ldr	r1, [pc, #52]	@ (8003330 <LoopFillZerobss+0x16>)
 80032fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003334 <LoopFillZerobss+0x1a>)
 80032fe:	2300      	movs	r3, #0
 8003300:	e002      	b.n	8003308 <LoopCopyDataInit>

08003302 <CopyDataInit>:
 8003302:	58d4      	ldr	r4, [r2, r3]
 8003304:	50c4      	str	r4, [r0, r3]
 8003306:	3304      	adds	r3, #4

08003308 <LoopCopyDataInit>:
 8003308:	18c4      	adds	r4, r0, r3
 800330a:	428c      	cmp	r4, r1
 800330c:	d3f9      	bcc.n	8003302 <CopyDataInit>
 800330e:	4a0a      	ldr	r2, [pc, #40]	@ (8003338 <LoopFillZerobss+0x1e>)
 8003310:	4c0a      	ldr	r4, [pc, #40]	@ (800333c <LoopFillZerobss+0x22>)
 8003312:	2300      	movs	r3, #0
 8003314:	e001      	b.n	800331a <LoopFillZerobss>

08003316 <FillZerobss>:
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	3204      	adds	r2, #4

0800331a <LoopFillZerobss>:
 800331a:	42a2      	cmp	r2, r4
 800331c:	d3fb      	bcc.n	8003316 <FillZerobss>
 800331e:	f002 fc93 	bl	8005c48 <__libc_init_array>
 8003322:	f7ff fa07 	bl	8002734 <main>
 8003326:	4770      	bx	lr
 8003328:	20030000 	.word	0x20030000
 800332c:	20000000 	.word	0x20000000
 8003330:	20000080 	.word	0x20000080
 8003334:	08008594 	.word	0x08008594
 8003338:	20000080 	.word	0x20000080
 800333c:	2000063c 	.word	0x2000063c

08003340 <ADC_IRQHandler>:
 8003340:	e7fe      	b.n	8003340 <ADC_IRQHandler>
	...

08003344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003348:	4b0e      	ldr	r3, [pc, #56]	@ (8003384 <HAL_Init+0x40>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0d      	ldr	r2, [pc, #52]	@ (8003384 <HAL_Init+0x40>)
 800334e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003354:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <HAL_Init+0x40>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0a      	ldr	r2, [pc, #40]	@ (8003384 <HAL_Init+0x40>)
 800335a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800335e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003360:	4b08      	ldr	r3, [pc, #32]	@ (8003384 <HAL_Init+0x40>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a07      	ldr	r2, [pc, #28]	@ (8003384 <HAL_Init+0x40>)
 8003366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800336c:	2003      	movs	r0, #3
 800336e:	f000 f94f 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003372:	200f      	movs	r0, #15
 8003374:	f000 f808 	bl	8003388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003378:	f7ff fd94 	bl	8002ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023c00 	.word	0x40023c00

08003388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003390:	4b12      	ldr	r3, [pc, #72]	@ (80033dc <HAL_InitTick+0x54>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <HAL_InitTick+0x58>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	4619      	mov	r1, r3
 800339a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800339e:	fbb3 f3f1 	udiv	r3, r3, r1
 80033a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f967 	bl	800367a <HAL_SYSTICK_Config>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e00e      	b.n	80033d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b0f      	cmp	r3, #15
 80033ba:	d80a      	bhi.n	80033d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033bc:	2200      	movs	r2, #0
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	f04f 30ff 	mov.w	r0, #4294967295
 80033c4:	f000 f92f 	bl	8003626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033c8:	4a06      	ldr	r2, [pc, #24]	@ (80033e4 <HAL_InitTick+0x5c>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	e000      	b.n	80033d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000018 	.word	0x20000018
 80033e0:	20000020 	.word	0x20000020
 80033e4:	2000001c 	.word	0x2000001c

080033e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033ec:	4b06      	ldr	r3, [pc, #24]	@ (8003408 <HAL_IncTick+0x20>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_IncTick+0x24>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4413      	add	r3, r2
 80033f8:	4a04      	ldr	r2, [pc, #16]	@ (800340c <HAL_IncTick+0x24>)
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	20000020 	.word	0x20000020
 800340c:	200004ec 	.word	0x200004ec

08003410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return uwTick;
 8003414:	4b03      	ldr	r3, [pc, #12]	@ (8003424 <HAL_GetTick+0x14>)
 8003416:	681b      	ldr	r3, [r3, #0]
}
 8003418:	4618      	mov	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	200004ec 	.word	0x200004ec

08003428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003430:	f7ff ffee 	bl	8003410 <HAL_GetTick>
 8003434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003440:	d005      	beq.n	800344e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003442:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <HAL_Delay+0x44>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4413      	add	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800344e:	bf00      	nop
 8003450:	f7ff ffde 	bl	8003410 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	429a      	cmp	r2, r3
 800345e:	d8f7      	bhi.n	8003450 <HAL_Delay+0x28>
  {
  }
}
 8003460:	bf00      	nop
 8003462:	bf00      	nop
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000020 	.word	0x20000020

08003470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003480:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800348c:	4013      	ands	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800349c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034a2:	4a04      	ldr	r2, [pc, #16]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	60d3      	str	r3, [r2, #12]
}
 80034a8:	bf00      	nop
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000ed00 	.word	0xe000ed00

080034b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034bc:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <__NVIC_GetPriorityGrouping+0x18>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0307 	and.w	r3, r3, #7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	db0b      	blt.n	80034fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	4907      	ldr	r1, [pc, #28]	@ (800350c <__NVIC_EnableIRQ+0x38>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2001      	movs	r0, #1
 80034f6:	fa00 f202 	lsl.w	r2, r0, r2
 80034fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100

08003510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	6039      	str	r1, [r7, #0]
 800351a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800351c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003520:	2b00      	cmp	r3, #0
 8003522:	db0a      	blt.n	800353a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	490c      	ldr	r1, [pc, #48]	@ (800355c <__NVIC_SetPriority+0x4c>)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	0112      	lsls	r2, r2, #4
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	440b      	add	r3, r1
 8003534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003538:	e00a      	b.n	8003550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	4908      	ldr	r1, [pc, #32]	@ (8003560 <__NVIC_SetPriority+0x50>)
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	3b04      	subs	r3, #4
 8003548:	0112      	lsls	r2, r2, #4
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	440b      	add	r3, r1
 800354e:	761a      	strb	r2, [r3, #24]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000e100 	.word	0xe000e100
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003564:	b480      	push	{r7}
 8003566:	b089      	sub	sp, #36	@ 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f1c3 0307 	rsb	r3, r3, #7
 800357e:	2b04      	cmp	r3, #4
 8003580:	bf28      	it	cs
 8003582:	2304      	movcs	r3, #4
 8003584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3304      	adds	r3, #4
 800358a:	2b06      	cmp	r3, #6
 800358c:	d902      	bls.n	8003594 <NVIC_EncodePriority+0x30>
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3b03      	subs	r3, #3
 8003592:	e000      	b.n	8003596 <NVIC_EncodePriority+0x32>
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003598:	f04f 32ff 	mov.w	r2, #4294967295
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	401a      	ands	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035ac:	f04f 31ff 	mov.w	r1, #4294967295
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	43d9      	mvns	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	4313      	orrs	r3, r2
         );
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3724      	adds	r7, #36	@ 0x24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035dc:	d301      	bcc.n	80035e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035de:	2301      	movs	r3, #1
 80035e0:	e00f      	b.n	8003602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <SysTick_Config+0x40>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ea:	210f      	movs	r1, #15
 80035ec:	f04f 30ff 	mov.w	r0, #4294967295
 80035f0:	f7ff ff8e 	bl	8003510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <SysTick_Config+0x40>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fa:	4b04      	ldr	r3, [pc, #16]	@ (800360c <SysTick_Config+0x40>)
 80035fc:	2207      	movs	r2, #7
 80035fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000e010 	.word	0xe000e010

08003610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff29 	bl	8003470 <__NVIC_SetPriorityGrouping>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003626:	b580      	push	{r7, lr}
 8003628:	b086      	sub	sp, #24
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003638:	f7ff ff3e 	bl	80034b8 <__NVIC_GetPriorityGrouping>
 800363c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	6978      	ldr	r0, [r7, #20]
 8003644:	f7ff ff8e 	bl	8003564 <NVIC_EncodePriority>
 8003648:	4602      	mov	r2, r0
 800364a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364e:	4611      	mov	r1, r2
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff ff5d 	bl	8003510 <__NVIC_SetPriority>
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	4603      	mov	r3, r0
 8003666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff ff31 	bl	80034d4 <__NVIC_EnableIRQ>
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7ff ffa2 	bl	80035cc <SysTick_Config>
 8003688:	4603      	mov	r3, r0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036a0:	f7ff feb6 	bl	8003410 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d101      	bne.n	80036b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e099      	b.n	80037e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d0:	e00f      	b.n	80036f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d2:	f7ff fe9d 	bl	8003410 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b05      	cmp	r3, #5
 80036de:	d908      	bls.n	80036f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2203      	movs	r2, #3
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e078      	b.n	80037e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1e8      	bne.n	80036d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4b38      	ldr	r3, [pc, #224]	@ (80037ec <HAL_DMA_Init+0x158>)
 800370c:	4013      	ands	r3, r2
 800370e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800371e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800372a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003736:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	2b04      	cmp	r3, #4
 800374a:	d107      	bne.n	800375c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003754:	4313      	orrs	r3, r2
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f023 0307 	bic.w	r3, r3, #7
 8003772:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	2b04      	cmp	r3, #4
 8003784:	d117      	bne.n	80037b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	4313      	orrs	r3, r2
 800378e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00e      	beq.n	80037b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fa6f 	bl	8003c7c <DMA_CheckFifoParam>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2240      	movs	r2, #64	@ 0x40
 80037a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80037b2:	2301      	movs	r3, #1
 80037b4:	e016      	b.n	80037e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fa26 	bl	8003c10 <DMA_CalcBaseAndBitshift>
 80037c4:	4603      	mov	r3, r0
 80037c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037cc:	223f      	movs	r2, #63	@ 0x3f
 80037ce:	409a      	lsls	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3718      	adds	r7, #24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	f010803f 	.word	0xf010803f

080037f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003806:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <HAL_DMA_Start_IT+0x26>
 8003812:	2302      	movs	r3, #2
 8003814:	e040      	b.n	8003898 <HAL_DMA_Start_IT+0xa8>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b01      	cmp	r3, #1
 8003828:	d12f      	bne.n	800388a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2202      	movs	r2, #2
 800382e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	68b9      	ldr	r1, [r7, #8]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f9b8 	bl	8003bb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003848:	223f      	movs	r2, #63	@ 0x3f
 800384a:	409a      	lsls	r2, r3
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0216 	orr.w	r2, r2, #22
 800385e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	2b00      	cmp	r3, #0
 8003866:	d007      	beq.n	8003878 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0208 	orr.w	r2, r2, #8
 8003876:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e005      	b.n	8003896 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003892:	2302      	movs	r3, #2
 8003894:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003896:	7dfb      	ldrb	r3, [r7, #23]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3718      	adds	r7, #24
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038ac:	4b8e      	ldr	r3, [pc, #568]	@ (8003ae8 <HAL_DMA_IRQHandler+0x248>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a8e      	ldr	r2, [pc, #568]	@ (8003aec <HAL_DMA_IRQHandler+0x24c>)
 80038b2:	fba2 2303 	umull	r2, r3, r2, r3
 80038b6:	0a9b      	lsrs	r3, r3, #10
 80038b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ca:	2208      	movs	r2, #8
 80038cc:	409a      	lsls	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d01a      	beq.n	800390c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0204 	bic.w	r2, r2, #4
 80038f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f8:	2208      	movs	r2, #8
 80038fa:	409a      	lsls	r2, r3
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003904:	f043 0201 	orr.w	r2, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003910:	2201      	movs	r2, #1
 8003912:	409a      	lsls	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4013      	ands	r3, r2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d012      	beq.n	8003942 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392e:	2201      	movs	r2, #1
 8003930:	409a      	lsls	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	f043 0202 	orr.w	r2, r3, #2
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003946:	2204      	movs	r2, #4
 8003948:	409a      	lsls	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4013      	ands	r3, r2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d012      	beq.n	8003978 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00b      	beq.n	8003978 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	2204      	movs	r2, #4
 8003966:	409a      	lsls	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003970:	f043 0204 	orr.w	r2, r3, #4
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800397c:	2210      	movs	r2, #16
 800397e:	409a      	lsls	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d043      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d03c      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399a:	2210      	movs	r2, #16
 800399c:	409a      	lsls	r2, r3
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d018      	beq.n	80039e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d108      	bne.n	80039d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d024      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	4798      	blx	r3
 80039ce:	e01f      	b.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d01b      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	4798      	blx	r3
 80039e0:	e016      	b.n	8003a10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d107      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0208 	bic.w	r2, r2, #8
 80039fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a14:	2220      	movs	r2, #32
 8003a16:	409a      	lsls	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 808f 	beq.w	8003b40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8087 	beq.w	8003b40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a36:	2220      	movs	r2, #32
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b05      	cmp	r3, #5
 8003a48:	d136      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0216 	bic.w	r2, r2, #22
 8003a58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	695a      	ldr	r2, [r3, #20]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d103      	bne.n	8003a7a <HAL_DMA_IRQHandler+0x1da>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0208 	bic.w	r2, r2, #8
 8003a88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a8e:	223f      	movs	r2, #63	@ 0x3f
 8003a90:	409a      	lsls	r2, r3
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d07e      	beq.n	8003bac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	4798      	blx	r3
        }
        return;
 8003ab6:	e079      	b.n	8003bac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d01d      	beq.n	8003b02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10d      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d031      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
 8003ae4:	e02c      	b.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
 8003ae6:	bf00      	nop
 8003ae8:	20000018 	.word	0x20000018
 8003aec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d023      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
 8003b00:	e01e      	b.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10f      	bne.n	8003b30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0210 	bic.w	r2, r2, #16
 8003b1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d032      	beq.n	8003bae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d022      	beq.n	8003b9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2205      	movs	r2, #5
 8003b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0201 	bic.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d307      	bcc.n	8003b88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f2      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x2cc>
 8003b86:	e000      	b.n	8003b8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d005      	beq.n	8003bae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	4798      	blx	r3
 8003baa:	e000      	b.n	8003bae <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bac:	bf00      	nop
    }
  }
}
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
 8003bc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003bd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	2b40      	cmp	r3, #64	@ 0x40
 8003be0:	d108      	bne.n	8003bf4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003bf2:	e007      	b.n	8003c04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	60da      	str	r2, [r3, #12]
}
 8003c04:	bf00      	nop
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	3b10      	subs	r3, #16
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <DMA_CalcBaseAndBitshift+0x64>)
 8003c22:	fba2 2303 	umull	r2, r3, r2, r3
 8003c26:	091b      	lsrs	r3, r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c2a:	4a13      	ldr	r2, [pc, #76]	@ (8003c78 <DMA_CalcBaseAndBitshift+0x68>)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4413      	add	r3, r2
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d909      	bls.n	8003c52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c46:	f023 0303 	bic.w	r3, r3, #3
 8003c4a:	1d1a      	adds	r2, r3, #4
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c50:	e007      	b.n	8003c62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	aaaaaaab 	.word	0xaaaaaaab
 8003c78:	0800849c 	.word	0x0800849c

08003c7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d11f      	bne.n	8003cd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d856      	bhi.n	8003d4a <DMA_CheckFifoParam+0xce>
 8003c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <DMA_CheckFifoParam+0x28>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cb5 	.word	0x08003cb5
 8003ca8:	08003cc7 	.word	0x08003cc7
 8003cac:	08003cb5 	.word	0x08003cb5
 8003cb0:	08003d4b 	.word	0x08003d4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d046      	beq.n	8003d4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc4:	e043      	b.n	8003d4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003cce:	d140      	bne.n	8003d52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd4:	e03d      	b.n	8003d52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cde:	d121      	bne.n	8003d24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d837      	bhi.n	8003d56 <DMA_CheckFifoParam+0xda>
 8003ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <DMA_CheckFifoParam+0x70>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003cfd 	.word	0x08003cfd
 8003cf0:	08003d03 	.word	0x08003d03
 8003cf4:	08003cfd 	.word	0x08003cfd
 8003cf8:	08003d15 	.word	0x08003d15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8003d00:	e030      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d025      	beq.n	8003d5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d12:	e022      	b.n	8003d5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d1c:	d11f      	bne.n	8003d5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d22:	e01c      	b.n	8003d5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d903      	bls.n	8003d32 <DMA_CheckFifoParam+0xb6>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d003      	beq.n	8003d38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d30:	e018      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
      break;
 8003d36:	e015      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00e      	beq.n	8003d62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
      break;
 8003d48:	e00b      	b.n	8003d62 <DMA_CheckFifoParam+0xe6>
      break;
 8003d4a:	bf00      	nop
 8003d4c:	e00a      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d4e:	bf00      	nop
 8003d50:	e008      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d52:	bf00      	nop
 8003d54:	e006      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d56:	bf00      	nop
 8003d58:	e004      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5a:	bf00      	nop
 8003d5c:	e002      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d5e:	bf00      	nop
 8003d60:	e000      	b.n	8003d64 <DMA_CheckFifoParam+0xe8>
      break;
 8003d62:	bf00      	nop
    }
  } 
  
  return status; 
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop

08003d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b089      	sub	sp, #36	@ 0x24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	e177      	b.n	8004080 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d90:	2201      	movs	r2, #1
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	f040 8166 	bne.w	800407a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d005      	beq.n	8003dc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d130      	bne.n	8003e28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 0201 	and.w	r2, r3, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0303 	and.w	r3, r3, #3
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d017      	beq.n	8003e64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	2203      	movs	r2, #3
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d123      	bne.n	8003eb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	08da      	lsrs	r2, r3, #3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3208      	adds	r2, #8
 8003e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	220f      	movs	r2, #15
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	08da      	lsrs	r2, r3, #3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3208      	adds	r2, #8
 8003eb2:	69b9      	ldr	r1, [r7, #24]
 8003eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0203 	and.w	r2, r3, #3
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80c0 	beq.w	800407a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	4b66      	ldr	r3, [pc, #408]	@ (8004098 <HAL_GPIO_Init+0x324>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	4a65      	ldr	r2, [pc, #404]	@ (8004098 <HAL_GPIO_Init+0x324>)
 8003f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f0a:	4b63      	ldr	r3, [pc, #396]	@ (8004098 <HAL_GPIO_Init+0x324>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f16:	4a61      	ldr	r2, [pc, #388]	@ (800409c <HAL_GPIO_Init+0x328>)
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	089b      	lsrs	r3, r3, #2
 8003f1c:	3302      	adds	r3, #2
 8003f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	220f      	movs	r2, #15
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4013      	ands	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a58      	ldr	r2, [pc, #352]	@ (80040a0 <HAL_GPIO_Init+0x32c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d037      	beq.n	8003fb2 <HAL_GPIO_Init+0x23e>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a57      	ldr	r2, [pc, #348]	@ (80040a4 <HAL_GPIO_Init+0x330>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d031      	beq.n	8003fae <HAL_GPIO_Init+0x23a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a56      	ldr	r2, [pc, #344]	@ (80040a8 <HAL_GPIO_Init+0x334>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d02b      	beq.n	8003faa <HAL_GPIO_Init+0x236>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a55      	ldr	r2, [pc, #340]	@ (80040ac <HAL_GPIO_Init+0x338>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d025      	beq.n	8003fa6 <HAL_GPIO_Init+0x232>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a54      	ldr	r2, [pc, #336]	@ (80040b0 <HAL_GPIO_Init+0x33c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d01f      	beq.n	8003fa2 <HAL_GPIO_Init+0x22e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a53      	ldr	r2, [pc, #332]	@ (80040b4 <HAL_GPIO_Init+0x340>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d019      	beq.n	8003f9e <HAL_GPIO_Init+0x22a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a52      	ldr	r2, [pc, #328]	@ (80040b8 <HAL_GPIO_Init+0x344>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d013      	beq.n	8003f9a <HAL_GPIO_Init+0x226>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a51      	ldr	r2, [pc, #324]	@ (80040bc <HAL_GPIO_Init+0x348>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d00d      	beq.n	8003f96 <HAL_GPIO_Init+0x222>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a50      	ldr	r2, [pc, #320]	@ (80040c0 <HAL_GPIO_Init+0x34c>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d007      	beq.n	8003f92 <HAL_GPIO_Init+0x21e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4f      	ldr	r2, [pc, #316]	@ (80040c4 <HAL_GPIO_Init+0x350>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d101      	bne.n	8003f8e <HAL_GPIO_Init+0x21a>
 8003f8a:	2309      	movs	r3, #9
 8003f8c:	e012      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003f8e:	230a      	movs	r3, #10
 8003f90:	e010      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003f92:	2308      	movs	r3, #8
 8003f94:	e00e      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003f96:	2307      	movs	r3, #7
 8003f98:	e00c      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003f9a:	2306      	movs	r3, #6
 8003f9c:	e00a      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003f9e:	2305      	movs	r3, #5
 8003fa0:	e008      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e006      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e004      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e002      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <HAL_GPIO_Init+0x240>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	f002 0203 	and.w	r2, r2, #3
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	4093      	lsls	r3, r2
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc4:	4935      	ldr	r1, [pc, #212]	@ (800409c <HAL_GPIO_Init+0x328>)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	089b      	lsrs	r3, r3, #2
 8003fca:	3302      	adds	r3, #2
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ff6:	4a34      	ldr	r2, [pc, #208]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ffc:	4b32      	ldr	r3, [pc, #200]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004020:	4a29      	ldr	r2, [pc, #164]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004026:	4b28      	ldr	r3, [pc, #160]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800404a:	4a1f      	ldr	r2, [pc, #124]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004050:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004074:	4a14      	ldr	r2, [pc, #80]	@ (80040c8 <HAL_GPIO_Init+0x354>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	f67f ae84 	bls.w	8003d90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004088:	bf00      	nop
 800408a:	bf00      	nop
 800408c:	3724      	adds	r7, #36	@ 0x24
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40023800 	.word	0x40023800
 800409c:	40013800 	.word	0x40013800
 80040a0:	40020000 	.word	0x40020000
 80040a4:	40020400 	.word	0x40020400
 80040a8:	40020800 	.word	0x40020800
 80040ac:	40020c00 	.word	0x40020c00
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40021400 	.word	0x40021400
 80040b8:	40021800 	.word	0x40021800
 80040bc:	40021c00 	.word	0x40021c00
 80040c0:	40022000 	.word	0x40022000
 80040c4:	40022400 	.word	0x40022400
 80040c8:	40013c00 	.word	0x40013c00

080040cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	460b      	mov	r3, r1
 80040d6:	807b      	strh	r3, [r7, #2]
 80040d8:	4613      	mov	r3, r2
 80040da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040dc:	787b      	ldrb	r3, [r7, #1]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040e2:	887a      	ldrh	r2, [r7, #2]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040e8:	e003      	b.n	80040f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040ea:	887b      	ldrh	r3, [r7, #2]
 80040ec:	041a      	lsls	r2, r3, #16
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	619a      	str	r2, [r3, #24]
}
 80040f2:	bf00      	nop
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
	...

08004100 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800410a:	4b08      	ldr	r3, [pc, #32]	@ (800412c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800410c:	695a      	ldr	r2, [r3, #20]
 800410e:	88fb      	ldrh	r3, [r7, #6]
 8004110:	4013      	ands	r3, r2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d006      	beq.n	8004124 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004116:	4a05      	ldr	r2, [pc, #20]	@ (800412c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800411c:	88fb      	ldrh	r3, [r7, #6]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f806 	bl	8004130 <HAL_GPIO_EXTI_Callback>
  }
}
 8004124:	bf00      	nop
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40013c00 	.word	0x40013c00

08004130 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
	...

08004148 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	4b20      	ldr	r3, [pc, #128]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	4a1f      	ldr	r2, [pc, #124]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800415c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004160:	6413      	str	r3, [r2, #64]	@ 0x40
 8004162:	4b1d      	ldr	r3, [pc, #116]	@ (80041d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800416e:	4b1b      	ldr	r3, [pc, #108]	@ (80041dc <HAL_PWREx_EnableOverDrive+0x94>)
 8004170:	2201      	movs	r2, #1
 8004172:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004174:	f7ff f94c 	bl	8003410 <HAL_GetTick>
 8004178:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800417a:	e009      	b.n	8004190 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800417c:	f7ff f948 	bl	8003410 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800418a:	d901      	bls.n	8004190 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e01f      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004190:	4b13      	ldr	r3, [pc, #76]	@ (80041e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800419c:	d1ee      	bne.n	800417c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800419e:	4b11      	ldr	r3, [pc, #68]	@ (80041e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80041a0:	2201      	movs	r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041a4:	f7ff f934 	bl	8003410 <HAL_GetTick>
 80041a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041aa:	e009      	b.n	80041c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80041ac:	f7ff f930 	bl	8003410 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041ba:	d901      	bls.n	80041c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e007      	b.n	80041d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80041c0:	4b07      	ldr	r3, [pc, #28]	@ (80041e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041cc:	d1ee      	bne.n	80041ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40023800 	.word	0x40023800
 80041dc:	420e0040 	.word	0x420e0040
 80041e0:	40007000 	.word	0x40007000
 80041e4:	420e0044 	.word	0x420e0044

080041e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e267      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d075      	beq.n	80042f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004206:	4b88      	ldr	r3, [pc, #544]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f003 030c 	and.w	r3, r3, #12
 800420e:	2b04      	cmp	r3, #4
 8004210:	d00c      	beq.n	800422c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004212:	4b85      	ldr	r3, [pc, #532]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800421a:	2b08      	cmp	r3, #8
 800421c:	d112      	bne.n	8004244 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800421e:	4b82      	ldr	r3, [pc, #520]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004226:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800422a:	d10b      	bne.n	8004244 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800422c:	4b7e      	ldr	r3, [pc, #504]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d05b      	beq.n	80042f0 <HAL_RCC_OscConfig+0x108>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d157      	bne.n	80042f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e242      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800424c:	d106      	bne.n	800425c <HAL_RCC_OscConfig+0x74>
 800424e:	4b76      	ldr	r3, [pc, #472]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a75      	ldr	r2, [pc, #468]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004258:	6013      	str	r3, [r2, #0]
 800425a:	e01d      	b.n	8004298 <HAL_RCC_OscConfig+0xb0>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004264:	d10c      	bne.n	8004280 <HAL_RCC_OscConfig+0x98>
 8004266:	4b70      	ldr	r3, [pc, #448]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a6f      	ldr	r2, [pc, #444]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800426c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	4b6d      	ldr	r3, [pc, #436]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a6c      	ldr	r2, [pc, #432]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	e00b      	b.n	8004298 <HAL_RCC_OscConfig+0xb0>
 8004280:	4b69      	ldr	r3, [pc, #420]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a68      	ldr	r2, [pc, #416]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	4b66      	ldr	r3, [pc, #408]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a65      	ldr	r2, [pc, #404]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d013      	beq.n	80042c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a0:	f7ff f8b6 	bl	8003410 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a8:	f7ff f8b2 	bl	8003410 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b64      	cmp	r3, #100	@ 0x64
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e207      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ba:	4b5b      	ldr	r3, [pc, #364]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0f0      	beq.n	80042a8 <HAL_RCC_OscConfig+0xc0>
 80042c6:	e014      	b.n	80042f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c8:	f7ff f8a2 	bl	8003410 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d0:	f7ff f89e 	bl	8003410 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b64      	cmp	r3, #100	@ 0x64
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e1f3      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042e2:	4b51      	ldr	r3, [pc, #324]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1f0      	bne.n	80042d0 <HAL_RCC_OscConfig+0xe8>
 80042ee:	e000      	b.n	80042f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d063      	beq.n	80043c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	f003 030c 	and.w	r3, r3, #12
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00b      	beq.n	8004322 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800430a:	4b47      	ldr	r3, [pc, #284]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004312:	2b08      	cmp	r3, #8
 8004314:	d11c      	bne.n	8004350 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004316:	4b44      	ldr	r3, [pc, #272]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d116      	bne.n	8004350 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004322:	4b41      	ldr	r3, [pc, #260]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <HAL_RCC_OscConfig+0x152>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d001      	beq.n	800433a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e1c7      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433a:	4b3b      	ldr	r3, [pc, #236]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4937      	ldr	r1, [pc, #220]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800434a:	4313      	orrs	r3, r2
 800434c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800434e:	e03a      	b.n	80043c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d020      	beq.n	800439a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004358:	4b34      	ldr	r3, [pc, #208]	@ (800442c <HAL_RCC_OscConfig+0x244>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435e:	f7ff f857 	bl	8003410 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004366:	f7ff f853 	bl	8003410 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e1a8      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004378:	4b2b      	ldr	r3, [pc, #172]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004384:	4b28      	ldr	r3, [pc, #160]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4925      	ldr	r1, [pc, #148]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]
 8004398:	e015      	b.n	80043c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800439a:	4b24      	ldr	r3, [pc, #144]	@ (800442c <HAL_RCC_OscConfig+0x244>)
 800439c:	2200      	movs	r2, #0
 800439e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7ff f836 	bl	8003410 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a8:	f7ff f832 	bl	8003410 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e187      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1f0      	bne.n	80043a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d036      	beq.n	8004440 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d016      	beq.n	8004408 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043da:	4b15      	ldr	r3, [pc, #84]	@ (8004430 <HAL_RCC_OscConfig+0x248>)
 80043dc:	2201      	movs	r2, #1
 80043de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e0:	f7ff f816 	bl	8003410 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043e8:	f7ff f812 	bl	8003410 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e167      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004428 <HAL_RCC_OscConfig+0x240>)
 80043fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0f0      	beq.n	80043e8 <HAL_RCC_OscConfig+0x200>
 8004406:	e01b      	b.n	8004440 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004408:	4b09      	ldr	r3, [pc, #36]	@ (8004430 <HAL_RCC_OscConfig+0x248>)
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440e:	f7fe ffff 	bl	8003410 <HAL_GetTick>
 8004412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004414:	e00e      	b.n	8004434 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004416:	f7fe fffb 	bl	8003410 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d907      	bls.n	8004434 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e150      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
 8004428:	40023800 	.word	0x40023800
 800442c:	42470000 	.word	0x42470000
 8004430:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004434:	4b88      	ldr	r3, [pc, #544]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1ea      	bne.n	8004416 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 8097 	beq.w	800457c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800444e:	2300      	movs	r3, #0
 8004450:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004452:	4b81      	ldr	r3, [pc, #516]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10f      	bne.n	800447e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445e:	2300      	movs	r3, #0
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	4b7d      	ldr	r3, [pc, #500]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	4a7c      	ldr	r2, [pc, #496]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800446c:	6413      	str	r3, [r2, #64]	@ 0x40
 800446e:	4b7a      	ldr	r3, [pc, #488]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004476:	60bb      	str	r3, [r7, #8]
 8004478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800447a:	2301      	movs	r3, #1
 800447c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447e:	4b77      	ldr	r3, [pc, #476]	@ (800465c <HAL_RCC_OscConfig+0x474>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004486:	2b00      	cmp	r3, #0
 8004488:	d118      	bne.n	80044bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800448a:	4b74      	ldr	r3, [pc, #464]	@ (800465c <HAL_RCC_OscConfig+0x474>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a73      	ldr	r2, [pc, #460]	@ (800465c <HAL_RCC_OscConfig+0x474>)
 8004490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004496:	f7fe ffbb 	bl	8003410 <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800449e:	f7fe ffb7 	bl	8003410 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e10c      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b0:	4b6a      	ldr	r3, [pc, #424]	@ (800465c <HAL_RCC_OscConfig+0x474>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d0f0      	beq.n	800449e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d106      	bne.n	80044d2 <HAL_RCC_OscConfig+0x2ea>
 80044c4:	4b64      	ldr	r3, [pc, #400]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c8:	4a63      	ldr	r2, [pc, #396]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044ca:	f043 0301 	orr.w	r3, r3, #1
 80044ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80044d0:	e01c      	b.n	800450c <HAL_RCC_OscConfig+0x324>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	2b05      	cmp	r3, #5
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCC_OscConfig+0x30c>
 80044da:	4b5f      	ldr	r3, [pc, #380]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044de:	4a5e      	ldr	r2, [pc, #376]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044e0:	f043 0304 	orr.w	r3, r3, #4
 80044e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044ec:	f043 0301 	orr.w	r3, r3, #1
 80044f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80044f2:	e00b      	b.n	800450c <HAL_RCC_OscConfig+0x324>
 80044f4:	4b58      	ldr	r3, [pc, #352]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f8:	4a57      	ldr	r2, [pc, #348]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004500:	4b55      	ldr	r3, [pc, #340]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004504:	4a54      	ldr	r2, [pc, #336]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004506:	f023 0304 	bic.w	r3, r3, #4
 800450a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d015      	beq.n	8004540 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004514:	f7fe ff7c 	bl	8003410 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800451a:	e00a      	b.n	8004532 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800451c:	f7fe ff78 	bl	8003410 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800452a:	4293      	cmp	r3, r2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e0cb      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004532:	4b49      	ldr	r3, [pc, #292]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0ee      	beq.n	800451c <HAL_RCC_OscConfig+0x334>
 800453e:	e014      	b.n	800456a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004540:	f7fe ff66 	bl	8003410 <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004546:	e00a      	b.n	800455e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004548:	f7fe ff62 	bl	8003410 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004556:	4293      	cmp	r3, r2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e0b5      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800455e:	4b3e      	ldr	r3, [pc, #248]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1ee      	bne.n	8004548 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800456a:	7dfb      	ldrb	r3, [r7, #23]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d105      	bne.n	800457c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004570:	4b39      	ldr	r3, [pc, #228]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	4a38      	ldr	r2, [pc, #224]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004576:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800457a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 80a1 	beq.w	80046c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004586:	4b34      	ldr	r3, [pc, #208]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b08      	cmp	r3, #8
 8004590:	d05c      	beq.n	800464c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d141      	bne.n	800461e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800459a:	4b31      	ldr	r3, [pc, #196]	@ (8004660 <HAL_RCC_OscConfig+0x478>)
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a0:	f7fe ff36 	bl	8003410 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a8:	f7fe ff32 	bl	8003410 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e087      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	4b27      	ldr	r3, [pc, #156]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1f0      	bne.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69da      	ldr	r2, [r3, #28]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	019b      	lsls	r3, r3, #6
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045dc:	085b      	lsrs	r3, r3, #1
 80045de:	3b01      	subs	r3, #1
 80045e0:	041b      	lsls	r3, r3, #16
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e8:	061b      	lsls	r3, r3, #24
 80045ea:	491b      	ldr	r1, [pc, #108]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004660 <HAL_RCC_OscConfig+0x478>)
 80045f2:	2201      	movs	r2, #1
 80045f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f6:	f7fe ff0b 	bl	8003410 <HAL_GetTick>
 80045fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045fc:	e008      	b.n	8004610 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045fe:	f7fe ff07 	bl	8003410 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e05c      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004610:	4b11      	ldr	r3, [pc, #68]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0f0      	beq.n	80045fe <HAL_RCC_OscConfig+0x416>
 800461c:	e054      	b.n	80046c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461e:	4b10      	ldr	r3, [pc, #64]	@ (8004660 <HAL_RCC_OscConfig+0x478>)
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fe fef4 	bl	8003410 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462c:	f7fe fef0 	bl	8003410 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e045      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <HAL_RCC_OscConfig+0x470>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1f0      	bne.n	800462c <HAL_RCC_OscConfig+0x444>
 800464a:	e03d      	b.n	80046c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d107      	bne.n	8004664 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e038      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
 8004658:	40023800 	.word	0x40023800
 800465c:	40007000 	.word	0x40007000
 8004660:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004664:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <HAL_RCC_OscConfig+0x4ec>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d028      	beq.n	80046c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467c:	429a      	cmp	r2, r3
 800467e:	d121      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800468a:	429a      	cmp	r2, r3
 800468c:	d11a      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004694:	4013      	ands	r3, r2
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800469a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800469c:	4293      	cmp	r3, r2
 800469e:	d111      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	3b01      	subs	r3, #1
 80046ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d107      	bne.n	80046c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d001      	beq.n	80046c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	40023800 	.word	0x40023800

080046d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e0cc      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046ec:	4b68      	ldr	r3, [pc, #416]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 030f 	and.w	r3, r3, #15
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d90c      	bls.n	8004714 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fa:	4b65      	ldr	r3, [pc, #404]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004702:	4b63      	ldr	r3, [pc, #396]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	683a      	ldr	r2, [r7, #0]
 800470c:	429a      	cmp	r2, r3
 800470e:	d001      	beq.n	8004714 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e0b8      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d020      	beq.n	8004762 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	d005      	beq.n	8004738 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800472c:	4b59      	ldr	r3, [pc, #356]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	4a58      	ldr	r2, [pc, #352]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004736:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0308 	and.w	r3, r3, #8
 8004740:	2b00      	cmp	r3, #0
 8004742:	d005      	beq.n	8004750 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004744:	4b53      	ldr	r3, [pc, #332]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	4a52      	ldr	r2, [pc, #328]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800474e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004750:	4b50      	ldr	r3, [pc, #320]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	494d      	ldr	r1, [pc, #308]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	4313      	orrs	r3, r2
 8004760:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d044      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d107      	bne.n	8004786 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004776:	4b47      	ldr	r3, [pc, #284]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d119      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e07f      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2b02      	cmp	r3, #2
 800478c:	d003      	beq.n	8004796 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004792:	2b03      	cmp	r3, #3
 8004794:	d107      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004796:	4b3f      	ldr	r3, [pc, #252]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d109      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e06f      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e067      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b6:	4b37      	ldr	r3, [pc, #220]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f023 0203 	bic.w	r2, r3, #3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	4934      	ldr	r1, [pc, #208]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c8:	f7fe fe22 	bl	8003410 <HAL_GetTick>
 80047cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ce:	e00a      	b.n	80047e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d0:	f7fe fe1e 	bl	8003410 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e04f      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 020c 	and.w	r2, r3, #12
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d1eb      	bne.n	80047d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047f8:	4b25      	ldr	r3, [pc, #148]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 030f 	and.w	r3, r3, #15
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	429a      	cmp	r2, r3
 8004804:	d20c      	bcs.n	8004820 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004806:	4b22      	ldr	r3, [pc, #136]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800480e:	4b20      	ldr	r3, [pc, #128]	@ (8004890 <HAL_RCC_ClockConfig+0x1b8>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d001      	beq.n	8004820 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e032      	b.n	8004886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0304 	and.w	r3, r3, #4
 8004828:	2b00      	cmp	r3, #0
 800482a:	d008      	beq.n	800483e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800482c:	4b19      	ldr	r3, [pc, #100]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	4916      	ldr	r1, [pc, #88]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800483a:	4313      	orrs	r3, r2
 800483c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0308 	and.w	r3, r3, #8
 8004846:	2b00      	cmp	r3, #0
 8004848:	d009      	beq.n	800485e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800484a:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	490e      	ldr	r1, [pc, #56]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	4313      	orrs	r3, r2
 800485c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800485e:	f000 f821 	bl	80048a4 <HAL_RCC_GetSysClockFreq>
 8004862:	4602      	mov	r2, r0
 8004864:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <HAL_RCC_ClockConfig+0x1bc>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	490a      	ldr	r1, [pc, #40]	@ (8004898 <HAL_RCC_ClockConfig+0x1c0>)
 8004870:	5ccb      	ldrb	r3, [r1, r3]
 8004872:	fa22 f303 	lsr.w	r3, r2, r3
 8004876:	4a09      	ldr	r2, [pc, #36]	@ (800489c <HAL_RCC_ClockConfig+0x1c4>)
 8004878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800487a:	4b09      	ldr	r3, [pc, #36]	@ (80048a0 <HAL_RCC_ClockConfig+0x1c8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f7fe fd82 	bl	8003388 <HAL_InitTick>

  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40023c00 	.word	0x40023c00
 8004894:	40023800 	.word	0x40023800
 8004898:	0800848c 	.word	0x0800848c
 800489c:	20000018 	.word	0x20000018
 80048a0:	2000001c 	.word	0x2000001c

080048a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048a8:	b094      	sub	sp, #80	@ 0x50
 80048aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80048b8:	2300      	movs	r3, #0
 80048ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048bc:	4b79      	ldr	r3, [pc, #484]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 030c 	and.w	r3, r3, #12
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d00d      	beq.n	80048e4 <HAL_RCC_GetSysClockFreq+0x40>
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	f200 80e1 	bhi.w	8004a90 <HAL_RCC_GetSysClockFreq+0x1ec>
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <HAL_RCC_GetSysClockFreq+0x34>
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d003      	beq.n	80048de <HAL_RCC_GetSysClockFreq+0x3a>
 80048d6:	e0db      	b.n	8004a90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048d8:	4b73      	ldr	r3, [pc, #460]	@ (8004aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048dc:	e0db      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048de:	4b73      	ldr	r3, [pc, #460]	@ (8004aac <HAL_RCC_GetSysClockFreq+0x208>)
 80048e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048e2:	e0d8      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048e4:	4b6f      	ldr	r3, [pc, #444]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048ee:	4b6d      	ldr	r3, [pc, #436]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d063      	beq.n	80049c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048fa:	4b6a      	ldr	r3, [pc, #424]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	099b      	lsrs	r3, r3, #6
 8004900:	2200      	movs	r2, #0
 8004902:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004904:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800490c:	633b      	str	r3, [r7, #48]	@ 0x30
 800490e:	2300      	movs	r3, #0
 8004910:	637b      	str	r3, [r7, #52]	@ 0x34
 8004912:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004916:	4622      	mov	r2, r4
 8004918:	462b      	mov	r3, r5
 800491a:	f04f 0000 	mov.w	r0, #0
 800491e:	f04f 0100 	mov.w	r1, #0
 8004922:	0159      	lsls	r1, r3, #5
 8004924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004928:	0150      	lsls	r0, r2, #5
 800492a:	4602      	mov	r2, r0
 800492c:	460b      	mov	r3, r1
 800492e:	4621      	mov	r1, r4
 8004930:	1a51      	subs	r1, r2, r1
 8004932:	6139      	str	r1, [r7, #16]
 8004934:	4629      	mov	r1, r5
 8004936:	eb63 0301 	sbc.w	r3, r3, r1
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004948:	4659      	mov	r1, fp
 800494a:	018b      	lsls	r3, r1, #6
 800494c:	4651      	mov	r1, sl
 800494e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004952:	4651      	mov	r1, sl
 8004954:	018a      	lsls	r2, r1, #6
 8004956:	4651      	mov	r1, sl
 8004958:	ebb2 0801 	subs.w	r8, r2, r1
 800495c:	4659      	mov	r1, fp
 800495e:	eb63 0901 	sbc.w	r9, r3, r1
 8004962:	f04f 0200 	mov.w	r2, #0
 8004966:	f04f 0300 	mov.w	r3, #0
 800496a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800496e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004972:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004976:	4690      	mov	r8, r2
 8004978:	4699      	mov	r9, r3
 800497a:	4623      	mov	r3, r4
 800497c:	eb18 0303 	adds.w	r3, r8, r3
 8004980:	60bb      	str	r3, [r7, #8]
 8004982:	462b      	mov	r3, r5
 8004984:	eb49 0303 	adc.w	r3, r9, r3
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	f04f 0200 	mov.w	r2, #0
 800498e:	f04f 0300 	mov.w	r3, #0
 8004992:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004996:	4629      	mov	r1, r5
 8004998:	024b      	lsls	r3, r1, #9
 800499a:	4621      	mov	r1, r4
 800499c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049a0:	4621      	mov	r1, r4
 80049a2:	024a      	lsls	r2, r1, #9
 80049a4:	4610      	mov	r0, r2
 80049a6:	4619      	mov	r1, r3
 80049a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049aa:	2200      	movs	r2, #0
 80049ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049b4:	f7fb fc6c 	bl	8000290 <__aeabi_uldivmod>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	4613      	mov	r3, r2
 80049be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049c0:	e058      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049c2:	4b38      	ldr	r3, [pc, #224]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	099b      	lsrs	r3, r3, #6
 80049c8:	2200      	movs	r2, #0
 80049ca:	4618      	mov	r0, r3
 80049cc:	4611      	mov	r1, r2
 80049ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80049d2:	623b      	str	r3, [r7, #32]
 80049d4:	2300      	movs	r3, #0
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049dc:	4642      	mov	r2, r8
 80049de:	464b      	mov	r3, r9
 80049e0:	f04f 0000 	mov.w	r0, #0
 80049e4:	f04f 0100 	mov.w	r1, #0
 80049e8:	0159      	lsls	r1, r3, #5
 80049ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049ee:	0150      	lsls	r0, r2, #5
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4641      	mov	r1, r8
 80049f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80049fa:	4649      	mov	r1, r9
 80049fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	f04f 0300 	mov.w	r3, #0
 8004a08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a14:	ebb2 040a 	subs.w	r4, r2, sl
 8004a18:	eb63 050b 	sbc.w	r5, r3, fp
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	00eb      	lsls	r3, r5, #3
 8004a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a2a:	00e2      	lsls	r2, r4, #3
 8004a2c:	4614      	mov	r4, r2
 8004a2e:	461d      	mov	r5, r3
 8004a30:	4643      	mov	r3, r8
 8004a32:	18e3      	adds	r3, r4, r3
 8004a34:	603b      	str	r3, [r7, #0]
 8004a36:	464b      	mov	r3, r9
 8004a38:	eb45 0303 	adc.w	r3, r5, r3
 8004a3c:	607b      	str	r3, [r7, #4]
 8004a3e:	f04f 0200 	mov.w	r2, #0
 8004a42:	f04f 0300 	mov.w	r3, #0
 8004a46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	028b      	lsls	r3, r1, #10
 8004a4e:	4621      	mov	r1, r4
 8004a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a54:	4621      	mov	r1, r4
 8004a56:	028a      	lsls	r2, r1, #10
 8004a58:	4610      	mov	r0, r2
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a5e:	2200      	movs	r2, #0
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	61fa      	str	r2, [r7, #28]
 8004a64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a68:	f7fb fc12 	bl	8000290 <__aeabi_uldivmod>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	460b      	mov	r3, r1
 8004a70:	4613      	mov	r3, r2
 8004a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a74:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	0c1b      	lsrs	r3, r3, #16
 8004a7a:	f003 0303 	and.w	r3, r3, #3
 8004a7e:	3301      	adds	r3, #1
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a8e:	e002      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a90:	4b05      	ldr	r3, [pc, #20]	@ (8004aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3750      	adds	r7, #80	@ 0x50
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	007a1200 	.word	0x007a1200

08004ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d105      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d075      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ae4:	4b91      	ldr	r3, [pc, #580]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004aea:	f7fe fc91 	bl	8003410 <HAL_GetTick>
 8004aee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004af0:	e008      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004af2:	f7fe fc8d 	bl	8003410 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e189      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b04:	4b8a      	ldr	r3, [pc, #552]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1f0      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d009      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	019a      	lsls	r2, r3, #6
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	071b      	lsls	r3, r3, #28
 8004b28:	4981      	ldr	r1, [pc, #516]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01f      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b3c:	4b7c      	ldr	r3, [pc, #496]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b42:	0f1b      	lsrs	r3, r3, #28
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	019a      	lsls	r2, r3, #6
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	061b      	lsls	r3, r3, #24
 8004b56:	431a      	orrs	r2, r3
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	071b      	lsls	r3, r3, #28
 8004b5c:	4974      	ldr	r1, [pc, #464]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b64:	4b72      	ldr	r3, [pc, #456]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b6a:	f023 021f 	bic.w	r2, r3, #31
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	496e      	ldr	r1, [pc, #440]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00d      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	019a      	lsls	r2, r3, #6
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	061b      	lsls	r3, r3, #24
 8004b94:	431a      	orrs	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	071b      	lsls	r3, r3, #28
 8004b9c:	4964      	ldr	r1, [pc, #400]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ba4:	4b61      	ldr	r3, [pc, #388]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004baa:	f7fe fc31 	bl	8003410 <HAL_GetTick>
 8004bae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bb0:	e008      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bb2:	f7fe fc2d 	bl	8003410 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e129      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bc4:	4b5a      	ldr	r3, [pc, #360]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0f0      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d105      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d079      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004be8:	4b52      	ldr	r3, [pc, #328]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bee:	f7fe fc0f 	bl	8003410 <HAL_GetTick>
 8004bf2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004bf6:	f7fe fc0b 	bl	8003410 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e107      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c08:	4b49      	ldr	r3, [pc, #292]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c14:	d0ef      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0304 	and.w	r3, r3, #4
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d020      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c22:	4b43      	ldr	r3, [pc, #268]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c28:	0f1b      	lsrs	r3, r3, #28
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	019a      	lsls	r2, r3, #6
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	061b      	lsls	r3, r3, #24
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	071b      	lsls	r3, r3, #28
 8004c42:	493b      	ldr	r1, [pc, #236]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c4a:	4b39      	ldr	r3, [pc, #228]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c50:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	4934      	ldr	r1, [pc, #208]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0308 	and.w	r3, r3, #8
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01e      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c70:	4b2f      	ldr	r3, [pc, #188]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c76:	0e1b      	lsrs	r3, r3, #24
 8004c78:	f003 030f 	and.w	r3, r3, #15
 8004c7c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	019a      	lsls	r2, r3, #6
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	061b      	lsls	r3, r3, #24
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	071b      	lsls	r3, r3, #28
 8004c90:	4927      	ldr	r1, [pc, #156]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c98:	4b25      	ldr	r3, [pc, #148]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c9e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca6:	4922      	ldr	r1, [pc, #136]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004cae:	4b21      	ldr	r3, [pc, #132]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cb4:	f7fe fbac 	bl	8003410 <HAL_GetTick>
 8004cb8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cba:	e008      	b.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cbc:	f7fe fba8 	bl	8003410 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e0a4      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cce:	4b18      	ldr	r3, [pc, #96]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cda:	d1ef      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 808b 	beq.w	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	4b10      	ldr	r3, [pc, #64]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	4a0f      	ldr	r2, [pc, #60]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d06:	4b0c      	ldr	r3, [pc, #48]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a0b      	ldr	r2, [pc, #44]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d10:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d12:	f7fe fb7d 	bl	8003410 <HAL_GetTick>
 8004d16:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d18:	e010      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1a:	f7fe fb79 	bl	8003410 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d909      	bls.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e075      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004d2c:	42470068 	.word	0x42470068
 8004d30:	40023800 	.word	0x40023800
 8004d34:	42470070 	.word	0x42470070
 8004d38:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d3c:	4b38      	ldr	r3, [pc, #224]	@ (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0e8      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d48:	4b36      	ldr	r3, [pc, #216]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d50:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d02f      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d028      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d66:	4b2f      	ldr	r3, [pc, #188]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d6e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d70:	4b2d      	ldr	r3, [pc, #180]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d72:	2201      	movs	r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d76:	4b2c      	ldr	r3, [pc, #176]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d7c:	4a29      	ldr	r2, [pc, #164]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d82:	4b28      	ldr	r3, [pc, #160]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d114      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d8e:	f7fe fb3f 	bl	8003410 <HAL_GetTick>
 8004d92:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d94:	e00a      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d96:	f7fe fb3b 	bl	8003410 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d901      	bls.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e035      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	4b1d      	ldr	r3, [pc, #116]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0ee      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dc4:	d10d      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004dc6:	4b17      	ldr	r3, [pc, #92]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004dd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dda:	4912      	ldr	r1, [pc, #72]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	608b      	str	r3, [r1, #8]
 8004de0:	e005      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004de2:	4b10      	ldr	r3, [pc, #64]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	4a0f      	ldr	r2, [pc, #60]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004de8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004dec:	6093      	str	r3, [r2, #8]
 8004dee:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004df0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dfa:	490a      	ldr	r1, [pc, #40]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d004      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004e12:	4b06      	ldr	r3, [pc, #24]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004e14:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3718      	adds	r7, #24
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	40007000 	.word	0x40007000
 8004e24:	40023800 	.word	0x40023800
 8004e28:	42470e40 	.word	0x42470e40
 8004e2c:	424711e0 	.word	0x424711e0

08004e30 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e073      	b.n	8004f2a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	7f5b      	ldrb	r3, [r3, #29]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d105      	bne.n	8004e58 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7fe f84e 	bl	8002ef4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f003 0310 	and.w	r3, r3, #16
 8004e68:	2b10      	cmp	r3, #16
 8004e6a:	d055      	beq.n	8004f18 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	22ca      	movs	r2, #202	@ 0xca
 8004e72:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2253      	movs	r2, #83	@ 0x53
 8004e7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f87f 	bl	8004f80 <RTC_EnterInitMode>
 8004e82:	4603      	mov	r3, r0
 8004e84:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d12c      	bne.n	8004ee6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004e9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e9e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6899      	ldr	r1, [r3, #8]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	68d2      	ldr	r2, [r2, #12]
 8004ec6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6919      	ldr	r1, [r3, #16]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	041a      	lsls	r2, r3, #16
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f886 	bl	8004fee <RTC_ExitInitMode>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004ee6:	7bfb      	ldrb	r3, [r7, #15]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d110      	bne.n	8004f0e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	22ff      	movs	r2, #255	@ 0xff
 8004f14:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f16:	e001      	b.n	8004f1c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d102      	bne.n	8004f28 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a0d      	ldr	r2, [pc, #52]	@ (8004f7c <HAL_RTC_WaitForSynchro+0x48>)
 8004f46:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f48:	f7fe fa62 	bl	8003410 <HAL_GetTick>
 8004f4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f4e:	e009      	b.n	8004f64 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f50:	f7fe fa5e 	bl	8003410 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f5e:	d901      	bls.n	8004f64 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e007      	b.n	8004f74 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0ee      	beq.n	8004f50 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	00017f5f 	.word	0x00017f5f

08004f80 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d122      	bne.n	8004fe4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fac:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fae:	f7fe fa2f 	bl	8003410 <HAL_GetTick>
 8004fb2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fb4:	e00c      	b.n	8004fd0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fb6:	f7fe fa2b 	bl	8003410 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fc4:	d904      	bls.n	8004fd0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2204      	movs	r2, #4
 8004fca:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d102      	bne.n	8004fe4 <RTC_EnterInitMode+0x64>
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d1e8      	bne.n	8004fb6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b084      	sub	sp, #16
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68da      	ldr	r2, [r3, #12]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005008:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b00      	cmp	r3, #0
 8005016:	d10a      	bne.n	800502e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7ff ff8b 	bl	8004f34 <HAL_RTC_WaitForSynchro>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d004      	beq.n	800502e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2204      	movs	r2, #4
 8005028:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800502e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e07b      	b.n	8005142 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	2b00      	cmp	r3, #0
 8005050:	d108      	bne.n	8005064 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800505a:	d009      	beq.n	8005070 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	61da      	str	r2, [r3, #28]
 8005062:	e005      	b.n	8005070 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fd ff5c 	bl	8002f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f4:	ea42 0103 	orr.w	r1, r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	0c1b      	lsrs	r3, r3, #16
 800510e:	f003 0104 	and.w	r1, r3, #4
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	f003 0210 	and.w	r2, r3, #16
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005130:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b088      	sub	sp, #32
 800514e:	af00      	add	r7, sp, #0
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	60b9      	str	r1, [r7, #8]
 8005154:	603b      	str	r3, [r7, #0]
 8005156:	4613      	mov	r3, r2
 8005158:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800515a:	f7fe f959 	bl	8003410 <HAL_GetTick>
 800515e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005160:	88fb      	ldrh	r3, [r7, #6]
 8005162:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800516a:	b2db      	uxtb	r3, r3
 800516c:	2b01      	cmp	r3, #1
 800516e:	d001      	beq.n	8005174 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005170:	2302      	movs	r3, #2
 8005172:	e12a      	b.n	80053ca <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <HAL_SPI_Transmit+0x36>
 800517a:	88fb      	ldrh	r3, [r7, #6]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d101      	bne.n	8005184 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e122      	b.n	80053ca <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_SPI_Transmit+0x48>
 800518e:	2302      	movs	r3, #2
 8005190:	e11b      	b.n	80053ca <HAL_SPI_Transmit+0x280>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2203      	movs	r2, #3
 800519e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	88fa      	ldrh	r2, [r7, #6]
 80051b2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	88fa      	ldrh	r2, [r7, #6]
 80051b8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e0:	d10f      	bne.n	8005202 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005200:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800520c:	2b40      	cmp	r3, #64	@ 0x40
 800520e:	d007      	beq.n	8005220 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800521e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005228:	d152      	bne.n	80052d0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_SPI_Transmit+0xee>
 8005232:	8b7b      	ldrh	r3, [r7, #26]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d145      	bne.n	80052c4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523c:	881a      	ldrh	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005248:	1c9a      	adds	r2, r3, #2
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005252:	b29b      	uxth	r3, r3
 8005254:	3b01      	subs	r3, #1
 8005256:	b29a      	uxth	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800525c:	e032      	b.n	80052c4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b02      	cmp	r3, #2
 800526a:	d112      	bne.n	8005292 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005270:	881a      	ldrh	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	1c9a      	adds	r2, r3, #2
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005290:	e018      	b.n	80052c4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005292:	f7fe f8bd 	bl	8003410 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d803      	bhi.n	80052aa <HAL_SPI_Transmit+0x160>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a8:	d102      	bne.n	80052b0 <HAL_SPI_Transmit+0x166>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d109      	bne.n	80052c4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e082      	b.n	80053ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1c7      	bne.n	800525e <HAL_SPI_Transmit+0x114>
 80052ce:	e053      	b.n	8005378 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_SPI_Transmit+0x194>
 80052d8:	8b7b      	ldrh	r3, [r7, #26]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d147      	bne.n	800536e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	330c      	adds	r3, #12
 80052e8:	7812      	ldrb	r2, [r2, #0]
 80052ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	3b01      	subs	r3, #1
 80052fe:	b29a      	uxth	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005304:	e033      	b.n	800536e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b02      	cmp	r3, #2
 8005312:	d113      	bne.n	800533c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	330c      	adds	r3, #12
 800531e:	7812      	ldrb	r2, [r2, #0]
 8005320:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005330:	b29b      	uxth	r3, r3
 8005332:	3b01      	subs	r3, #1
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	86da      	strh	r2, [r3, #54]	@ 0x36
 800533a:	e018      	b.n	800536e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800533c:	f7fe f868 	bl	8003410 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	429a      	cmp	r2, r3
 800534a:	d803      	bhi.n	8005354 <HAL_SPI_Transmit+0x20a>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005352:	d102      	bne.n	800535a <HAL_SPI_Transmit+0x210>
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d109      	bne.n	800536e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e02d      	b.n	80053ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005372:	b29b      	uxth	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1c6      	bne.n	8005306 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005378:	69fa      	ldr	r2, [r7, #28]
 800537a:	6839      	ldr	r1, [r7, #0]
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 f9f9 	bl	8005774 <SPI_EndRxTxTransaction>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2220      	movs	r2, #32
 800538c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10a      	bne.n	80053ac <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005396:	2300      	movs	r3, #0
 8005398:	617b      	str	r3, [r7, #20]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80053c8:	2300      	movs	r3, #0
  }
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3720      	adds	r7, #32
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
	...

080053d4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	4613      	mov	r3, r2
 80053e0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d001      	beq.n	80053f2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80053ee:	2302      	movs	r3, #2
 80053f0:	e097      	b.n	8005522 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d002      	beq.n	80053fe <HAL_SPI_Transmit_DMA+0x2a>
 80053f8:	88fb      	ldrh	r3, [r7, #6]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e08f      	b.n	8005522 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005408:	2b01      	cmp	r3, #1
 800540a:	d101      	bne.n	8005410 <HAL_SPI_Transmit_DMA+0x3c>
 800540c:	2302      	movs	r3, #2
 800540e:	e088      	b.n	8005522 <HAL_SPI_Transmit_DMA+0x14e>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2203      	movs	r2, #3
 800541c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	88fa      	ldrh	r2, [r7, #6]
 8005430:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	88fa      	ldrh	r2, [r7, #6]
 8005436:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800545e:	d10f      	bne.n	8005480 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800546e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800547e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005484:	4a29      	ldr	r2, [pc, #164]	@ (800552c <HAL_SPI_Transmit_DMA+0x158>)
 8005486:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800548c:	4a28      	ldr	r2, [pc, #160]	@ (8005530 <HAL_SPI_Transmit_DMA+0x15c>)
 800548e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005494:	4a27      	ldr	r2, [pc, #156]	@ (8005534 <HAL_SPI_Transmit_DMA+0x160>)
 8005496:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800549c:	2200      	movs	r2, #0
 800549e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a8:	4619      	mov	r1, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	330c      	adds	r3, #12
 80054b0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054b6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054b8:	f7fe f99a 	bl	80037f0 <HAL_DMA_Start_IT>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00b      	beq.n	80054da <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c6:	f043 0210 	orr.w	r2, r3, #16
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e023      	b.n	8005522 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e4:	2b40      	cmp	r3, #64	@ 0x40
 80054e6:	d007      	beq.n	80054f8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054f6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0220 	orr.w	r2, r2, #32
 800550e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685a      	ldr	r2, [r3, #4]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0202 	orr.w	r2, r2, #2
 800551e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	08005609 	.word	0x08005609
 8005530:	08005561 	.word	0x08005561
 8005534:	08005625 	.word	0x08005625

08005538 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800556e:	f7fd ff4f 	bl	8003410 <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800557e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005582:	d03b      	beq.n	80055fc <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0220 	bic.w	r2, r2, #32
 8005592:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0202 	bic.w	r2, r2, #2
 80055a2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	2164      	movs	r1, #100	@ 0x64
 80055a8:	6978      	ldr	r0, [r7, #20]
 80055aa:	f000 f8e3 	bl	8005774 <SPI_EndRxTxTransaction>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d005      	beq.n	80055c0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10a      	bne.n	80055de <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2200      	movs	r2, #0
 80055e2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d003      	beq.n	80055fc <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80055f4:	6978      	ldr	r0, [r7, #20]
 80055f6:	f7ff ffa9 	bl	800554c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80055fa:	e002      	b.n	8005602 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80055fc:	6978      	ldr	r0, [r7, #20]
 80055fe:	f7fb f9dd 	bl	80009bc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005614:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f7ff ff8e 	bl	8005538 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005630:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0203 	bic.w	r2, r2, #3
 8005640:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005646:	f043 0210 	orr.w	r2, r3, #16
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f7ff ff78 	bl	800554c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800565c:	bf00      	nop
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b088      	sub	sp, #32
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	603b      	str	r3, [r7, #0]
 8005670:	4613      	mov	r3, r2
 8005672:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005674:	f7fd fecc 	bl	8003410 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567c:	1a9b      	subs	r3, r3, r2
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	4413      	add	r3, r2
 8005682:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005684:	f7fd fec4 	bl	8003410 <HAL_GetTick>
 8005688:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800568a:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	015b      	lsls	r3, r3, #5
 8005690:	0d1b      	lsrs	r3, r3, #20
 8005692:	69fa      	ldr	r2, [r7, #28]
 8005694:	fb02 f303 	mul.w	r3, r2, r3
 8005698:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800569a:	e055      	b.n	8005748 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a2:	d051      	beq.n	8005748 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056a4:	f7fd feb4 	bl	8003410 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	69fa      	ldr	r2, [r7, #28]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d902      	bls.n	80056ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d13d      	bne.n	8005736 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80056c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056d2:	d111      	bne.n	80056f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056dc:	d004      	beq.n	80056e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056e6:	d107      	bne.n	80056f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005700:	d10f      	bne.n	8005722 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005720:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e018      	b.n	8005768 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d102      	bne.n	8005742 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	61fb      	str	r3, [r7, #28]
 8005740:	e002      	b.n	8005748 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	3b01      	subs	r3, #1
 8005746:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4013      	ands	r3, r2
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	429a      	cmp	r2, r3
 8005756:	bf0c      	ite	eq
 8005758:	2301      	moveq	r3, #1
 800575a:	2300      	movne	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	461a      	mov	r2, r3
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	429a      	cmp	r2, r3
 8005764:	d19a      	bne.n	800569c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3720      	adds	r7, #32
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	20000018 	.word	0x20000018

08005774 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b088      	sub	sp, #32
 8005778:	af02      	add	r7, sp, #8
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	2201      	movs	r2, #1
 8005788:	2102      	movs	r1, #2
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f7ff ff6a 	bl	8005664 <SPI_WaitFlagStateUntilTimeout>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d007      	beq.n	80057a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800579a:	f043 0220 	orr.w	r2, r3, #32
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e032      	b.n	800580c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80057a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005814 <SPI_EndRxTxTransaction+0xa0>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <SPI_EndRxTxTransaction+0xa4>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	0d5b      	lsrs	r3, r3, #21
 80057b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80057b6:	fb02 f303 	mul.w	r3, r2, r3
 80057ba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057c4:	d112      	bne.n	80057ec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2180      	movs	r1, #128	@ 0x80
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f7ff ff47 	bl	8005664 <SPI_WaitFlagStateUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d016      	beq.n	800580a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e0:	f043 0220 	orr.w	r2, r3, #32
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e00f      	b.n	800580c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005802:	2b80      	cmp	r3, #128	@ 0x80
 8005804:	d0f2      	beq.n	80057ec <SPI_EndRxTxTransaction+0x78>
 8005806:	e000      	b.n	800580a <SPI_EndRxTxTransaction+0x96>
        break;
 8005808:	bf00      	nop
  }

  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	20000018 	.word	0x20000018
 8005818:	165e9f81 	.word	0x165e9f81

0800581c <srand>:
 800581c:	b538      	push	{r3, r4, r5, lr}
 800581e:	4b10      	ldr	r3, [pc, #64]	@ (8005860 <srand+0x44>)
 8005820:	681d      	ldr	r5, [r3, #0]
 8005822:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005824:	4604      	mov	r4, r0
 8005826:	b9b3      	cbnz	r3, 8005856 <srand+0x3a>
 8005828:	2018      	movs	r0, #24
 800582a:	f000 fa9d 	bl	8005d68 <malloc>
 800582e:	4602      	mov	r2, r0
 8005830:	6328      	str	r0, [r5, #48]	@ 0x30
 8005832:	b920      	cbnz	r0, 800583e <srand+0x22>
 8005834:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <srand+0x48>)
 8005836:	480c      	ldr	r0, [pc, #48]	@ (8005868 <srand+0x4c>)
 8005838:	2146      	movs	r1, #70	@ 0x46
 800583a:	f000 fa2d 	bl	8005c98 <__assert_func>
 800583e:	490b      	ldr	r1, [pc, #44]	@ (800586c <srand+0x50>)
 8005840:	4b0b      	ldr	r3, [pc, #44]	@ (8005870 <srand+0x54>)
 8005842:	e9c0 1300 	strd	r1, r3, [r0]
 8005846:	4b0b      	ldr	r3, [pc, #44]	@ (8005874 <srand+0x58>)
 8005848:	6083      	str	r3, [r0, #8]
 800584a:	230b      	movs	r3, #11
 800584c:	8183      	strh	r3, [r0, #12]
 800584e:	2100      	movs	r1, #0
 8005850:	2001      	movs	r0, #1
 8005852:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005856:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005858:	2200      	movs	r2, #0
 800585a:	611c      	str	r4, [r3, #16]
 800585c:	615a      	str	r2, [r3, #20]
 800585e:	bd38      	pop	{r3, r4, r5, pc}
 8005860:	20000030 	.word	0x20000030
 8005864:	080084a4 	.word	0x080084a4
 8005868:	080084bb 	.word	0x080084bb
 800586c:	abcd330e 	.word	0xabcd330e
 8005870:	e66d1234 	.word	0xe66d1234
 8005874:	0005deec 	.word	0x0005deec

08005878 <rand>:
 8005878:	4b16      	ldr	r3, [pc, #88]	@ (80058d4 <rand+0x5c>)
 800587a:	b510      	push	{r4, lr}
 800587c:	681c      	ldr	r4, [r3, #0]
 800587e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005880:	b9b3      	cbnz	r3, 80058b0 <rand+0x38>
 8005882:	2018      	movs	r0, #24
 8005884:	f000 fa70 	bl	8005d68 <malloc>
 8005888:	4602      	mov	r2, r0
 800588a:	6320      	str	r0, [r4, #48]	@ 0x30
 800588c:	b920      	cbnz	r0, 8005898 <rand+0x20>
 800588e:	4b12      	ldr	r3, [pc, #72]	@ (80058d8 <rand+0x60>)
 8005890:	4812      	ldr	r0, [pc, #72]	@ (80058dc <rand+0x64>)
 8005892:	2152      	movs	r1, #82	@ 0x52
 8005894:	f000 fa00 	bl	8005c98 <__assert_func>
 8005898:	4911      	ldr	r1, [pc, #68]	@ (80058e0 <rand+0x68>)
 800589a:	4b12      	ldr	r3, [pc, #72]	@ (80058e4 <rand+0x6c>)
 800589c:	e9c0 1300 	strd	r1, r3, [r0]
 80058a0:	4b11      	ldr	r3, [pc, #68]	@ (80058e8 <rand+0x70>)
 80058a2:	6083      	str	r3, [r0, #8]
 80058a4:	230b      	movs	r3, #11
 80058a6:	8183      	strh	r3, [r0, #12]
 80058a8:	2100      	movs	r1, #0
 80058aa:	2001      	movs	r0, #1
 80058ac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80058b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80058b2:	480e      	ldr	r0, [pc, #56]	@ (80058ec <rand+0x74>)
 80058b4:	690b      	ldr	r3, [r1, #16]
 80058b6:	694c      	ldr	r4, [r1, #20]
 80058b8:	4a0d      	ldr	r2, [pc, #52]	@ (80058f0 <rand+0x78>)
 80058ba:	4358      	muls	r0, r3
 80058bc:	fb02 0004 	mla	r0, r2, r4, r0
 80058c0:	fba3 3202 	umull	r3, r2, r3, r2
 80058c4:	3301      	adds	r3, #1
 80058c6:	eb40 0002 	adc.w	r0, r0, r2
 80058ca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80058ce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80058d2:	bd10      	pop	{r4, pc}
 80058d4:	20000030 	.word	0x20000030
 80058d8:	080084a4 	.word	0x080084a4
 80058dc:	080084bb 	.word	0x080084bb
 80058e0:	abcd330e 	.word	0xabcd330e
 80058e4:	e66d1234 	.word	0xe66d1234
 80058e8:	0005deec 	.word	0x0005deec
 80058ec:	5851f42d 	.word	0x5851f42d
 80058f0:	4c957f2d 	.word	0x4c957f2d

080058f4 <std>:
 80058f4:	2300      	movs	r3, #0
 80058f6:	b510      	push	{r4, lr}
 80058f8:	4604      	mov	r4, r0
 80058fa:	e9c0 3300 	strd	r3, r3, [r0]
 80058fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005902:	6083      	str	r3, [r0, #8]
 8005904:	8181      	strh	r1, [r0, #12]
 8005906:	6643      	str	r3, [r0, #100]	@ 0x64
 8005908:	81c2      	strh	r2, [r0, #14]
 800590a:	6183      	str	r3, [r0, #24]
 800590c:	4619      	mov	r1, r3
 800590e:	2208      	movs	r2, #8
 8005910:	305c      	adds	r0, #92	@ 0x5c
 8005912:	f000 f916 	bl	8005b42 <memset>
 8005916:	4b0d      	ldr	r3, [pc, #52]	@ (800594c <std+0x58>)
 8005918:	6263      	str	r3, [r4, #36]	@ 0x24
 800591a:	4b0d      	ldr	r3, [pc, #52]	@ (8005950 <std+0x5c>)
 800591c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800591e:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <std+0x60>)
 8005920:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005922:	4b0d      	ldr	r3, [pc, #52]	@ (8005958 <std+0x64>)
 8005924:	6323      	str	r3, [r4, #48]	@ 0x30
 8005926:	4b0d      	ldr	r3, [pc, #52]	@ (800595c <std+0x68>)
 8005928:	6224      	str	r4, [r4, #32]
 800592a:	429c      	cmp	r4, r3
 800592c:	d006      	beq.n	800593c <std+0x48>
 800592e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005932:	4294      	cmp	r4, r2
 8005934:	d002      	beq.n	800593c <std+0x48>
 8005936:	33d0      	adds	r3, #208	@ 0xd0
 8005938:	429c      	cmp	r4, r3
 800593a:	d105      	bne.n	8005948 <std+0x54>
 800593c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005944:	f000 b9a4 	b.w	8005c90 <__retarget_lock_init_recursive>
 8005948:	bd10      	pop	{r4, pc}
 800594a:	bf00      	nop
 800594c:	08005abd 	.word	0x08005abd
 8005950:	08005adf 	.word	0x08005adf
 8005954:	08005b17 	.word	0x08005b17
 8005958:	08005b3b 	.word	0x08005b3b
 800595c:	200004f0 	.word	0x200004f0

08005960 <stdio_exit_handler>:
 8005960:	4a02      	ldr	r2, [pc, #8]	@ (800596c <stdio_exit_handler+0xc>)
 8005962:	4903      	ldr	r1, [pc, #12]	@ (8005970 <stdio_exit_handler+0x10>)
 8005964:	4803      	ldr	r0, [pc, #12]	@ (8005974 <stdio_exit_handler+0x14>)
 8005966:	f000 b869 	b.w	8005a3c <_fwalk_sglue>
 800596a:	bf00      	nop
 800596c:	20000024 	.word	0x20000024
 8005970:	080065a5 	.word	0x080065a5
 8005974:	20000034 	.word	0x20000034

08005978 <cleanup_stdio>:
 8005978:	6841      	ldr	r1, [r0, #4]
 800597a:	4b0c      	ldr	r3, [pc, #48]	@ (80059ac <cleanup_stdio+0x34>)
 800597c:	4299      	cmp	r1, r3
 800597e:	b510      	push	{r4, lr}
 8005980:	4604      	mov	r4, r0
 8005982:	d001      	beq.n	8005988 <cleanup_stdio+0x10>
 8005984:	f000 fe0e 	bl	80065a4 <_fflush_r>
 8005988:	68a1      	ldr	r1, [r4, #8]
 800598a:	4b09      	ldr	r3, [pc, #36]	@ (80059b0 <cleanup_stdio+0x38>)
 800598c:	4299      	cmp	r1, r3
 800598e:	d002      	beq.n	8005996 <cleanup_stdio+0x1e>
 8005990:	4620      	mov	r0, r4
 8005992:	f000 fe07 	bl	80065a4 <_fflush_r>
 8005996:	68e1      	ldr	r1, [r4, #12]
 8005998:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <cleanup_stdio+0x3c>)
 800599a:	4299      	cmp	r1, r3
 800599c:	d004      	beq.n	80059a8 <cleanup_stdio+0x30>
 800599e:	4620      	mov	r0, r4
 80059a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059a4:	f000 bdfe 	b.w	80065a4 <_fflush_r>
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	bf00      	nop
 80059ac:	200004f0 	.word	0x200004f0
 80059b0:	20000558 	.word	0x20000558
 80059b4:	200005c0 	.word	0x200005c0

080059b8 <global_stdio_init.part.0>:
 80059b8:	b510      	push	{r4, lr}
 80059ba:	4b0b      	ldr	r3, [pc, #44]	@ (80059e8 <global_stdio_init.part.0+0x30>)
 80059bc:	4c0b      	ldr	r4, [pc, #44]	@ (80059ec <global_stdio_init.part.0+0x34>)
 80059be:	4a0c      	ldr	r2, [pc, #48]	@ (80059f0 <global_stdio_init.part.0+0x38>)
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	4620      	mov	r0, r4
 80059c4:	2200      	movs	r2, #0
 80059c6:	2104      	movs	r1, #4
 80059c8:	f7ff ff94 	bl	80058f4 <std>
 80059cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059d0:	2201      	movs	r2, #1
 80059d2:	2109      	movs	r1, #9
 80059d4:	f7ff ff8e 	bl	80058f4 <std>
 80059d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059dc:	2202      	movs	r2, #2
 80059de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e2:	2112      	movs	r1, #18
 80059e4:	f7ff bf86 	b.w	80058f4 <std>
 80059e8:	20000628 	.word	0x20000628
 80059ec:	200004f0 	.word	0x200004f0
 80059f0:	08005961 	.word	0x08005961

080059f4 <__sfp_lock_acquire>:
 80059f4:	4801      	ldr	r0, [pc, #4]	@ (80059fc <__sfp_lock_acquire+0x8>)
 80059f6:	f000 b94c 	b.w	8005c92 <__retarget_lock_acquire_recursive>
 80059fa:	bf00      	nop
 80059fc:	20000631 	.word	0x20000631

08005a00 <__sfp_lock_release>:
 8005a00:	4801      	ldr	r0, [pc, #4]	@ (8005a08 <__sfp_lock_release+0x8>)
 8005a02:	f000 b947 	b.w	8005c94 <__retarget_lock_release_recursive>
 8005a06:	bf00      	nop
 8005a08:	20000631 	.word	0x20000631

08005a0c <__sinit>:
 8005a0c:	b510      	push	{r4, lr}
 8005a0e:	4604      	mov	r4, r0
 8005a10:	f7ff fff0 	bl	80059f4 <__sfp_lock_acquire>
 8005a14:	6a23      	ldr	r3, [r4, #32]
 8005a16:	b11b      	cbz	r3, 8005a20 <__sinit+0x14>
 8005a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a1c:	f7ff bff0 	b.w	8005a00 <__sfp_lock_release>
 8005a20:	4b04      	ldr	r3, [pc, #16]	@ (8005a34 <__sinit+0x28>)
 8005a22:	6223      	str	r3, [r4, #32]
 8005a24:	4b04      	ldr	r3, [pc, #16]	@ (8005a38 <__sinit+0x2c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1f5      	bne.n	8005a18 <__sinit+0xc>
 8005a2c:	f7ff ffc4 	bl	80059b8 <global_stdio_init.part.0>
 8005a30:	e7f2      	b.n	8005a18 <__sinit+0xc>
 8005a32:	bf00      	nop
 8005a34:	08005979 	.word	0x08005979
 8005a38:	20000628 	.word	0x20000628

08005a3c <_fwalk_sglue>:
 8005a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a40:	4607      	mov	r7, r0
 8005a42:	4688      	mov	r8, r1
 8005a44:	4614      	mov	r4, r2
 8005a46:	2600      	movs	r6, #0
 8005a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a50:	d505      	bpl.n	8005a5e <_fwalk_sglue+0x22>
 8005a52:	6824      	ldr	r4, [r4, #0]
 8005a54:	2c00      	cmp	r4, #0
 8005a56:	d1f7      	bne.n	8005a48 <_fwalk_sglue+0xc>
 8005a58:	4630      	mov	r0, r6
 8005a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a5e:	89ab      	ldrh	r3, [r5, #12]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d907      	bls.n	8005a74 <_fwalk_sglue+0x38>
 8005a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	d003      	beq.n	8005a74 <_fwalk_sglue+0x38>
 8005a6c:	4629      	mov	r1, r5
 8005a6e:	4638      	mov	r0, r7
 8005a70:	47c0      	blx	r8
 8005a72:	4306      	orrs	r6, r0
 8005a74:	3568      	adds	r5, #104	@ 0x68
 8005a76:	e7e9      	b.n	8005a4c <_fwalk_sglue+0x10>

08005a78 <siprintf>:
 8005a78:	b40e      	push	{r1, r2, r3}
 8005a7a:	b510      	push	{r4, lr}
 8005a7c:	b09d      	sub	sp, #116	@ 0x74
 8005a7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a80:	9002      	str	r0, [sp, #8]
 8005a82:	9006      	str	r0, [sp, #24]
 8005a84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a88:	480a      	ldr	r0, [pc, #40]	@ (8005ab4 <siprintf+0x3c>)
 8005a8a:	9107      	str	r1, [sp, #28]
 8005a8c:	9104      	str	r1, [sp, #16]
 8005a8e:	490a      	ldr	r1, [pc, #40]	@ (8005ab8 <siprintf+0x40>)
 8005a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a94:	9105      	str	r1, [sp, #20]
 8005a96:	2400      	movs	r4, #0
 8005a98:	a902      	add	r1, sp, #8
 8005a9a:	6800      	ldr	r0, [r0, #0]
 8005a9c:	9301      	str	r3, [sp, #4]
 8005a9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005aa0:	f000 fa74 	bl	8005f8c <_svfiprintf_r>
 8005aa4:	9b02      	ldr	r3, [sp, #8]
 8005aa6:	701c      	strb	r4, [r3, #0]
 8005aa8:	b01d      	add	sp, #116	@ 0x74
 8005aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aae:	b003      	add	sp, #12
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	20000030 	.word	0x20000030
 8005ab8:	ffff0208 	.word	0xffff0208

08005abc <__sread>:
 8005abc:	b510      	push	{r4, lr}
 8005abe:	460c      	mov	r4, r1
 8005ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac4:	f000 f896 	bl	8005bf4 <_read_r>
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	bfab      	itete	ge
 8005acc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ace:	89a3      	ldrhlt	r3, [r4, #12]
 8005ad0:	181b      	addge	r3, r3, r0
 8005ad2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ad6:	bfac      	ite	ge
 8005ad8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ada:	81a3      	strhlt	r3, [r4, #12]
 8005adc:	bd10      	pop	{r4, pc}

08005ade <__swrite>:
 8005ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae2:	461f      	mov	r7, r3
 8005ae4:	898b      	ldrh	r3, [r1, #12]
 8005ae6:	05db      	lsls	r3, r3, #23
 8005ae8:	4605      	mov	r5, r0
 8005aea:	460c      	mov	r4, r1
 8005aec:	4616      	mov	r6, r2
 8005aee:	d505      	bpl.n	8005afc <__swrite+0x1e>
 8005af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af4:	2302      	movs	r3, #2
 8005af6:	2200      	movs	r2, #0
 8005af8:	f000 f86a 	bl	8005bd0 <_lseek_r>
 8005afc:	89a3      	ldrh	r3, [r4, #12]
 8005afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b06:	81a3      	strh	r3, [r4, #12]
 8005b08:	4632      	mov	r2, r6
 8005b0a:	463b      	mov	r3, r7
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b12:	f000 b881 	b.w	8005c18 <_write_r>

08005b16 <__sseek>:
 8005b16:	b510      	push	{r4, lr}
 8005b18:	460c      	mov	r4, r1
 8005b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b1e:	f000 f857 	bl	8005bd0 <_lseek_r>
 8005b22:	1c43      	adds	r3, r0, #1
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	bf15      	itete	ne
 8005b28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b32:	81a3      	strheq	r3, [r4, #12]
 8005b34:	bf18      	it	ne
 8005b36:	81a3      	strhne	r3, [r4, #12]
 8005b38:	bd10      	pop	{r4, pc}

08005b3a <__sclose>:
 8005b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3e:	f000 b825 	b.w	8005b8c <_close_r>

08005b42 <memset>:
 8005b42:	4402      	add	r2, r0
 8005b44:	4603      	mov	r3, r0
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d100      	bne.n	8005b4c <memset+0xa>
 8005b4a:	4770      	bx	lr
 8005b4c:	f803 1b01 	strb.w	r1, [r3], #1
 8005b50:	e7f9      	b.n	8005b46 <memset+0x4>
	...

08005b54 <time>:
 8005b54:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 8005b56:	4b0c      	ldr	r3, [pc, #48]	@ (8005b88 <time+0x34>)
 8005b58:	f04f 36ff 	mov.w	r6, #4294967295
 8005b5c:	f04f 37ff 	mov.w	r7, #4294967295
 8005b60:	4669      	mov	r1, sp
 8005b62:	4604      	mov	r4, r0
 8005b64:	2200      	movs	r2, #0
 8005b66:	6818      	ldr	r0, [r3, #0]
 8005b68:	e9cd 6700 	strd	r6, r7, [sp]
 8005b6c:	f000 f81e 	bl	8005bac <_gettimeofday_r>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	bfb8      	it	lt
 8005b74:	e9cd 6700 	strdlt	r6, r7, [sp]
 8005b78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b7c:	b10c      	cbz	r4, 8005b82 <time+0x2e>
 8005b7e:	e9c4 0100 	strd	r0, r1, [r4]
 8005b82:	b004      	add	sp, #16
 8005b84:	bdd0      	pop	{r4, r6, r7, pc}
 8005b86:	bf00      	nop
 8005b88:	20000030 	.word	0x20000030

08005b8c <_close_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	4d06      	ldr	r5, [pc, #24]	@ (8005ba8 <_close_r+0x1c>)
 8005b90:	2300      	movs	r3, #0
 8005b92:	4604      	mov	r4, r0
 8005b94:	4608      	mov	r0, r1
 8005b96:	602b      	str	r3, [r5, #0]
 8005b98:	f7fd fb2e 	bl	80031f8 <_close>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_close_r+0x1a>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_close_r+0x1a>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	2000062c 	.word	0x2000062c

08005bac <_gettimeofday_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	4d07      	ldr	r5, [pc, #28]	@ (8005bcc <_gettimeofday_r+0x20>)
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	602b      	str	r3, [r5, #0]
 8005bba:	f001 f83f 	bl	8006c3c <_gettimeofday>
 8005bbe:	1c43      	adds	r3, r0, #1
 8005bc0:	d102      	bne.n	8005bc8 <_gettimeofday_r+0x1c>
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	b103      	cbz	r3, 8005bc8 <_gettimeofday_r+0x1c>
 8005bc6:	6023      	str	r3, [r4, #0]
 8005bc8:	bd38      	pop	{r3, r4, r5, pc}
 8005bca:	bf00      	nop
 8005bcc:	2000062c 	.word	0x2000062c

08005bd0 <_lseek_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	4d07      	ldr	r5, [pc, #28]	@ (8005bf0 <_lseek_r+0x20>)
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	4608      	mov	r0, r1
 8005bd8:	4611      	mov	r1, r2
 8005bda:	2200      	movs	r2, #0
 8005bdc:	602a      	str	r2, [r5, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	f7fd fb31 	bl	8003246 <_lseek>
 8005be4:	1c43      	adds	r3, r0, #1
 8005be6:	d102      	bne.n	8005bee <_lseek_r+0x1e>
 8005be8:	682b      	ldr	r3, [r5, #0]
 8005bea:	b103      	cbz	r3, 8005bee <_lseek_r+0x1e>
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	bd38      	pop	{r3, r4, r5, pc}
 8005bf0:	2000062c 	.word	0x2000062c

08005bf4 <_read_r>:
 8005bf4:	b538      	push	{r3, r4, r5, lr}
 8005bf6:	4d07      	ldr	r5, [pc, #28]	@ (8005c14 <_read_r+0x20>)
 8005bf8:	4604      	mov	r4, r0
 8005bfa:	4608      	mov	r0, r1
 8005bfc:	4611      	mov	r1, r2
 8005bfe:	2200      	movs	r2, #0
 8005c00:	602a      	str	r2, [r5, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	f7fd fabf 	bl	8003186 <_read>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	d102      	bne.n	8005c12 <_read_r+0x1e>
 8005c0c:	682b      	ldr	r3, [r5, #0]
 8005c0e:	b103      	cbz	r3, 8005c12 <_read_r+0x1e>
 8005c10:	6023      	str	r3, [r4, #0]
 8005c12:	bd38      	pop	{r3, r4, r5, pc}
 8005c14:	2000062c 	.word	0x2000062c

08005c18 <_write_r>:
 8005c18:	b538      	push	{r3, r4, r5, lr}
 8005c1a:	4d07      	ldr	r5, [pc, #28]	@ (8005c38 <_write_r+0x20>)
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	4608      	mov	r0, r1
 8005c20:	4611      	mov	r1, r2
 8005c22:	2200      	movs	r2, #0
 8005c24:	602a      	str	r2, [r5, #0]
 8005c26:	461a      	mov	r2, r3
 8005c28:	f7fd faca 	bl	80031c0 <_write>
 8005c2c:	1c43      	adds	r3, r0, #1
 8005c2e:	d102      	bne.n	8005c36 <_write_r+0x1e>
 8005c30:	682b      	ldr	r3, [r5, #0]
 8005c32:	b103      	cbz	r3, 8005c36 <_write_r+0x1e>
 8005c34:	6023      	str	r3, [r4, #0]
 8005c36:	bd38      	pop	{r3, r4, r5, pc}
 8005c38:	2000062c 	.word	0x2000062c

08005c3c <__errno>:
 8005c3c:	4b01      	ldr	r3, [pc, #4]	@ (8005c44 <__errno+0x8>)
 8005c3e:	6818      	ldr	r0, [r3, #0]
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	20000030 	.word	0x20000030

08005c48 <__libc_init_array>:
 8005c48:	b570      	push	{r4, r5, r6, lr}
 8005c4a:	4d0d      	ldr	r5, [pc, #52]	@ (8005c80 <__libc_init_array+0x38>)
 8005c4c:	4c0d      	ldr	r4, [pc, #52]	@ (8005c84 <__libc_init_array+0x3c>)
 8005c4e:	1b64      	subs	r4, r4, r5
 8005c50:	10a4      	asrs	r4, r4, #2
 8005c52:	2600      	movs	r6, #0
 8005c54:	42a6      	cmp	r6, r4
 8005c56:	d109      	bne.n	8005c6c <__libc_init_array+0x24>
 8005c58:	4d0b      	ldr	r5, [pc, #44]	@ (8005c88 <__libc_init_array+0x40>)
 8005c5a:	4c0c      	ldr	r4, [pc, #48]	@ (8005c8c <__libc_init_array+0x44>)
 8005c5c:	f000 fff6 	bl	8006c4c <_init>
 8005c60:	1b64      	subs	r4, r4, r5
 8005c62:	10a4      	asrs	r4, r4, #2
 8005c64:	2600      	movs	r6, #0
 8005c66:	42a6      	cmp	r6, r4
 8005c68:	d105      	bne.n	8005c76 <__libc_init_array+0x2e>
 8005c6a:	bd70      	pop	{r4, r5, r6, pc}
 8005c6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c70:	4798      	blx	r3
 8005c72:	3601      	adds	r6, #1
 8005c74:	e7ee      	b.n	8005c54 <__libc_init_array+0xc>
 8005c76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c7a:	4798      	blx	r3
 8005c7c:	3601      	adds	r6, #1
 8005c7e:	e7f2      	b.n	8005c66 <__libc_init_array+0x1e>
 8005c80:	0800858c 	.word	0x0800858c
 8005c84:	0800858c 	.word	0x0800858c
 8005c88:	0800858c 	.word	0x0800858c
 8005c8c:	08008590 	.word	0x08008590

08005c90 <__retarget_lock_init_recursive>:
 8005c90:	4770      	bx	lr

08005c92 <__retarget_lock_acquire_recursive>:
 8005c92:	4770      	bx	lr

08005c94 <__retarget_lock_release_recursive>:
 8005c94:	4770      	bx	lr
	...

08005c98 <__assert_func>:
 8005c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c9a:	4614      	mov	r4, r2
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4b09      	ldr	r3, [pc, #36]	@ (8005cc4 <__assert_func+0x2c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4605      	mov	r5, r0
 8005ca4:	68d8      	ldr	r0, [r3, #12]
 8005ca6:	b14c      	cbz	r4, 8005cbc <__assert_func+0x24>
 8005ca8:	4b07      	ldr	r3, [pc, #28]	@ (8005cc8 <__assert_func+0x30>)
 8005caa:	9100      	str	r1, [sp, #0]
 8005cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005cb0:	4906      	ldr	r1, [pc, #24]	@ (8005ccc <__assert_func+0x34>)
 8005cb2:	462b      	mov	r3, r5
 8005cb4:	f000 fc9e 	bl	80065f4 <fiprintf>
 8005cb8:	f000 fce6 	bl	8006688 <abort>
 8005cbc:	4b04      	ldr	r3, [pc, #16]	@ (8005cd0 <__assert_func+0x38>)
 8005cbe:	461c      	mov	r4, r3
 8005cc0:	e7f3      	b.n	8005caa <__assert_func+0x12>
 8005cc2:	bf00      	nop
 8005cc4:	20000030 	.word	0x20000030
 8005cc8:	08008513 	.word	0x08008513
 8005ccc:	08008520 	.word	0x08008520
 8005cd0:	0800854e 	.word	0x0800854e

08005cd4 <_free_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4605      	mov	r5, r0
 8005cd8:	2900      	cmp	r1, #0
 8005cda:	d041      	beq.n	8005d60 <_free_r+0x8c>
 8005cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ce0:	1f0c      	subs	r4, r1, #4
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	bfb8      	it	lt
 8005ce6:	18e4      	addlt	r4, r4, r3
 8005ce8:	f000 f8e8 	bl	8005ebc <__malloc_lock>
 8005cec:	4a1d      	ldr	r2, [pc, #116]	@ (8005d64 <_free_r+0x90>)
 8005cee:	6813      	ldr	r3, [r2, #0]
 8005cf0:	b933      	cbnz	r3, 8005d00 <_free_r+0x2c>
 8005cf2:	6063      	str	r3, [r4, #4]
 8005cf4:	6014      	str	r4, [r2, #0]
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cfc:	f000 b8e4 	b.w	8005ec8 <__malloc_unlock>
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	d908      	bls.n	8005d16 <_free_r+0x42>
 8005d04:	6820      	ldr	r0, [r4, #0]
 8005d06:	1821      	adds	r1, r4, r0
 8005d08:	428b      	cmp	r3, r1
 8005d0a:	bf01      	itttt	eq
 8005d0c:	6819      	ldreq	r1, [r3, #0]
 8005d0e:	685b      	ldreq	r3, [r3, #4]
 8005d10:	1809      	addeq	r1, r1, r0
 8005d12:	6021      	streq	r1, [r4, #0]
 8005d14:	e7ed      	b.n	8005cf2 <_free_r+0x1e>
 8005d16:	461a      	mov	r2, r3
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	b10b      	cbz	r3, 8005d20 <_free_r+0x4c>
 8005d1c:	42a3      	cmp	r3, r4
 8005d1e:	d9fa      	bls.n	8005d16 <_free_r+0x42>
 8005d20:	6811      	ldr	r1, [r2, #0]
 8005d22:	1850      	adds	r0, r2, r1
 8005d24:	42a0      	cmp	r0, r4
 8005d26:	d10b      	bne.n	8005d40 <_free_r+0x6c>
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	4401      	add	r1, r0
 8005d2c:	1850      	adds	r0, r2, r1
 8005d2e:	4283      	cmp	r3, r0
 8005d30:	6011      	str	r1, [r2, #0]
 8005d32:	d1e0      	bne.n	8005cf6 <_free_r+0x22>
 8005d34:	6818      	ldr	r0, [r3, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	6053      	str	r3, [r2, #4]
 8005d3a:	4408      	add	r0, r1
 8005d3c:	6010      	str	r0, [r2, #0]
 8005d3e:	e7da      	b.n	8005cf6 <_free_r+0x22>
 8005d40:	d902      	bls.n	8005d48 <_free_r+0x74>
 8005d42:	230c      	movs	r3, #12
 8005d44:	602b      	str	r3, [r5, #0]
 8005d46:	e7d6      	b.n	8005cf6 <_free_r+0x22>
 8005d48:	6820      	ldr	r0, [r4, #0]
 8005d4a:	1821      	adds	r1, r4, r0
 8005d4c:	428b      	cmp	r3, r1
 8005d4e:	bf04      	itt	eq
 8005d50:	6819      	ldreq	r1, [r3, #0]
 8005d52:	685b      	ldreq	r3, [r3, #4]
 8005d54:	6063      	str	r3, [r4, #4]
 8005d56:	bf04      	itt	eq
 8005d58:	1809      	addeq	r1, r1, r0
 8005d5a:	6021      	streq	r1, [r4, #0]
 8005d5c:	6054      	str	r4, [r2, #4]
 8005d5e:	e7ca      	b.n	8005cf6 <_free_r+0x22>
 8005d60:	bd38      	pop	{r3, r4, r5, pc}
 8005d62:	bf00      	nop
 8005d64:	20000638 	.word	0x20000638

08005d68 <malloc>:
 8005d68:	4b02      	ldr	r3, [pc, #8]	@ (8005d74 <malloc+0xc>)
 8005d6a:	4601      	mov	r1, r0
 8005d6c:	6818      	ldr	r0, [r3, #0]
 8005d6e:	f000 b825 	b.w	8005dbc <_malloc_r>
 8005d72:	bf00      	nop
 8005d74:	20000030 	.word	0x20000030

08005d78 <sbrk_aligned>:
 8005d78:	b570      	push	{r4, r5, r6, lr}
 8005d7a:	4e0f      	ldr	r6, [pc, #60]	@ (8005db8 <sbrk_aligned+0x40>)
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	6831      	ldr	r1, [r6, #0]
 8005d80:	4605      	mov	r5, r0
 8005d82:	b911      	cbnz	r1, 8005d8a <sbrk_aligned+0x12>
 8005d84:	f000 fc62 	bl	800664c <_sbrk_r>
 8005d88:	6030      	str	r0, [r6, #0]
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	4628      	mov	r0, r5
 8005d8e:	f000 fc5d 	bl	800664c <_sbrk_r>
 8005d92:	1c43      	adds	r3, r0, #1
 8005d94:	d103      	bne.n	8005d9e <sbrk_aligned+0x26>
 8005d96:	f04f 34ff 	mov.w	r4, #4294967295
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	bd70      	pop	{r4, r5, r6, pc}
 8005d9e:	1cc4      	adds	r4, r0, #3
 8005da0:	f024 0403 	bic.w	r4, r4, #3
 8005da4:	42a0      	cmp	r0, r4
 8005da6:	d0f8      	beq.n	8005d9a <sbrk_aligned+0x22>
 8005da8:	1a21      	subs	r1, r4, r0
 8005daa:	4628      	mov	r0, r5
 8005dac:	f000 fc4e 	bl	800664c <_sbrk_r>
 8005db0:	3001      	adds	r0, #1
 8005db2:	d1f2      	bne.n	8005d9a <sbrk_aligned+0x22>
 8005db4:	e7ef      	b.n	8005d96 <sbrk_aligned+0x1e>
 8005db6:	bf00      	nop
 8005db8:	20000634 	.word	0x20000634

08005dbc <_malloc_r>:
 8005dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dc0:	1ccd      	adds	r5, r1, #3
 8005dc2:	f025 0503 	bic.w	r5, r5, #3
 8005dc6:	3508      	adds	r5, #8
 8005dc8:	2d0c      	cmp	r5, #12
 8005dca:	bf38      	it	cc
 8005dcc:	250c      	movcc	r5, #12
 8005dce:	2d00      	cmp	r5, #0
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	db01      	blt.n	8005dd8 <_malloc_r+0x1c>
 8005dd4:	42a9      	cmp	r1, r5
 8005dd6:	d904      	bls.n	8005de2 <_malloc_r+0x26>
 8005dd8:	230c      	movs	r3, #12
 8005dda:	6033      	str	r3, [r6, #0]
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005de2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005eb8 <_malloc_r+0xfc>
 8005de6:	f000 f869 	bl	8005ebc <__malloc_lock>
 8005dea:	f8d8 3000 	ldr.w	r3, [r8]
 8005dee:	461c      	mov	r4, r3
 8005df0:	bb44      	cbnz	r4, 8005e44 <_malloc_r+0x88>
 8005df2:	4629      	mov	r1, r5
 8005df4:	4630      	mov	r0, r6
 8005df6:	f7ff ffbf 	bl	8005d78 <sbrk_aligned>
 8005dfa:	1c43      	adds	r3, r0, #1
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	d158      	bne.n	8005eb2 <_malloc_r+0xf6>
 8005e00:	f8d8 4000 	ldr.w	r4, [r8]
 8005e04:	4627      	mov	r7, r4
 8005e06:	2f00      	cmp	r7, #0
 8005e08:	d143      	bne.n	8005e92 <_malloc_r+0xd6>
 8005e0a:	2c00      	cmp	r4, #0
 8005e0c:	d04b      	beq.n	8005ea6 <_malloc_r+0xea>
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	4639      	mov	r1, r7
 8005e12:	4630      	mov	r0, r6
 8005e14:	eb04 0903 	add.w	r9, r4, r3
 8005e18:	f000 fc18 	bl	800664c <_sbrk_r>
 8005e1c:	4581      	cmp	r9, r0
 8005e1e:	d142      	bne.n	8005ea6 <_malloc_r+0xea>
 8005e20:	6821      	ldr	r1, [r4, #0]
 8005e22:	1a6d      	subs	r5, r5, r1
 8005e24:	4629      	mov	r1, r5
 8005e26:	4630      	mov	r0, r6
 8005e28:	f7ff ffa6 	bl	8005d78 <sbrk_aligned>
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	d03a      	beq.n	8005ea6 <_malloc_r+0xea>
 8005e30:	6823      	ldr	r3, [r4, #0]
 8005e32:	442b      	add	r3, r5
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	f8d8 3000 	ldr.w	r3, [r8]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	bb62      	cbnz	r2, 8005e98 <_malloc_r+0xdc>
 8005e3e:	f8c8 7000 	str.w	r7, [r8]
 8005e42:	e00f      	b.n	8005e64 <_malloc_r+0xa8>
 8005e44:	6822      	ldr	r2, [r4, #0]
 8005e46:	1b52      	subs	r2, r2, r5
 8005e48:	d420      	bmi.n	8005e8c <_malloc_r+0xd0>
 8005e4a:	2a0b      	cmp	r2, #11
 8005e4c:	d917      	bls.n	8005e7e <_malloc_r+0xc2>
 8005e4e:	1961      	adds	r1, r4, r5
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	6025      	str	r5, [r4, #0]
 8005e54:	bf18      	it	ne
 8005e56:	6059      	strne	r1, [r3, #4]
 8005e58:	6863      	ldr	r3, [r4, #4]
 8005e5a:	bf08      	it	eq
 8005e5c:	f8c8 1000 	streq.w	r1, [r8]
 8005e60:	5162      	str	r2, [r4, r5]
 8005e62:	604b      	str	r3, [r1, #4]
 8005e64:	4630      	mov	r0, r6
 8005e66:	f000 f82f 	bl	8005ec8 <__malloc_unlock>
 8005e6a:	f104 000b 	add.w	r0, r4, #11
 8005e6e:	1d23      	adds	r3, r4, #4
 8005e70:	f020 0007 	bic.w	r0, r0, #7
 8005e74:	1ac2      	subs	r2, r0, r3
 8005e76:	bf1c      	itt	ne
 8005e78:	1a1b      	subne	r3, r3, r0
 8005e7a:	50a3      	strne	r3, [r4, r2]
 8005e7c:	e7af      	b.n	8005dde <_malloc_r+0x22>
 8005e7e:	6862      	ldr	r2, [r4, #4]
 8005e80:	42a3      	cmp	r3, r4
 8005e82:	bf0c      	ite	eq
 8005e84:	f8c8 2000 	streq.w	r2, [r8]
 8005e88:	605a      	strne	r2, [r3, #4]
 8005e8a:	e7eb      	b.n	8005e64 <_malloc_r+0xa8>
 8005e8c:	4623      	mov	r3, r4
 8005e8e:	6864      	ldr	r4, [r4, #4]
 8005e90:	e7ae      	b.n	8005df0 <_malloc_r+0x34>
 8005e92:	463c      	mov	r4, r7
 8005e94:	687f      	ldr	r7, [r7, #4]
 8005e96:	e7b6      	b.n	8005e06 <_malloc_r+0x4a>
 8005e98:	461a      	mov	r2, r3
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	42a3      	cmp	r3, r4
 8005e9e:	d1fb      	bne.n	8005e98 <_malloc_r+0xdc>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	6053      	str	r3, [r2, #4]
 8005ea4:	e7de      	b.n	8005e64 <_malloc_r+0xa8>
 8005ea6:	230c      	movs	r3, #12
 8005ea8:	6033      	str	r3, [r6, #0]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f000 f80c 	bl	8005ec8 <__malloc_unlock>
 8005eb0:	e794      	b.n	8005ddc <_malloc_r+0x20>
 8005eb2:	6005      	str	r5, [r0, #0]
 8005eb4:	e7d6      	b.n	8005e64 <_malloc_r+0xa8>
 8005eb6:	bf00      	nop
 8005eb8:	20000638 	.word	0x20000638

08005ebc <__malloc_lock>:
 8005ebc:	4801      	ldr	r0, [pc, #4]	@ (8005ec4 <__malloc_lock+0x8>)
 8005ebe:	f7ff bee8 	b.w	8005c92 <__retarget_lock_acquire_recursive>
 8005ec2:	bf00      	nop
 8005ec4:	20000630 	.word	0x20000630

08005ec8 <__malloc_unlock>:
 8005ec8:	4801      	ldr	r0, [pc, #4]	@ (8005ed0 <__malloc_unlock+0x8>)
 8005eca:	f7ff bee3 	b.w	8005c94 <__retarget_lock_release_recursive>
 8005ece:	bf00      	nop
 8005ed0:	20000630 	.word	0x20000630

08005ed4 <__ssputs_r>:
 8005ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed8:	688e      	ldr	r6, [r1, #8]
 8005eda:	461f      	mov	r7, r3
 8005edc:	42be      	cmp	r6, r7
 8005ede:	680b      	ldr	r3, [r1, #0]
 8005ee0:	4682      	mov	sl, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	4690      	mov	r8, r2
 8005ee6:	d82d      	bhi.n	8005f44 <__ssputs_r+0x70>
 8005ee8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005eec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ef0:	d026      	beq.n	8005f40 <__ssputs_r+0x6c>
 8005ef2:	6965      	ldr	r5, [r4, #20]
 8005ef4:	6909      	ldr	r1, [r1, #16]
 8005ef6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005efa:	eba3 0901 	sub.w	r9, r3, r1
 8005efe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f02:	1c7b      	adds	r3, r7, #1
 8005f04:	444b      	add	r3, r9
 8005f06:	106d      	asrs	r5, r5, #1
 8005f08:	429d      	cmp	r5, r3
 8005f0a:	bf38      	it	cc
 8005f0c:	461d      	movcc	r5, r3
 8005f0e:	0553      	lsls	r3, r2, #21
 8005f10:	d527      	bpl.n	8005f62 <__ssputs_r+0x8e>
 8005f12:	4629      	mov	r1, r5
 8005f14:	f7ff ff52 	bl	8005dbc <_malloc_r>
 8005f18:	4606      	mov	r6, r0
 8005f1a:	b360      	cbz	r0, 8005f76 <__ssputs_r+0xa2>
 8005f1c:	6921      	ldr	r1, [r4, #16]
 8005f1e:	464a      	mov	r2, r9
 8005f20:	f000 fba4 	bl	800666c <memcpy>
 8005f24:	89a3      	ldrh	r3, [r4, #12]
 8005f26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f2e:	81a3      	strh	r3, [r4, #12]
 8005f30:	6126      	str	r6, [r4, #16]
 8005f32:	6165      	str	r5, [r4, #20]
 8005f34:	444e      	add	r6, r9
 8005f36:	eba5 0509 	sub.w	r5, r5, r9
 8005f3a:	6026      	str	r6, [r4, #0]
 8005f3c:	60a5      	str	r5, [r4, #8]
 8005f3e:	463e      	mov	r6, r7
 8005f40:	42be      	cmp	r6, r7
 8005f42:	d900      	bls.n	8005f46 <__ssputs_r+0x72>
 8005f44:	463e      	mov	r6, r7
 8005f46:	6820      	ldr	r0, [r4, #0]
 8005f48:	4632      	mov	r2, r6
 8005f4a:	4641      	mov	r1, r8
 8005f4c:	f000 fb64 	bl	8006618 <memmove>
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	1b9b      	subs	r3, r3, r6
 8005f54:	60a3      	str	r3, [r4, #8]
 8005f56:	6823      	ldr	r3, [r4, #0]
 8005f58:	4433      	add	r3, r6
 8005f5a:	6023      	str	r3, [r4, #0]
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f62:	462a      	mov	r2, r5
 8005f64:	f000 fb97 	bl	8006696 <_realloc_r>
 8005f68:	4606      	mov	r6, r0
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	d1e0      	bne.n	8005f30 <__ssputs_r+0x5c>
 8005f6e:	6921      	ldr	r1, [r4, #16]
 8005f70:	4650      	mov	r0, sl
 8005f72:	f7ff feaf 	bl	8005cd4 <_free_r>
 8005f76:	230c      	movs	r3, #12
 8005f78:	f8ca 3000 	str.w	r3, [sl]
 8005f7c:	89a3      	ldrh	r3, [r4, #12]
 8005f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f82:	81a3      	strh	r3, [r4, #12]
 8005f84:	f04f 30ff 	mov.w	r0, #4294967295
 8005f88:	e7e9      	b.n	8005f5e <__ssputs_r+0x8a>
	...

08005f8c <_svfiprintf_r>:
 8005f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	4698      	mov	r8, r3
 8005f92:	898b      	ldrh	r3, [r1, #12]
 8005f94:	061b      	lsls	r3, r3, #24
 8005f96:	b09d      	sub	sp, #116	@ 0x74
 8005f98:	4607      	mov	r7, r0
 8005f9a:	460d      	mov	r5, r1
 8005f9c:	4614      	mov	r4, r2
 8005f9e:	d510      	bpl.n	8005fc2 <_svfiprintf_r+0x36>
 8005fa0:	690b      	ldr	r3, [r1, #16]
 8005fa2:	b973      	cbnz	r3, 8005fc2 <_svfiprintf_r+0x36>
 8005fa4:	2140      	movs	r1, #64	@ 0x40
 8005fa6:	f7ff ff09 	bl	8005dbc <_malloc_r>
 8005faa:	6028      	str	r0, [r5, #0]
 8005fac:	6128      	str	r0, [r5, #16]
 8005fae:	b930      	cbnz	r0, 8005fbe <_svfiprintf_r+0x32>
 8005fb0:	230c      	movs	r3, #12
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb8:	b01d      	add	sp, #116	@ 0x74
 8005fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fbe:	2340      	movs	r3, #64	@ 0x40
 8005fc0:	616b      	str	r3, [r5, #20]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fc6:	2320      	movs	r3, #32
 8005fc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fd0:	2330      	movs	r3, #48	@ 0x30
 8005fd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006170 <_svfiprintf_r+0x1e4>
 8005fd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fda:	f04f 0901 	mov.w	r9, #1
 8005fde:	4623      	mov	r3, r4
 8005fe0:	469a      	mov	sl, r3
 8005fe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fe6:	b10a      	cbz	r2, 8005fec <_svfiprintf_r+0x60>
 8005fe8:	2a25      	cmp	r2, #37	@ 0x25
 8005fea:	d1f9      	bne.n	8005fe0 <_svfiprintf_r+0x54>
 8005fec:	ebba 0b04 	subs.w	fp, sl, r4
 8005ff0:	d00b      	beq.n	800600a <_svfiprintf_r+0x7e>
 8005ff2:	465b      	mov	r3, fp
 8005ff4:	4622      	mov	r2, r4
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff ff6b 	bl	8005ed4 <__ssputs_r>
 8005ffe:	3001      	adds	r0, #1
 8006000:	f000 80a7 	beq.w	8006152 <_svfiprintf_r+0x1c6>
 8006004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006006:	445a      	add	r2, fp
 8006008:	9209      	str	r2, [sp, #36]	@ 0x24
 800600a:	f89a 3000 	ldrb.w	r3, [sl]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 809f 	beq.w	8006152 <_svfiprintf_r+0x1c6>
 8006014:	2300      	movs	r3, #0
 8006016:	f04f 32ff 	mov.w	r2, #4294967295
 800601a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800601e:	f10a 0a01 	add.w	sl, sl, #1
 8006022:	9304      	str	r3, [sp, #16]
 8006024:	9307      	str	r3, [sp, #28]
 8006026:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800602a:	931a      	str	r3, [sp, #104]	@ 0x68
 800602c:	4654      	mov	r4, sl
 800602e:	2205      	movs	r2, #5
 8006030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006034:	484e      	ldr	r0, [pc, #312]	@ (8006170 <_svfiprintf_r+0x1e4>)
 8006036:	f7fa f8db 	bl	80001f0 <memchr>
 800603a:	9a04      	ldr	r2, [sp, #16]
 800603c:	b9d8      	cbnz	r0, 8006076 <_svfiprintf_r+0xea>
 800603e:	06d0      	lsls	r0, r2, #27
 8006040:	bf44      	itt	mi
 8006042:	2320      	movmi	r3, #32
 8006044:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006048:	0711      	lsls	r1, r2, #28
 800604a:	bf44      	itt	mi
 800604c:	232b      	movmi	r3, #43	@ 0x2b
 800604e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006052:	f89a 3000 	ldrb.w	r3, [sl]
 8006056:	2b2a      	cmp	r3, #42	@ 0x2a
 8006058:	d015      	beq.n	8006086 <_svfiprintf_r+0xfa>
 800605a:	9a07      	ldr	r2, [sp, #28]
 800605c:	4654      	mov	r4, sl
 800605e:	2000      	movs	r0, #0
 8006060:	f04f 0c0a 	mov.w	ip, #10
 8006064:	4621      	mov	r1, r4
 8006066:	f811 3b01 	ldrb.w	r3, [r1], #1
 800606a:	3b30      	subs	r3, #48	@ 0x30
 800606c:	2b09      	cmp	r3, #9
 800606e:	d94b      	bls.n	8006108 <_svfiprintf_r+0x17c>
 8006070:	b1b0      	cbz	r0, 80060a0 <_svfiprintf_r+0x114>
 8006072:	9207      	str	r2, [sp, #28]
 8006074:	e014      	b.n	80060a0 <_svfiprintf_r+0x114>
 8006076:	eba0 0308 	sub.w	r3, r0, r8
 800607a:	fa09 f303 	lsl.w	r3, r9, r3
 800607e:	4313      	orrs	r3, r2
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	46a2      	mov	sl, r4
 8006084:	e7d2      	b.n	800602c <_svfiprintf_r+0xa0>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	1d19      	adds	r1, r3, #4
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	9103      	str	r1, [sp, #12]
 800608e:	2b00      	cmp	r3, #0
 8006090:	bfbb      	ittet	lt
 8006092:	425b      	neglt	r3, r3
 8006094:	f042 0202 	orrlt.w	r2, r2, #2
 8006098:	9307      	strge	r3, [sp, #28]
 800609a:	9307      	strlt	r3, [sp, #28]
 800609c:	bfb8      	it	lt
 800609e:	9204      	strlt	r2, [sp, #16]
 80060a0:	7823      	ldrb	r3, [r4, #0]
 80060a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80060a4:	d10a      	bne.n	80060bc <_svfiprintf_r+0x130>
 80060a6:	7863      	ldrb	r3, [r4, #1]
 80060a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80060aa:	d132      	bne.n	8006112 <_svfiprintf_r+0x186>
 80060ac:	9b03      	ldr	r3, [sp, #12]
 80060ae:	1d1a      	adds	r2, r3, #4
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	9203      	str	r2, [sp, #12]
 80060b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060b8:	3402      	adds	r4, #2
 80060ba:	9305      	str	r3, [sp, #20]
 80060bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006180 <_svfiprintf_r+0x1f4>
 80060c0:	7821      	ldrb	r1, [r4, #0]
 80060c2:	2203      	movs	r2, #3
 80060c4:	4650      	mov	r0, sl
 80060c6:	f7fa f893 	bl	80001f0 <memchr>
 80060ca:	b138      	cbz	r0, 80060dc <_svfiprintf_r+0x150>
 80060cc:	9b04      	ldr	r3, [sp, #16]
 80060ce:	eba0 000a 	sub.w	r0, r0, sl
 80060d2:	2240      	movs	r2, #64	@ 0x40
 80060d4:	4082      	lsls	r2, r0
 80060d6:	4313      	orrs	r3, r2
 80060d8:	3401      	adds	r4, #1
 80060da:	9304      	str	r3, [sp, #16]
 80060dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e0:	4824      	ldr	r0, [pc, #144]	@ (8006174 <_svfiprintf_r+0x1e8>)
 80060e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060e6:	2206      	movs	r2, #6
 80060e8:	f7fa f882 	bl	80001f0 <memchr>
 80060ec:	2800      	cmp	r0, #0
 80060ee:	d036      	beq.n	800615e <_svfiprintf_r+0x1d2>
 80060f0:	4b21      	ldr	r3, [pc, #132]	@ (8006178 <_svfiprintf_r+0x1ec>)
 80060f2:	bb1b      	cbnz	r3, 800613c <_svfiprintf_r+0x1b0>
 80060f4:	9b03      	ldr	r3, [sp, #12]
 80060f6:	3307      	adds	r3, #7
 80060f8:	f023 0307 	bic.w	r3, r3, #7
 80060fc:	3308      	adds	r3, #8
 80060fe:	9303      	str	r3, [sp, #12]
 8006100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006102:	4433      	add	r3, r6
 8006104:	9309      	str	r3, [sp, #36]	@ 0x24
 8006106:	e76a      	b.n	8005fde <_svfiprintf_r+0x52>
 8006108:	fb0c 3202 	mla	r2, ip, r2, r3
 800610c:	460c      	mov	r4, r1
 800610e:	2001      	movs	r0, #1
 8006110:	e7a8      	b.n	8006064 <_svfiprintf_r+0xd8>
 8006112:	2300      	movs	r3, #0
 8006114:	3401      	adds	r4, #1
 8006116:	9305      	str	r3, [sp, #20]
 8006118:	4619      	mov	r1, r3
 800611a:	f04f 0c0a 	mov.w	ip, #10
 800611e:	4620      	mov	r0, r4
 8006120:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006124:	3a30      	subs	r2, #48	@ 0x30
 8006126:	2a09      	cmp	r2, #9
 8006128:	d903      	bls.n	8006132 <_svfiprintf_r+0x1a6>
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0c6      	beq.n	80060bc <_svfiprintf_r+0x130>
 800612e:	9105      	str	r1, [sp, #20]
 8006130:	e7c4      	b.n	80060bc <_svfiprintf_r+0x130>
 8006132:	fb0c 2101 	mla	r1, ip, r1, r2
 8006136:	4604      	mov	r4, r0
 8006138:	2301      	movs	r3, #1
 800613a:	e7f0      	b.n	800611e <_svfiprintf_r+0x192>
 800613c:	ab03      	add	r3, sp, #12
 800613e:	9300      	str	r3, [sp, #0]
 8006140:	462a      	mov	r2, r5
 8006142:	4b0e      	ldr	r3, [pc, #56]	@ (800617c <_svfiprintf_r+0x1f0>)
 8006144:	a904      	add	r1, sp, #16
 8006146:	4638      	mov	r0, r7
 8006148:	f3af 8000 	nop.w
 800614c:	1c42      	adds	r2, r0, #1
 800614e:	4606      	mov	r6, r0
 8006150:	d1d6      	bne.n	8006100 <_svfiprintf_r+0x174>
 8006152:	89ab      	ldrh	r3, [r5, #12]
 8006154:	065b      	lsls	r3, r3, #25
 8006156:	f53f af2d 	bmi.w	8005fb4 <_svfiprintf_r+0x28>
 800615a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800615c:	e72c      	b.n	8005fb8 <_svfiprintf_r+0x2c>
 800615e:	ab03      	add	r3, sp, #12
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	462a      	mov	r2, r5
 8006164:	4b05      	ldr	r3, [pc, #20]	@ (800617c <_svfiprintf_r+0x1f0>)
 8006166:	a904      	add	r1, sp, #16
 8006168:	4638      	mov	r0, r7
 800616a:	f000 f879 	bl	8006260 <_printf_i>
 800616e:	e7ed      	b.n	800614c <_svfiprintf_r+0x1c0>
 8006170:	0800854f 	.word	0x0800854f
 8006174:	08008559 	.word	0x08008559
 8006178:	00000000 	.word	0x00000000
 800617c:	08005ed5 	.word	0x08005ed5
 8006180:	08008555 	.word	0x08008555

08006184 <_printf_common>:
 8006184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006188:	4616      	mov	r6, r2
 800618a:	4698      	mov	r8, r3
 800618c:	688a      	ldr	r2, [r1, #8]
 800618e:	690b      	ldr	r3, [r1, #16]
 8006190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006194:	4293      	cmp	r3, r2
 8006196:	bfb8      	it	lt
 8006198:	4613      	movlt	r3, r2
 800619a:	6033      	str	r3, [r6, #0]
 800619c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061a0:	4607      	mov	r7, r0
 80061a2:	460c      	mov	r4, r1
 80061a4:	b10a      	cbz	r2, 80061aa <_printf_common+0x26>
 80061a6:	3301      	adds	r3, #1
 80061a8:	6033      	str	r3, [r6, #0]
 80061aa:	6823      	ldr	r3, [r4, #0]
 80061ac:	0699      	lsls	r1, r3, #26
 80061ae:	bf42      	ittt	mi
 80061b0:	6833      	ldrmi	r3, [r6, #0]
 80061b2:	3302      	addmi	r3, #2
 80061b4:	6033      	strmi	r3, [r6, #0]
 80061b6:	6825      	ldr	r5, [r4, #0]
 80061b8:	f015 0506 	ands.w	r5, r5, #6
 80061bc:	d106      	bne.n	80061cc <_printf_common+0x48>
 80061be:	f104 0a19 	add.w	sl, r4, #25
 80061c2:	68e3      	ldr	r3, [r4, #12]
 80061c4:	6832      	ldr	r2, [r6, #0]
 80061c6:	1a9b      	subs	r3, r3, r2
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	dc26      	bgt.n	800621a <_printf_common+0x96>
 80061cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061d0:	6822      	ldr	r2, [r4, #0]
 80061d2:	3b00      	subs	r3, #0
 80061d4:	bf18      	it	ne
 80061d6:	2301      	movne	r3, #1
 80061d8:	0692      	lsls	r2, r2, #26
 80061da:	d42b      	bmi.n	8006234 <_printf_common+0xb0>
 80061dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061e0:	4641      	mov	r1, r8
 80061e2:	4638      	mov	r0, r7
 80061e4:	47c8      	blx	r9
 80061e6:	3001      	adds	r0, #1
 80061e8:	d01e      	beq.n	8006228 <_printf_common+0xa4>
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	6922      	ldr	r2, [r4, #16]
 80061ee:	f003 0306 	and.w	r3, r3, #6
 80061f2:	2b04      	cmp	r3, #4
 80061f4:	bf02      	ittt	eq
 80061f6:	68e5      	ldreq	r5, [r4, #12]
 80061f8:	6833      	ldreq	r3, [r6, #0]
 80061fa:	1aed      	subeq	r5, r5, r3
 80061fc:	68a3      	ldr	r3, [r4, #8]
 80061fe:	bf0c      	ite	eq
 8006200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006204:	2500      	movne	r5, #0
 8006206:	4293      	cmp	r3, r2
 8006208:	bfc4      	itt	gt
 800620a:	1a9b      	subgt	r3, r3, r2
 800620c:	18ed      	addgt	r5, r5, r3
 800620e:	2600      	movs	r6, #0
 8006210:	341a      	adds	r4, #26
 8006212:	42b5      	cmp	r5, r6
 8006214:	d11a      	bne.n	800624c <_printf_common+0xc8>
 8006216:	2000      	movs	r0, #0
 8006218:	e008      	b.n	800622c <_printf_common+0xa8>
 800621a:	2301      	movs	r3, #1
 800621c:	4652      	mov	r2, sl
 800621e:	4641      	mov	r1, r8
 8006220:	4638      	mov	r0, r7
 8006222:	47c8      	blx	r9
 8006224:	3001      	adds	r0, #1
 8006226:	d103      	bne.n	8006230 <_printf_common+0xac>
 8006228:	f04f 30ff 	mov.w	r0, #4294967295
 800622c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006230:	3501      	adds	r5, #1
 8006232:	e7c6      	b.n	80061c2 <_printf_common+0x3e>
 8006234:	18e1      	adds	r1, r4, r3
 8006236:	1c5a      	adds	r2, r3, #1
 8006238:	2030      	movs	r0, #48	@ 0x30
 800623a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800623e:	4422      	add	r2, r4
 8006240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006244:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006248:	3302      	adds	r3, #2
 800624a:	e7c7      	b.n	80061dc <_printf_common+0x58>
 800624c:	2301      	movs	r3, #1
 800624e:	4622      	mov	r2, r4
 8006250:	4641      	mov	r1, r8
 8006252:	4638      	mov	r0, r7
 8006254:	47c8      	blx	r9
 8006256:	3001      	adds	r0, #1
 8006258:	d0e6      	beq.n	8006228 <_printf_common+0xa4>
 800625a:	3601      	adds	r6, #1
 800625c:	e7d9      	b.n	8006212 <_printf_common+0x8e>
	...

08006260 <_printf_i>:
 8006260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006264:	7e0f      	ldrb	r7, [r1, #24]
 8006266:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006268:	2f78      	cmp	r7, #120	@ 0x78
 800626a:	4691      	mov	r9, r2
 800626c:	4680      	mov	r8, r0
 800626e:	460c      	mov	r4, r1
 8006270:	469a      	mov	sl, r3
 8006272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006276:	d807      	bhi.n	8006288 <_printf_i+0x28>
 8006278:	2f62      	cmp	r7, #98	@ 0x62
 800627a:	d80a      	bhi.n	8006292 <_printf_i+0x32>
 800627c:	2f00      	cmp	r7, #0
 800627e:	f000 80d1 	beq.w	8006424 <_printf_i+0x1c4>
 8006282:	2f58      	cmp	r7, #88	@ 0x58
 8006284:	f000 80b8 	beq.w	80063f8 <_printf_i+0x198>
 8006288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800628c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006290:	e03a      	b.n	8006308 <_printf_i+0xa8>
 8006292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006296:	2b15      	cmp	r3, #21
 8006298:	d8f6      	bhi.n	8006288 <_printf_i+0x28>
 800629a:	a101      	add	r1, pc, #4	@ (adr r1, 80062a0 <_printf_i+0x40>)
 800629c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062a0:	080062f9 	.word	0x080062f9
 80062a4:	0800630d 	.word	0x0800630d
 80062a8:	08006289 	.word	0x08006289
 80062ac:	08006289 	.word	0x08006289
 80062b0:	08006289 	.word	0x08006289
 80062b4:	08006289 	.word	0x08006289
 80062b8:	0800630d 	.word	0x0800630d
 80062bc:	08006289 	.word	0x08006289
 80062c0:	08006289 	.word	0x08006289
 80062c4:	08006289 	.word	0x08006289
 80062c8:	08006289 	.word	0x08006289
 80062cc:	0800640b 	.word	0x0800640b
 80062d0:	08006337 	.word	0x08006337
 80062d4:	080063c5 	.word	0x080063c5
 80062d8:	08006289 	.word	0x08006289
 80062dc:	08006289 	.word	0x08006289
 80062e0:	0800642d 	.word	0x0800642d
 80062e4:	08006289 	.word	0x08006289
 80062e8:	08006337 	.word	0x08006337
 80062ec:	08006289 	.word	0x08006289
 80062f0:	08006289 	.word	0x08006289
 80062f4:	080063cd 	.word	0x080063cd
 80062f8:	6833      	ldr	r3, [r6, #0]
 80062fa:	1d1a      	adds	r2, r3, #4
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	6032      	str	r2, [r6, #0]
 8006300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006308:	2301      	movs	r3, #1
 800630a:	e09c      	b.n	8006446 <_printf_i+0x1e6>
 800630c:	6833      	ldr	r3, [r6, #0]
 800630e:	6820      	ldr	r0, [r4, #0]
 8006310:	1d19      	adds	r1, r3, #4
 8006312:	6031      	str	r1, [r6, #0]
 8006314:	0606      	lsls	r6, r0, #24
 8006316:	d501      	bpl.n	800631c <_printf_i+0xbc>
 8006318:	681d      	ldr	r5, [r3, #0]
 800631a:	e003      	b.n	8006324 <_printf_i+0xc4>
 800631c:	0645      	lsls	r5, r0, #25
 800631e:	d5fb      	bpl.n	8006318 <_printf_i+0xb8>
 8006320:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006324:	2d00      	cmp	r5, #0
 8006326:	da03      	bge.n	8006330 <_printf_i+0xd0>
 8006328:	232d      	movs	r3, #45	@ 0x2d
 800632a:	426d      	negs	r5, r5
 800632c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006330:	4858      	ldr	r0, [pc, #352]	@ (8006494 <_printf_i+0x234>)
 8006332:	230a      	movs	r3, #10
 8006334:	e011      	b.n	800635a <_printf_i+0xfa>
 8006336:	6821      	ldr	r1, [r4, #0]
 8006338:	6833      	ldr	r3, [r6, #0]
 800633a:	0608      	lsls	r0, r1, #24
 800633c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006340:	d402      	bmi.n	8006348 <_printf_i+0xe8>
 8006342:	0649      	lsls	r1, r1, #25
 8006344:	bf48      	it	mi
 8006346:	b2ad      	uxthmi	r5, r5
 8006348:	2f6f      	cmp	r7, #111	@ 0x6f
 800634a:	4852      	ldr	r0, [pc, #328]	@ (8006494 <_printf_i+0x234>)
 800634c:	6033      	str	r3, [r6, #0]
 800634e:	bf14      	ite	ne
 8006350:	230a      	movne	r3, #10
 8006352:	2308      	moveq	r3, #8
 8006354:	2100      	movs	r1, #0
 8006356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800635a:	6866      	ldr	r6, [r4, #4]
 800635c:	60a6      	str	r6, [r4, #8]
 800635e:	2e00      	cmp	r6, #0
 8006360:	db05      	blt.n	800636e <_printf_i+0x10e>
 8006362:	6821      	ldr	r1, [r4, #0]
 8006364:	432e      	orrs	r6, r5
 8006366:	f021 0104 	bic.w	r1, r1, #4
 800636a:	6021      	str	r1, [r4, #0]
 800636c:	d04b      	beq.n	8006406 <_printf_i+0x1a6>
 800636e:	4616      	mov	r6, r2
 8006370:	fbb5 f1f3 	udiv	r1, r5, r3
 8006374:	fb03 5711 	mls	r7, r3, r1, r5
 8006378:	5dc7      	ldrb	r7, [r0, r7]
 800637a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800637e:	462f      	mov	r7, r5
 8006380:	42bb      	cmp	r3, r7
 8006382:	460d      	mov	r5, r1
 8006384:	d9f4      	bls.n	8006370 <_printf_i+0x110>
 8006386:	2b08      	cmp	r3, #8
 8006388:	d10b      	bne.n	80063a2 <_printf_i+0x142>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	07df      	lsls	r7, r3, #31
 800638e:	d508      	bpl.n	80063a2 <_printf_i+0x142>
 8006390:	6923      	ldr	r3, [r4, #16]
 8006392:	6861      	ldr	r1, [r4, #4]
 8006394:	4299      	cmp	r1, r3
 8006396:	bfde      	ittt	le
 8006398:	2330      	movle	r3, #48	@ 0x30
 800639a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800639e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063a2:	1b92      	subs	r2, r2, r6
 80063a4:	6122      	str	r2, [r4, #16]
 80063a6:	f8cd a000 	str.w	sl, [sp]
 80063aa:	464b      	mov	r3, r9
 80063ac:	aa03      	add	r2, sp, #12
 80063ae:	4621      	mov	r1, r4
 80063b0:	4640      	mov	r0, r8
 80063b2:	f7ff fee7 	bl	8006184 <_printf_common>
 80063b6:	3001      	adds	r0, #1
 80063b8:	d14a      	bne.n	8006450 <_printf_i+0x1f0>
 80063ba:	f04f 30ff 	mov.w	r0, #4294967295
 80063be:	b004      	add	sp, #16
 80063c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	f043 0320 	orr.w	r3, r3, #32
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	4832      	ldr	r0, [pc, #200]	@ (8006498 <_printf_i+0x238>)
 80063ce:	2778      	movs	r7, #120	@ 0x78
 80063d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063d4:	6823      	ldr	r3, [r4, #0]
 80063d6:	6831      	ldr	r1, [r6, #0]
 80063d8:	061f      	lsls	r7, r3, #24
 80063da:	f851 5b04 	ldr.w	r5, [r1], #4
 80063de:	d402      	bmi.n	80063e6 <_printf_i+0x186>
 80063e0:	065f      	lsls	r7, r3, #25
 80063e2:	bf48      	it	mi
 80063e4:	b2ad      	uxthmi	r5, r5
 80063e6:	6031      	str	r1, [r6, #0]
 80063e8:	07d9      	lsls	r1, r3, #31
 80063ea:	bf44      	itt	mi
 80063ec:	f043 0320 	orrmi.w	r3, r3, #32
 80063f0:	6023      	strmi	r3, [r4, #0]
 80063f2:	b11d      	cbz	r5, 80063fc <_printf_i+0x19c>
 80063f4:	2310      	movs	r3, #16
 80063f6:	e7ad      	b.n	8006354 <_printf_i+0xf4>
 80063f8:	4826      	ldr	r0, [pc, #152]	@ (8006494 <_printf_i+0x234>)
 80063fa:	e7e9      	b.n	80063d0 <_printf_i+0x170>
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	f023 0320 	bic.w	r3, r3, #32
 8006402:	6023      	str	r3, [r4, #0]
 8006404:	e7f6      	b.n	80063f4 <_printf_i+0x194>
 8006406:	4616      	mov	r6, r2
 8006408:	e7bd      	b.n	8006386 <_printf_i+0x126>
 800640a:	6833      	ldr	r3, [r6, #0]
 800640c:	6825      	ldr	r5, [r4, #0]
 800640e:	6961      	ldr	r1, [r4, #20]
 8006410:	1d18      	adds	r0, r3, #4
 8006412:	6030      	str	r0, [r6, #0]
 8006414:	062e      	lsls	r6, r5, #24
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	d501      	bpl.n	800641e <_printf_i+0x1be>
 800641a:	6019      	str	r1, [r3, #0]
 800641c:	e002      	b.n	8006424 <_printf_i+0x1c4>
 800641e:	0668      	lsls	r0, r5, #25
 8006420:	d5fb      	bpl.n	800641a <_printf_i+0x1ba>
 8006422:	8019      	strh	r1, [r3, #0]
 8006424:	2300      	movs	r3, #0
 8006426:	6123      	str	r3, [r4, #16]
 8006428:	4616      	mov	r6, r2
 800642a:	e7bc      	b.n	80063a6 <_printf_i+0x146>
 800642c:	6833      	ldr	r3, [r6, #0]
 800642e:	1d1a      	adds	r2, r3, #4
 8006430:	6032      	str	r2, [r6, #0]
 8006432:	681e      	ldr	r6, [r3, #0]
 8006434:	6862      	ldr	r2, [r4, #4]
 8006436:	2100      	movs	r1, #0
 8006438:	4630      	mov	r0, r6
 800643a:	f7f9 fed9 	bl	80001f0 <memchr>
 800643e:	b108      	cbz	r0, 8006444 <_printf_i+0x1e4>
 8006440:	1b80      	subs	r0, r0, r6
 8006442:	6060      	str	r0, [r4, #4]
 8006444:	6863      	ldr	r3, [r4, #4]
 8006446:	6123      	str	r3, [r4, #16]
 8006448:	2300      	movs	r3, #0
 800644a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800644e:	e7aa      	b.n	80063a6 <_printf_i+0x146>
 8006450:	6923      	ldr	r3, [r4, #16]
 8006452:	4632      	mov	r2, r6
 8006454:	4649      	mov	r1, r9
 8006456:	4640      	mov	r0, r8
 8006458:	47d0      	blx	sl
 800645a:	3001      	adds	r0, #1
 800645c:	d0ad      	beq.n	80063ba <_printf_i+0x15a>
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	079b      	lsls	r3, r3, #30
 8006462:	d413      	bmi.n	800648c <_printf_i+0x22c>
 8006464:	68e0      	ldr	r0, [r4, #12]
 8006466:	9b03      	ldr	r3, [sp, #12]
 8006468:	4298      	cmp	r0, r3
 800646a:	bfb8      	it	lt
 800646c:	4618      	movlt	r0, r3
 800646e:	e7a6      	b.n	80063be <_printf_i+0x15e>
 8006470:	2301      	movs	r3, #1
 8006472:	4632      	mov	r2, r6
 8006474:	4649      	mov	r1, r9
 8006476:	4640      	mov	r0, r8
 8006478:	47d0      	blx	sl
 800647a:	3001      	adds	r0, #1
 800647c:	d09d      	beq.n	80063ba <_printf_i+0x15a>
 800647e:	3501      	adds	r5, #1
 8006480:	68e3      	ldr	r3, [r4, #12]
 8006482:	9903      	ldr	r1, [sp, #12]
 8006484:	1a5b      	subs	r3, r3, r1
 8006486:	42ab      	cmp	r3, r5
 8006488:	dcf2      	bgt.n	8006470 <_printf_i+0x210>
 800648a:	e7eb      	b.n	8006464 <_printf_i+0x204>
 800648c:	2500      	movs	r5, #0
 800648e:	f104 0619 	add.w	r6, r4, #25
 8006492:	e7f5      	b.n	8006480 <_printf_i+0x220>
 8006494:	08008560 	.word	0x08008560
 8006498:	08008571 	.word	0x08008571

0800649c <__sflush_r>:
 800649c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a4:	0716      	lsls	r6, r2, #28
 80064a6:	4605      	mov	r5, r0
 80064a8:	460c      	mov	r4, r1
 80064aa:	d454      	bmi.n	8006556 <__sflush_r+0xba>
 80064ac:	684b      	ldr	r3, [r1, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dc02      	bgt.n	80064b8 <__sflush_r+0x1c>
 80064b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	dd48      	ble.n	800654a <__sflush_r+0xae>
 80064b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	d045      	beq.n	800654a <__sflush_r+0xae>
 80064be:	2300      	movs	r3, #0
 80064c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064c4:	682f      	ldr	r7, [r5, #0]
 80064c6:	6a21      	ldr	r1, [r4, #32]
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	d030      	beq.n	800652e <__sflush_r+0x92>
 80064cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064ce:	89a3      	ldrh	r3, [r4, #12]
 80064d0:	0759      	lsls	r1, r3, #29
 80064d2:	d505      	bpl.n	80064e0 <__sflush_r+0x44>
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	1ad2      	subs	r2, r2, r3
 80064d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064da:	b10b      	cbz	r3, 80064e0 <__sflush_r+0x44>
 80064dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064de:	1ad2      	subs	r2, r2, r3
 80064e0:	2300      	movs	r3, #0
 80064e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064e4:	6a21      	ldr	r1, [r4, #32]
 80064e6:	4628      	mov	r0, r5
 80064e8:	47b0      	blx	r6
 80064ea:	1c43      	adds	r3, r0, #1
 80064ec:	89a3      	ldrh	r3, [r4, #12]
 80064ee:	d106      	bne.n	80064fe <__sflush_r+0x62>
 80064f0:	6829      	ldr	r1, [r5, #0]
 80064f2:	291d      	cmp	r1, #29
 80064f4:	d82b      	bhi.n	800654e <__sflush_r+0xb2>
 80064f6:	4a2a      	ldr	r2, [pc, #168]	@ (80065a0 <__sflush_r+0x104>)
 80064f8:	40ca      	lsrs	r2, r1
 80064fa:	07d6      	lsls	r6, r2, #31
 80064fc:	d527      	bpl.n	800654e <__sflush_r+0xb2>
 80064fe:	2200      	movs	r2, #0
 8006500:	6062      	str	r2, [r4, #4]
 8006502:	04d9      	lsls	r1, r3, #19
 8006504:	6922      	ldr	r2, [r4, #16]
 8006506:	6022      	str	r2, [r4, #0]
 8006508:	d504      	bpl.n	8006514 <__sflush_r+0x78>
 800650a:	1c42      	adds	r2, r0, #1
 800650c:	d101      	bne.n	8006512 <__sflush_r+0x76>
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b903      	cbnz	r3, 8006514 <__sflush_r+0x78>
 8006512:	6560      	str	r0, [r4, #84]	@ 0x54
 8006514:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006516:	602f      	str	r7, [r5, #0]
 8006518:	b1b9      	cbz	r1, 800654a <__sflush_r+0xae>
 800651a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800651e:	4299      	cmp	r1, r3
 8006520:	d002      	beq.n	8006528 <__sflush_r+0x8c>
 8006522:	4628      	mov	r0, r5
 8006524:	f7ff fbd6 	bl	8005cd4 <_free_r>
 8006528:	2300      	movs	r3, #0
 800652a:	6363      	str	r3, [r4, #52]	@ 0x34
 800652c:	e00d      	b.n	800654a <__sflush_r+0xae>
 800652e:	2301      	movs	r3, #1
 8006530:	4628      	mov	r0, r5
 8006532:	47b0      	blx	r6
 8006534:	4602      	mov	r2, r0
 8006536:	1c50      	adds	r0, r2, #1
 8006538:	d1c9      	bne.n	80064ce <__sflush_r+0x32>
 800653a:	682b      	ldr	r3, [r5, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d0c6      	beq.n	80064ce <__sflush_r+0x32>
 8006540:	2b1d      	cmp	r3, #29
 8006542:	d001      	beq.n	8006548 <__sflush_r+0xac>
 8006544:	2b16      	cmp	r3, #22
 8006546:	d11e      	bne.n	8006586 <__sflush_r+0xea>
 8006548:	602f      	str	r7, [r5, #0]
 800654a:	2000      	movs	r0, #0
 800654c:	e022      	b.n	8006594 <__sflush_r+0xf8>
 800654e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006552:	b21b      	sxth	r3, r3
 8006554:	e01b      	b.n	800658e <__sflush_r+0xf2>
 8006556:	690f      	ldr	r7, [r1, #16]
 8006558:	2f00      	cmp	r7, #0
 800655a:	d0f6      	beq.n	800654a <__sflush_r+0xae>
 800655c:	0793      	lsls	r3, r2, #30
 800655e:	680e      	ldr	r6, [r1, #0]
 8006560:	bf08      	it	eq
 8006562:	694b      	ldreq	r3, [r1, #20]
 8006564:	600f      	str	r7, [r1, #0]
 8006566:	bf18      	it	ne
 8006568:	2300      	movne	r3, #0
 800656a:	eba6 0807 	sub.w	r8, r6, r7
 800656e:	608b      	str	r3, [r1, #8]
 8006570:	f1b8 0f00 	cmp.w	r8, #0
 8006574:	dde9      	ble.n	800654a <__sflush_r+0xae>
 8006576:	6a21      	ldr	r1, [r4, #32]
 8006578:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800657a:	4643      	mov	r3, r8
 800657c:	463a      	mov	r2, r7
 800657e:	4628      	mov	r0, r5
 8006580:	47b0      	blx	r6
 8006582:	2800      	cmp	r0, #0
 8006584:	dc08      	bgt.n	8006598 <__sflush_r+0xfc>
 8006586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800658a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800658e:	81a3      	strh	r3, [r4, #12]
 8006590:	f04f 30ff 	mov.w	r0, #4294967295
 8006594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006598:	4407      	add	r7, r0
 800659a:	eba8 0800 	sub.w	r8, r8, r0
 800659e:	e7e7      	b.n	8006570 <__sflush_r+0xd4>
 80065a0:	20400001 	.word	0x20400001

080065a4 <_fflush_r>:
 80065a4:	b538      	push	{r3, r4, r5, lr}
 80065a6:	690b      	ldr	r3, [r1, #16]
 80065a8:	4605      	mov	r5, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	b913      	cbnz	r3, 80065b4 <_fflush_r+0x10>
 80065ae:	2500      	movs	r5, #0
 80065b0:	4628      	mov	r0, r5
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	b118      	cbz	r0, 80065be <_fflush_r+0x1a>
 80065b6:	6a03      	ldr	r3, [r0, #32]
 80065b8:	b90b      	cbnz	r3, 80065be <_fflush_r+0x1a>
 80065ba:	f7ff fa27 	bl	8005a0c <__sinit>
 80065be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0f3      	beq.n	80065ae <_fflush_r+0xa>
 80065c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065c8:	07d0      	lsls	r0, r2, #31
 80065ca:	d404      	bmi.n	80065d6 <_fflush_r+0x32>
 80065cc:	0599      	lsls	r1, r3, #22
 80065ce:	d402      	bmi.n	80065d6 <_fflush_r+0x32>
 80065d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065d2:	f7ff fb5e 	bl	8005c92 <__retarget_lock_acquire_recursive>
 80065d6:	4628      	mov	r0, r5
 80065d8:	4621      	mov	r1, r4
 80065da:	f7ff ff5f 	bl	800649c <__sflush_r>
 80065de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065e0:	07da      	lsls	r2, r3, #31
 80065e2:	4605      	mov	r5, r0
 80065e4:	d4e4      	bmi.n	80065b0 <_fflush_r+0xc>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	059b      	lsls	r3, r3, #22
 80065ea:	d4e1      	bmi.n	80065b0 <_fflush_r+0xc>
 80065ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065ee:	f7ff fb51 	bl	8005c94 <__retarget_lock_release_recursive>
 80065f2:	e7dd      	b.n	80065b0 <_fflush_r+0xc>

080065f4 <fiprintf>:
 80065f4:	b40e      	push	{r1, r2, r3}
 80065f6:	b503      	push	{r0, r1, lr}
 80065f8:	4601      	mov	r1, r0
 80065fa:	ab03      	add	r3, sp, #12
 80065fc:	4805      	ldr	r0, [pc, #20]	@ (8006614 <fiprintf+0x20>)
 80065fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006602:	6800      	ldr	r0, [r0, #0]
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	f000 f89d 	bl	8006744 <_vfiprintf_r>
 800660a:	b002      	add	sp, #8
 800660c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006610:	b003      	add	sp, #12
 8006612:	4770      	bx	lr
 8006614:	20000030 	.word	0x20000030

08006618 <memmove>:
 8006618:	4288      	cmp	r0, r1
 800661a:	b510      	push	{r4, lr}
 800661c:	eb01 0402 	add.w	r4, r1, r2
 8006620:	d902      	bls.n	8006628 <memmove+0x10>
 8006622:	4284      	cmp	r4, r0
 8006624:	4623      	mov	r3, r4
 8006626:	d807      	bhi.n	8006638 <memmove+0x20>
 8006628:	1e43      	subs	r3, r0, #1
 800662a:	42a1      	cmp	r1, r4
 800662c:	d008      	beq.n	8006640 <memmove+0x28>
 800662e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006632:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006636:	e7f8      	b.n	800662a <memmove+0x12>
 8006638:	4402      	add	r2, r0
 800663a:	4601      	mov	r1, r0
 800663c:	428a      	cmp	r2, r1
 800663e:	d100      	bne.n	8006642 <memmove+0x2a>
 8006640:	bd10      	pop	{r4, pc}
 8006642:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006646:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800664a:	e7f7      	b.n	800663c <memmove+0x24>

0800664c <_sbrk_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d06      	ldr	r5, [pc, #24]	@ (8006668 <_sbrk_r+0x1c>)
 8006650:	2300      	movs	r3, #0
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	602b      	str	r3, [r5, #0]
 8006658:	f7fc fe02 	bl	8003260 <_sbrk>
 800665c:	1c43      	adds	r3, r0, #1
 800665e:	d102      	bne.n	8006666 <_sbrk_r+0x1a>
 8006660:	682b      	ldr	r3, [r5, #0]
 8006662:	b103      	cbz	r3, 8006666 <_sbrk_r+0x1a>
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	bd38      	pop	{r3, r4, r5, pc}
 8006668:	2000062c 	.word	0x2000062c

0800666c <memcpy>:
 800666c:	440a      	add	r2, r1
 800666e:	4291      	cmp	r1, r2
 8006670:	f100 33ff 	add.w	r3, r0, #4294967295
 8006674:	d100      	bne.n	8006678 <memcpy+0xc>
 8006676:	4770      	bx	lr
 8006678:	b510      	push	{r4, lr}
 800667a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800667e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006682:	4291      	cmp	r1, r2
 8006684:	d1f9      	bne.n	800667a <memcpy+0xe>
 8006686:	bd10      	pop	{r4, pc}

08006688 <abort>:
 8006688:	b508      	push	{r3, lr}
 800668a:	2006      	movs	r0, #6
 800668c:	f000 fa2e 	bl	8006aec <raise>
 8006690:	2001      	movs	r0, #1
 8006692:	f7fc fd6d 	bl	8003170 <_exit>

08006696 <_realloc_r>:
 8006696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800669a:	4607      	mov	r7, r0
 800669c:	4614      	mov	r4, r2
 800669e:	460d      	mov	r5, r1
 80066a0:	b921      	cbnz	r1, 80066ac <_realloc_r+0x16>
 80066a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066a6:	4611      	mov	r1, r2
 80066a8:	f7ff bb88 	b.w	8005dbc <_malloc_r>
 80066ac:	b92a      	cbnz	r2, 80066ba <_realloc_r+0x24>
 80066ae:	f7ff fb11 	bl	8005cd4 <_free_r>
 80066b2:	4625      	mov	r5, r4
 80066b4:	4628      	mov	r0, r5
 80066b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ba:	f000 fa33 	bl	8006b24 <_malloc_usable_size_r>
 80066be:	4284      	cmp	r4, r0
 80066c0:	4606      	mov	r6, r0
 80066c2:	d802      	bhi.n	80066ca <_realloc_r+0x34>
 80066c4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80066c8:	d8f4      	bhi.n	80066b4 <_realloc_r+0x1e>
 80066ca:	4621      	mov	r1, r4
 80066cc:	4638      	mov	r0, r7
 80066ce:	f7ff fb75 	bl	8005dbc <_malloc_r>
 80066d2:	4680      	mov	r8, r0
 80066d4:	b908      	cbnz	r0, 80066da <_realloc_r+0x44>
 80066d6:	4645      	mov	r5, r8
 80066d8:	e7ec      	b.n	80066b4 <_realloc_r+0x1e>
 80066da:	42b4      	cmp	r4, r6
 80066dc:	4622      	mov	r2, r4
 80066de:	4629      	mov	r1, r5
 80066e0:	bf28      	it	cs
 80066e2:	4632      	movcs	r2, r6
 80066e4:	f7ff ffc2 	bl	800666c <memcpy>
 80066e8:	4629      	mov	r1, r5
 80066ea:	4638      	mov	r0, r7
 80066ec:	f7ff faf2 	bl	8005cd4 <_free_r>
 80066f0:	e7f1      	b.n	80066d6 <_realloc_r+0x40>

080066f2 <__sfputc_r>:
 80066f2:	6893      	ldr	r3, [r2, #8]
 80066f4:	3b01      	subs	r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	b410      	push	{r4}
 80066fa:	6093      	str	r3, [r2, #8]
 80066fc:	da08      	bge.n	8006710 <__sfputc_r+0x1e>
 80066fe:	6994      	ldr	r4, [r2, #24]
 8006700:	42a3      	cmp	r3, r4
 8006702:	db01      	blt.n	8006708 <__sfputc_r+0x16>
 8006704:	290a      	cmp	r1, #10
 8006706:	d103      	bne.n	8006710 <__sfputc_r+0x1e>
 8006708:	f85d 4b04 	ldr.w	r4, [sp], #4
 800670c:	f000 b932 	b.w	8006974 <__swbuf_r>
 8006710:	6813      	ldr	r3, [r2, #0]
 8006712:	1c58      	adds	r0, r3, #1
 8006714:	6010      	str	r0, [r2, #0]
 8006716:	7019      	strb	r1, [r3, #0]
 8006718:	4608      	mov	r0, r1
 800671a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800671e:	4770      	bx	lr

08006720 <__sfputs_r>:
 8006720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006722:	4606      	mov	r6, r0
 8006724:	460f      	mov	r7, r1
 8006726:	4614      	mov	r4, r2
 8006728:	18d5      	adds	r5, r2, r3
 800672a:	42ac      	cmp	r4, r5
 800672c:	d101      	bne.n	8006732 <__sfputs_r+0x12>
 800672e:	2000      	movs	r0, #0
 8006730:	e007      	b.n	8006742 <__sfputs_r+0x22>
 8006732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006736:	463a      	mov	r2, r7
 8006738:	4630      	mov	r0, r6
 800673a:	f7ff ffda 	bl	80066f2 <__sfputc_r>
 800673e:	1c43      	adds	r3, r0, #1
 8006740:	d1f3      	bne.n	800672a <__sfputs_r+0xa>
 8006742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006744 <_vfiprintf_r>:
 8006744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006748:	460d      	mov	r5, r1
 800674a:	b09d      	sub	sp, #116	@ 0x74
 800674c:	4614      	mov	r4, r2
 800674e:	4698      	mov	r8, r3
 8006750:	4606      	mov	r6, r0
 8006752:	b118      	cbz	r0, 800675c <_vfiprintf_r+0x18>
 8006754:	6a03      	ldr	r3, [r0, #32]
 8006756:	b90b      	cbnz	r3, 800675c <_vfiprintf_r+0x18>
 8006758:	f7ff f958 	bl	8005a0c <__sinit>
 800675c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800675e:	07d9      	lsls	r1, r3, #31
 8006760:	d405      	bmi.n	800676e <_vfiprintf_r+0x2a>
 8006762:	89ab      	ldrh	r3, [r5, #12]
 8006764:	059a      	lsls	r2, r3, #22
 8006766:	d402      	bmi.n	800676e <_vfiprintf_r+0x2a>
 8006768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800676a:	f7ff fa92 	bl	8005c92 <__retarget_lock_acquire_recursive>
 800676e:	89ab      	ldrh	r3, [r5, #12]
 8006770:	071b      	lsls	r3, r3, #28
 8006772:	d501      	bpl.n	8006778 <_vfiprintf_r+0x34>
 8006774:	692b      	ldr	r3, [r5, #16]
 8006776:	b99b      	cbnz	r3, 80067a0 <_vfiprintf_r+0x5c>
 8006778:	4629      	mov	r1, r5
 800677a:	4630      	mov	r0, r6
 800677c:	f000 f938 	bl	80069f0 <__swsetup_r>
 8006780:	b170      	cbz	r0, 80067a0 <_vfiprintf_r+0x5c>
 8006782:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006784:	07dc      	lsls	r4, r3, #31
 8006786:	d504      	bpl.n	8006792 <_vfiprintf_r+0x4e>
 8006788:	f04f 30ff 	mov.w	r0, #4294967295
 800678c:	b01d      	add	sp, #116	@ 0x74
 800678e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006792:	89ab      	ldrh	r3, [r5, #12]
 8006794:	0598      	lsls	r0, r3, #22
 8006796:	d4f7      	bmi.n	8006788 <_vfiprintf_r+0x44>
 8006798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800679a:	f7ff fa7b 	bl	8005c94 <__retarget_lock_release_recursive>
 800679e:	e7f3      	b.n	8006788 <_vfiprintf_r+0x44>
 80067a0:	2300      	movs	r3, #0
 80067a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067a4:	2320      	movs	r3, #32
 80067a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80067ae:	2330      	movs	r3, #48	@ 0x30
 80067b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006960 <_vfiprintf_r+0x21c>
 80067b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067b8:	f04f 0901 	mov.w	r9, #1
 80067bc:	4623      	mov	r3, r4
 80067be:	469a      	mov	sl, r3
 80067c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067c4:	b10a      	cbz	r2, 80067ca <_vfiprintf_r+0x86>
 80067c6:	2a25      	cmp	r2, #37	@ 0x25
 80067c8:	d1f9      	bne.n	80067be <_vfiprintf_r+0x7a>
 80067ca:	ebba 0b04 	subs.w	fp, sl, r4
 80067ce:	d00b      	beq.n	80067e8 <_vfiprintf_r+0xa4>
 80067d0:	465b      	mov	r3, fp
 80067d2:	4622      	mov	r2, r4
 80067d4:	4629      	mov	r1, r5
 80067d6:	4630      	mov	r0, r6
 80067d8:	f7ff ffa2 	bl	8006720 <__sfputs_r>
 80067dc:	3001      	adds	r0, #1
 80067de:	f000 80a7 	beq.w	8006930 <_vfiprintf_r+0x1ec>
 80067e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067e4:	445a      	add	r2, fp
 80067e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80067e8:	f89a 3000 	ldrb.w	r3, [sl]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 809f 	beq.w	8006930 <_vfiprintf_r+0x1ec>
 80067f2:	2300      	movs	r3, #0
 80067f4:	f04f 32ff 	mov.w	r2, #4294967295
 80067f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067fc:	f10a 0a01 	add.w	sl, sl, #1
 8006800:	9304      	str	r3, [sp, #16]
 8006802:	9307      	str	r3, [sp, #28]
 8006804:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006808:	931a      	str	r3, [sp, #104]	@ 0x68
 800680a:	4654      	mov	r4, sl
 800680c:	2205      	movs	r2, #5
 800680e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006812:	4853      	ldr	r0, [pc, #332]	@ (8006960 <_vfiprintf_r+0x21c>)
 8006814:	f7f9 fcec 	bl	80001f0 <memchr>
 8006818:	9a04      	ldr	r2, [sp, #16]
 800681a:	b9d8      	cbnz	r0, 8006854 <_vfiprintf_r+0x110>
 800681c:	06d1      	lsls	r1, r2, #27
 800681e:	bf44      	itt	mi
 8006820:	2320      	movmi	r3, #32
 8006822:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006826:	0713      	lsls	r3, r2, #28
 8006828:	bf44      	itt	mi
 800682a:	232b      	movmi	r3, #43	@ 0x2b
 800682c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006830:	f89a 3000 	ldrb.w	r3, [sl]
 8006834:	2b2a      	cmp	r3, #42	@ 0x2a
 8006836:	d015      	beq.n	8006864 <_vfiprintf_r+0x120>
 8006838:	9a07      	ldr	r2, [sp, #28]
 800683a:	4654      	mov	r4, sl
 800683c:	2000      	movs	r0, #0
 800683e:	f04f 0c0a 	mov.w	ip, #10
 8006842:	4621      	mov	r1, r4
 8006844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006848:	3b30      	subs	r3, #48	@ 0x30
 800684a:	2b09      	cmp	r3, #9
 800684c:	d94b      	bls.n	80068e6 <_vfiprintf_r+0x1a2>
 800684e:	b1b0      	cbz	r0, 800687e <_vfiprintf_r+0x13a>
 8006850:	9207      	str	r2, [sp, #28]
 8006852:	e014      	b.n	800687e <_vfiprintf_r+0x13a>
 8006854:	eba0 0308 	sub.w	r3, r0, r8
 8006858:	fa09 f303 	lsl.w	r3, r9, r3
 800685c:	4313      	orrs	r3, r2
 800685e:	9304      	str	r3, [sp, #16]
 8006860:	46a2      	mov	sl, r4
 8006862:	e7d2      	b.n	800680a <_vfiprintf_r+0xc6>
 8006864:	9b03      	ldr	r3, [sp, #12]
 8006866:	1d19      	adds	r1, r3, #4
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	9103      	str	r1, [sp, #12]
 800686c:	2b00      	cmp	r3, #0
 800686e:	bfbb      	ittet	lt
 8006870:	425b      	neglt	r3, r3
 8006872:	f042 0202 	orrlt.w	r2, r2, #2
 8006876:	9307      	strge	r3, [sp, #28]
 8006878:	9307      	strlt	r3, [sp, #28]
 800687a:	bfb8      	it	lt
 800687c:	9204      	strlt	r2, [sp, #16]
 800687e:	7823      	ldrb	r3, [r4, #0]
 8006880:	2b2e      	cmp	r3, #46	@ 0x2e
 8006882:	d10a      	bne.n	800689a <_vfiprintf_r+0x156>
 8006884:	7863      	ldrb	r3, [r4, #1]
 8006886:	2b2a      	cmp	r3, #42	@ 0x2a
 8006888:	d132      	bne.n	80068f0 <_vfiprintf_r+0x1ac>
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	1d1a      	adds	r2, r3, #4
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	9203      	str	r2, [sp, #12]
 8006892:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006896:	3402      	adds	r4, #2
 8006898:	9305      	str	r3, [sp, #20]
 800689a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006970 <_vfiprintf_r+0x22c>
 800689e:	7821      	ldrb	r1, [r4, #0]
 80068a0:	2203      	movs	r2, #3
 80068a2:	4650      	mov	r0, sl
 80068a4:	f7f9 fca4 	bl	80001f0 <memchr>
 80068a8:	b138      	cbz	r0, 80068ba <_vfiprintf_r+0x176>
 80068aa:	9b04      	ldr	r3, [sp, #16]
 80068ac:	eba0 000a 	sub.w	r0, r0, sl
 80068b0:	2240      	movs	r2, #64	@ 0x40
 80068b2:	4082      	lsls	r2, r0
 80068b4:	4313      	orrs	r3, r2
 80068b6:	3401      	adds	r4, #1
 80068b8:	9304      	str	r3, [sp, #16]
 80068ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068be:	4829      	ldr	r0, [pc, #164]	@ (8006964 <_vfiprintf_r+0x220>)
 80068c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068c4:	2206      	movs	r2, #6
 80068c6:	f7f9 fc93 	bl	80001f0 <memchr>
 80068ca:	2800      	cmp	r0, #0
 80068cc:	d03f      	beq.n	800694e <_vfiprintf_r+0x20a>
 80068ce:	4b26      	ldr	r3, [pc, #152]	@ (8006968 <_vfiprintf_r+0x224>)
 80068d0:	bb1b      	cbnz	r3, 800691a <_vfiprintf_r+0x1d6>
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	3307      	adds	r3, #7
 80068d6:	f023 0307 	bic.w	r3, r3, #7
 80068da:	3308      	adds	r3, #8
 80068dc:	9303      	str	r3, [sp, #12]
 80068de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068e0:	443b      	add	r3, r7
 80068e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e4:	e76a      	b.n	80067bc <_vfiprintf_r+0x78>
 80068e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80068ea:	460c      	mov	r4, r1
 80068ec:	2001      	movs	r0, #1
 80068ee:	e7a8      	b.n	8006842 <_vfiprintf_r+0xfe>
 80068f0:	2300      	movs	r3, #0
 80068f2:	3401      	adds	r4, #1
 80068f4:	9305      	str	r3, [sp, #20]
 80068f6:	4619      	mov	r1, r3
 80068f8:	f04f 0c0a 	mov.w	ip, #10
 80068fc:	4620      	mov	r0, r4
 80068fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006902:	3a30      	subs	r2, #48	@ 0x30
 8006904:	2a09      	cmp	r2, #9
 8006906:	d903      	bls.n	8006910 <_vfiprintf_r+0x1cc>
 8006908:	2b00      	cmp	r3, #0
 800690a:	d0c6      	beq.n	800689a <_vfiprintf_r+0x156>
 800690c:	9105      	str	r1, [sp, #20]
 800690e:	e7c4      	b.n	800689a <_vfiprintf_r+0x156>
 8006910:	fb0c 2101 	mla	r1, ip, r1, r2
 8006914:	4604      	mov	r4, r0
 8006916:	2301      	movs	r3, #1
 8006918:	e7f0      	b.n	80068fc <_vfiprintf_r+0x1b8>
 800691a:	ab03      	add	r3, sp, #12
 800691c:	9300      	str	r3, [sp, #0]
 800691e:	462a      	mov	r2, r5
 8006920:	4b12      	ldr	r3, [pc, #72]	@ (800696c <_vfiprintf_r+0x228>)
 8006922:	a904      	add	r1, sp, #16
 8006924:	4630      	mov	r0, r6
 8006926:	f3af 8000 	nop.w
 800692a:	4607      	mov	r7, r0
 800692c:	1c78      	adds	r0, r7, #1
 800692e:	d1d6      	bne.n	80068de <_vfiprintf_r+0x19a>
 8006930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006932:	07d9      	lsls	r1, r3, #31
 8006934:	d405      	bmi.n	8006942 <_vfiprintf_r+0x1fe>
 8006936:	89ab      	ldrh	r3, [r5, #12]
 8006938:	059a      	lsls	r2, r3, #22
 800693a:	d402      	bmi.n	8006942 <_vfiprintf_r+0x1fe>
 800693c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800693e:	f7ff f9a9 	bl	8005c94 <__retarget_lock_release_recursive>
 8006942:	89ab      	ldrh	r3, [r5, #12]
 8006944:	065b      	lsls	r3, r3, #25
 8006946:	f53f af1f 	bmi.w	8006788 <_vfiprintf_r+0x44>
 800694a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800694c:	e71e      	b.n	800678c <_vfiprintf_r+0x48>
 800694e:	ab03      	add	r3, sp, #12
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	462a      	mov	r2, r5
 8006954:	4b05      	ldr	r3, [pc, #20]	@ (800696c <_vfiprintf_r+0x228>)
 8006956:	a904      	add	r1, sp, #16
 8006958:	4630      	mov	r0, r6
 800695a:	f7ff fc81 	bl	8006260 <_printf_i>
 800695e:	e7e4      	b.n	800692a <_vfiprintf_r+0x1e6>
 8006960:	0800854f 	.word	0x0800854f
 8006964:	08008559 	.word	0x08008559
 8006968:	00000000 	.word	0x00000000
 800696c:	08006721 	.word	0x08006721
 8006970:	08008555 	.word	0x08008555

08006974 <__swbuf_r>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	460e      	mov	r6, r1
 8006978:	4614      	mov	r4, r2
 800697a:	4605      	mov	r5, r0
 800697c:	b118      	cbz	r0, 8006986 <__swbuf_r+0x12>
 800697e:	6a03      	ldr	r3, [r0, #32]
 8006980:	b90b      	cbnz	r3, 8006986 <__swbuf_r+0x12>
 8006982:	f7ff f843 	bl	8005a0c <__sinit>
 8006986:	69a3      	ldr	r3, [r4, #24]
 8006988:	60a3      	str	r3, [r4, #8]
 800698a:	89a3      	ldrh	r3, [r4, #12]
 800698c:	071a      	lsls	r2, r3, #28
 800698e:	d501      	bpl.n	8006994 <__swbuf_r+0x20>
 8006990:	6923      	ldr	r3, [r4, #16]
 8006992:	b943      	cbnz	r3, 80069a6 <__swbuf_r+0x32>
 8006994:	4621      	mov	r1, r4
 8006996:	4628      	mov	r0, r5
 8006998:	f000 f82a 	bl	80069f0 <__swsetup_r>
 800699c:	b118      	cbz	r0, 80069a6 <__swbuf_r+0x32>
 800699e:	f04f 37ff 	mov.w	r7, #4294967295
 80069a2:	4638      	mov	r0, r7
 80069a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	6922      	ldr	r2, [r4, #16]
 80069aa:	1a98      	subs	r0, r3, r2
 80069ac:	6963      	ldr	r3, [r4, #20]
 80069ae:	b2f6      	uxtb	r6, r6
 80069b0:	4283      	cmp	r3, r0
 80069b2:	4637      	mov	r7, r6
 80069b4:	dc05      	bgt.n	80069c2 <__swbuf_r+0x4e>
 80069b6:	4621      	mov	r1, r4
 80069b8:	4628      	mov	r0, r5
 80069ba:	f7ff fdf3 	bl	80065a4 <_fflush_r>
 80069be:	2800      	cmp	r0, #0
 80069c0:	d1ed      	bne.n	800699e <__swbuf_r+0x2a>
 80069c2:	68a3      	ldr	r3, [r4, #8]
 80069c4:	3b01      	subs	r3, #1
 80069c6:	60a3      	str	r3, [r4, #8]
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	6022      	str	r2, [r4, #0]
 80069ce:	701e      	strb	r6, [r3, #0]
 80069d0:	6962      	ldr	r2, [r4, #20]
 80069d2:	1c43      	adds	r3, r0, #1
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d004      	beq.n	80069e2 <__swbuf_r+0x6e>
 80069d8:	89a3      	ldrh	r3, [r4, #12]
 80069da:	07db      	lsls	r3, r3, #31
 80069dc:	d5e1      	bpl.n	80069a2 <__swbuf_r+0x2e>
 80069de:	2e0a      	cmp	r6, #10
 80069e0:	d1df      	bne.n	80069a2 <__swbuf_r+0x2e>
 80069e2:	4621      	mov	r1, r4
 80069e4:	4628      	mov	r0, r5
 80069e6:	f7ff fddd 	bl	80065a4 <_fflush_r>
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d0d9      	beq.n	80069a2 <__swbuf_r+0x2e>
 80069ee:	e7d6      	b.n	800699e <__swbuf_r+0x2a>

080069f0 <__swsetup_r>:
 80069f0:	b538      	push	{r3, r4, r5, lr}
 80069f2:	4b29      	ldr	r3, [pc, #164]	@ (8006a98 <__swsetup_r+0xa8>)
 80069f4:	4605      	mov	r5, r0
 80069f6:	6818      	ldr	r0, [r3, #0]
 80069f8:	460c      	mov	r4, r1
 80069fa:	b118      	cbz	r0, 8006a04 <__swsetup_r+0x14>
 80069fc:	6a03      	ldr	r3, [r0, #32]
 80069fe:	b90b      	cbnz	r3, 8006a04 <__swsetup_r+0x14>
 8006a00:	f7ff f804 	bl	8005a0c <__sinit>
 8006a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a08:	0719      	lsls	r1, r3, #28
 8006a0a:	d422      	bmi.n	8006a52 <__swsetup_r+0x62>
 8006a0c:	06da      	lsls	r2, r3, #27
 8006a0e:	d407      	bmi.n	8006a20 <__swsetup_r+0x30>
 8006a10:	2209      	movs	r2, #9
 8006a12:	602a      	str	r2, [r5, #0]
 8006a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a18:	81a3      	strh	r3, [r4, #12]
 8006a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1e:	e033      	b.n	8006a88 <__swsetup_r+0x98>
 8006a20:	0758      	lsls	r0, r3, #29
 8006a22:	d512      	bpl.n	8006a4a <__swsetup_r+0x5a>
 8006a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a26:	b141      	cbz	r1, 8006a3a <__swsetup_r+0x4a>
 8006a28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a2c:	4299      	cmp	r1, r3
 8006a2e:	d002      	beq.n	8006a36 <__swsetup_r+0x46>
 8006a30:	4628      	mov	r0, r5
 8006a32:	f7ff f94f 	bl	8005cd4 <_free_r>
 8006a36:	2300      	movs	r3, #0
 8006a38:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	2300      	movs	r3, #0
 8006a44:	6063      	str	r3, [r4, #4]
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	89a3      	ldrh	r3, [r4, #12]
 8006a4c:	f043 0308 	orr.w	r3, r3, #8
 8006a50:	81a3      	strh	r3, [r4, #12]
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	b94b      	cbnz	r3, 8006a6a <__swsetup_r+0x7a>
 8006a56:	89a3      	ldrh	r3, [r4, #12]
 8006a58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a60:	d003      	beq.n	8006a6a <__swsetup_r+0x7a>
 8006a62:	4621      	mov	r1, r4
 8006a64:	4628      	mov	r0, r5
 8006a66:	f000 f88b 	bl	8006b80 <__smakebuf_r>
 8006a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a6e:	f013 0201 	ands.w	r2, r3, #1
 8006a72:	d00a      	beq.n	8006a8a <__swsetup_r+0x9a>
 8006a74:	2200      	movs	r2, #0
 8006a76:	60a2      	str	r2, [r4, #8]
 8006a78:	6962      	ldr	r2, [r4, #20]
 8006a7a:	4252      	negs	r2, r2
 8006a7c:	61a2      	str	r2, [r4, #24]
 8006a7e:	6922      	ldr	r2, [r4, #16]
 8006a80:	b942      	cbnz	r2, 8006a94 <__swsetup_r+0xa4>
 8006a82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a86:	d1c5      	bne.n	8006a14 <__swsetup_r+0x24>
 8006a88:	bd38      	pop	{r3, r4, r5, pc}
 8006a8a:	0799      	lsls	r1, r3, #30
 8006a8c:	bf58      	it	pl
 8006a8e:	6962      	ldrpl	r2, [r4, #20]
 8006a90:	60a2      	str	r2, [r4, #8]
 8006a92:	e7f4      	b.n	8006a7e <__swsetup_r+0x8e>
 8006a94:	2000      	movs	r0, #0
 8006a96:	e7f7      	b.n	8006a88 <__swsetup_r+0x98>
 8006a98:	20000030 	.word	0x20000030

08006a9c <_raise_r>:
 8006a9c:	291f      	cmp	r1, #31
 8006a9e:	b538      	push	{r3, r4, r5, lr}
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	d904      	bls.n	8006ab0 <_raise_r+0x14>
 8006aa6:	2316      	movs	r3, #22
 8006aa8:	6003      	str	r3, [r0, #0]
 8006aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8006aae:	bd38      	pop	{r3, r4, r5, pc}
 8006ab0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006ab2:	b112      	cbz	r2, 8006aba <_raise_r+0x1e>
 8006ab4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ab8:	b94b      	cbnz	r3, 8006ace <_raise_r+0x32>
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 f830 	bl	8006b20 <_getpid_r>
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	4601      	mov	r1, r0
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aca:	f000 b817 	b.w	8006afc <_kill_r>
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d00a      	beq.n	8006ae8 <_raise_r+0x4c>
 8006ad2:	1c59      	adds	r1, r3, #1
 8006ad4:	d103      	bne.n	8006ade <_raise_r+0x42>
 8006ad6:	2316      	movs	r3, #22
 8006ad8:	6003      	str	r3, [r0, #0]
 8006ada:	2001      	movs	r0, #1
 8006adc:	e7e7      	b.n	8006aae <_raise_r+0x12>
 8006ade:	2100      	movs	r1, #0
 8006ae0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	4798      	blx	r3
 8006ae8:	2000      	movs	r0, #0
 8006aea:	e7e0      	b.n	8006aae <_raise_r+0x12>

08006aec <raise>:
 8006aec:	4b02      	ldr	r3, [pc, #8]	@ (8006af8 <raise+0xc>)
 8006aee:	4601      	mov	r1, r0
 8006af0:	6818      	ldr	r0, [r3, #0]
 8006af2:	f7ff bfd3 	b.w	8006a9c <_raise_r>
 8006af6:	bf00      	nop
 8006af8:	20000030 	.word	0x20000030

08006afc <_kill_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4d07      	ldr	r5, [pc, #28]	@ (8006b1c <_kill_r+0x20>)
 8006b00:	2300      	movs	r3, #0
 8006b02:	4604      	mov	r4, r0
 8006b04:	4608      	mov	r0, r1
 8006b06:	4611      	mov	r1, r2
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	f7fc fb21 	bl	8003150 <_kill>
 8006b0e:	1c43      	adds	r3, r0, #1
 8006b10:	d102      	bne.n	8006b18 <_kill_r+0x1c>
 8006b12:	682b      	ldr	r3, [r5, #0]
 8006b14:	b103      	cbz	r3, 8006b18 <_kill_r+0x1c>
 8006b16:	6023      	str	r3, [r4, #0]
 8006b18:	bd38      	pop	{r3, r4, r5, pc}
 8006b1a:	bf00      	nop
 8006b1c:	2000062c 	.word	0x2000062c

08006b20 <_getpid_r>:
 8006b20:	f7fc bb0e 	b.w	8003140 <_getpid>

08006b24 <_malloc_usable_size_r>:
 8006b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b28:	1f18      	subs	r0, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	bfbc      	itt	lt
 8006b2e:	580b      	ldrlt	r3, [r1, r0]
 8006b30:	18c0      	addlt	r0, r0, r3
 8006b32:	4770      	bx	lr

08006b34 <__swhatbuf_r>:
 8006b34:	b570      	push	{r4, r5, r6, lr}
 8006b36:	460c      	mov	r4, r1
 8006b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b3c:	2900      	cmp	r1, #0
 8006b3e:	b096      	sub	sp, #88	@ 0x58
 8006b40:	4615      	mov	r5, r2
 8006b42:	461e      	mov	r6, r3
 8006b44:	da0d      	bge.n	8006b62 <__swhatbuf_r+0x2e>
 8006b46:	89a3      	ldrh	r3, [r4, #12]
 8006b48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b4c:	f04f 0100 	mov.w	r1, #0
 8006b50:	bf14      	ite	ne
 8006b52:	2340      	movne	r3, #64	@ 0x40
 8006b54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b58:	2000      	movs	r0, #0
 8006b5a:	6031      	str	r1, [r6, #0]
 8006b5c:	602b      	str	r3, [r5, #0]
 8006b5e:	b016      	add	sp, #88	@ 0x58
 8006b60:	bd70      	pop	{r4, r5, r6, pc}
 8006b62:	466a      	mov	r2, sp
 8006b64:	f000 f848 	bl	8006bf8 <_fstat_r>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	dbec      	blt.n	8006b46 <__swhatbuf_r+0x12>
 8006b6c:	9901      	ldr	r1, [sp, #4]
 8006b6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006b72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006b76:	4259      	negs	r1, r3
 8006b78:	4159      	adcs	r1, r3
 8006b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b7e:	e7eb      	b.n	8006b58 <__swhatbuf_r+0x24>

08006b80 <__smakebuf_r>:
 8006b80:	898b      	ldrh	r3, [r1, #12]
 8006b82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b84:	079d      	lsls	r5, r3, #30
 8006b86:	4606      	mov	r6, r0
 8006b88:	460c      	mov	r4, r1
 8006b8a:	d507      	bpl.n	8006b9c <__smakebuf_r+0x1c>
 8006b8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	6123      	str	r3, [r4, #16]
 8006b94:	2301      	movs	r3, #1
 8006b96:	6163      	str	r3, [r4, #20]
 8006b98:	b003      	add	sp, #12
 8006b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b9c:	ab01      	add	r3, sp, #4
 8006b9e:	466a      	mov	r2, sp
 8006ba0:	f7ff ffc8 	bl	8006b34 <__swhatbuf_r>
 8006ba4:	9f00      	ldr	r7, [sp, #0]
 8006ba6:	4605      	mov	r5, r0
 8006ba8:	4639      	mov	r1, r7
 8006baa:	4630      	mov	r0, r6
 8006bac:	f7ff f906 	bl	8005dbc <_malloc_r>
 8006bb0:	b948      	cbnz	r0, 8006bc6 <__smakebuf_r+0x46>
 8006bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bb6:	059a      	lsls	r2, r3, #22
 8006bb8:	d4ee      	bmi.n	8006b98 <__smakebuf_r+0x18>
 8006bba:	f023 0303 	bic.w	r3, r3, #3
 8006bbe:	f043 0302 	orr.w	r3, r3, #2
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	e7e2      	b.n	8006b8c <__smakebuf_r+0xc>
 8006bc6:	89a3      	ldrh	r3, [r4, #12]
 8006bc8:	6020      	str	r0, [r4, #0]
 8006bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bce:	81a3      	strh	r3, [r4, #12]
 8006bd0:	9b01      	ldr	r3, [sp, #4]
 8006bd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006bd6:	b15b      	cbz	r3, 8006bf0 <__smakebuf_r+0x70>
 8006bd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bdc:	4630      	mov	r0, r6
 8006bde:	f000 f81d 	bl	8006c1c <_isatty_r>
 8006be2:	b128      	cbz	r0, 8006bf0 <__smakebuf_r+0x70>
 8006be4:	89a3      	ldrh	r3, [r4, #12]
 8006be6:	f023 0303 	bic.w	r3, r3, #3
 8006bea:	f043 0301 	orr.w	r3, r3, #1
 8006bee:	81a3      	strh	r3, [r4, #12]
 8006bf0:	89a3      	ldrh	r3, [r4, #12]
 8006bf2:	431d      	orrs	r5, r3
 8006bf4:	81a5      	strh	r5, [r4, #12]
 8006bf6:	e7cf      	b.n	8006b98 <__smakebuf_r+0x18>

08006bf8 <_fstat_r>:
 8006bf8:	b538      	push	{r3, r4, r5, lr}
 8006bfa:	4d07      	ldr	r5, [pc, #28]	@ (8006c18 <_fstat_r+0x20>)
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	4604      	mov	r4, r0
 8006c00:	4608      	mov	r0, r1
 8006c02:	4611      	mov	r1, r2
 8006c04:	602b      	str	r3, [r5, #0]
 8006c06:	f7fc fb03 	bl	8003210 <_fstat>
 8006c0a:	1c43      	adds	r3, r0, #1
 8006c0c:	d102      	bne.n	8006c14 <_fstat_r+0x1c>
 8006c0e:	682b      	ldr	r3, [r5, #0]
 8006c10:	b103      	cbz	r3, 8006c14 <_fstat_r+0x1c>
 8006c12:	6023      	str	r3, [r4, #0]
 8006c14:	bd38      	pop	{r3, r4, r5, pc}
 8006c16:	bf00      	nop
 8006c18:	2000062c 	.word	0x2000062c

08006c1c <_isatty_r>:
 8006c1c:	b538      	push	{r3, r4, r5, lr}
 8006c1e:	4d06      	ldr	r5, [pc, #24]	@ (8006c38 <_isatty_r+0x1c>)
 8006c20:	2300      	movs	r3, #0
 8006c22:	4604      	mov	r4, r0
 8006c24:	4608      	mov	r0, r1
 8006c26:	602b      	str	r3, [r5, #0]
 8006c28:	f7fc fb02 	bl	8003230 <_isatty>
 8006c2c:	1c43      	adds	r3, r0, #1
 8006c2e:	d102      	bne.n	8006c36 <_isatty_r+0x1a>
 8006c30:	682b      	ldr	r3, [r5, #0]
 8006c32:	b103      	cbz	r3, 8006c36 <_isatty_r+0x1a>
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	bd38      	pop	{r3, r4, r5, pc}
 8006c38:	2000062c 	.word	0x2000062c

08006c3c <_gettimeofday>:
 8006c3c:	4b02      	ldr	r3, [pc, #8]	@ (8006c48 <_gettimeofday+0xc>)
 8006c3e:	2258      	movs	r2, #88	@ 0x58
 8006c40:	601a      	str	r2, [r3, #0]
 8006c42:	f04f 30ff 	mov.w	r0, #4294967295
 8006c46:	4770      	bx	lr
 8006c48:	2000062c 	.word	0x2000062c

08006c4c <_init>:
 8006c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c4e:	bf00      	nop
 8006c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c52:	bc08      	pop	{r3}
 8006c54:	469e      	mov	lr, r3
 8006c56:	4770      	bx	lr

08006c58 <_fini>:
 8006c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c5a:	bf00      	nop
 8006c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c5e:	bc08      	pop	{r3}
 8006c60:	469e      	mov	lr, r3
 8006c62:	4770      	bx	lr
