$date
	Fri Sep  5 11:09:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dlatch_udp $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#20
0!
1"
#30
1#
0"
#40
0#
1"
#50
1#
0"
#70
1!
1"
#80
